--
--	Conversion of camera_test.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Sep 22 16:30:34 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__SCLK_B_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__SCLK_B_net_0 : bit;
SIGNAL Net_2451 : bit;
TERMINAL tmpSIOVREF__SCLK_B_net_0 : bit;
SIGNAL one : bit;
SIGNAL Net_325 : bit;
SIGNAL tmpOE__SDAT_B_net_0 : bit;
SIGNAL tmpFB_0__SDAT_B_net_0 : bit;
SIGNAL Net_2565 : bit;
TERMINAL tmpSIOVREF__SDAT_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDAT_B_net_0 : bit;
SIGNAL Net_410 : bit;
SIGNAL \Camera:tmpOE__XCLK_net_0\ : bit;
SIGNAL \Camera:tmpFB_0__XCLK_net_0\ : bit;
SIGNAL \Camera:tmpIO_0__XCLK_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__XCLK_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__XCLK_net_0\ : bit;
SIGNAL \Camera:tmpOE__HREF_net_0\ : bit;
SIGNAL \Camera:Net_37\ : bit;
SIGNAL \Camera:tmpIO_0__HREF_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__HREF_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__HREF_net_0\ : bit;
SIGNAL \Camera:tmpOE__D_net_7\ : bit;
SIGNAL \Camera:tmpOE__D_net_6\ : bit;
SIGNAL \Camera:tmpOE__D_net_5\ : bit;
SIGNAL \Camera:tmpOE__D_net_4\ : bit;
SIGNAL \Camera:tmpOE__D_net_3\ : bit;
SIGNAL \Camera:tmpOE__D_net_2\ : bit;
SIGNAL \Camera:tmpOE__D_net_1\ : bit;
SIGNAL \Camera:tmpOE__D_net_0\ : bit;
SIGNAL \Camera:Net_38_7\ : bit;
SIGNAL \Camera:Net_38_6\ : bit;
SIGNAL \Camera:Net_38_5\ : bit;
SIGNAL \Camera:Net_38_4\ : bit;
SIGNAL \Camera:Net_38_3\ : bit;
SIGNAL \Camera:Net_38_2\ : bit;
SIGNAL \Camera:Net_38_1\ : bit;
SIGNAL \Camera:Net_38_0\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_7\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_6\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_5\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_4\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_3\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_2\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_1\ : bit;
SIGNAL \Camera:tmpIO_7__D_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__D_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__D_net_0\ : bit;
SIGNAL \Camera:Net_39\ : bit;
SIGNAL \Camera:Net_41\ : bit;
SIGNAL \Camera:Net_410\ : bit;
SIGNAL \Camera:tmpOE__PCLK_net_0\ : bit;
SIGNAL \Camera:Net_42\ : bit;
SIGNAL \Camera:tmpIO_0__PCLK_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__PCLK_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__PCLK_net_0\ : bit;
SIGNAL \Camera:Net_43\ : bit;
SIGNAL \Camera:tmpOE__VSYNC_net_0\ : bit;
SIGNAL Net_1001 : bit;
SIGNAL \Camera:tmpIO_0__VSYNC_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__VSYNC_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__VSYNC_net_0\ : bit;
SIGNAL \Camera:tmpOE__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpFB_0__SIOD_net_0\ : bit;
SIGNAL \Camera:Net_44\ : bit;
TERMINAL \Camera:tmpSIOVREF__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpOE__SIOC_net_0\ : bit;
SIGNAL \Camera:tmpFB_0__SIOC_net_0\ : bit;
SIGNAL \Camera:Net_45\ : bit;
TERMINAL \Camera:tmpSIOVREF__SIOC_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__SIOC_net_0\ : bit;
SIGNAL \Camera:I2C:sda_x_wire\ : bit;
SIGNAL \Camera:I2C:Net_643_1\ : bit;
SIGNAL \Camera:I2C:Net_697\ : bit;
SIGNAL \Camera:I2C:bus_clk\ : bit;
SIGNAL \Camera:I2C:Net_1109_0\ : bit;
SIGNAL \Camera:I2C:Net_1109_1\ : bit;
SIGNAL \Camera:I2C:Net_643_0\ : bit;
SIGNAL \Camera:I2C:Net_643_2\ : bit;
SIGNAL \Camera:I2C:scl_x_wire\ : bit;
SIGNAL \Camera:I2C:Net_969\ : bit;
SIGNAL \Camera:I2C:Net_968\ : bit;
SIGNAL \Camera:I2C:udb_clk\ : bit;
SIGNAL \Camera:Net_102\ : bit;
SIGNAL \Camera:I2C:Net_973\ : bit;
SIGNAL \Camera:Net_103\ : bit;
SIGNAL \Camera:I2C:Net_974\ : bit;
SIGNAL \Camera:I2C:scl_yfb\ : bit;
SIGNAL \Camera:I2C:sda_yfb\ : bit;
SIGNAL \Camera:I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \Camera:I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \Camera:I2C:timeout_clk\ : bit;
SIGNAL \Camera:Net_108\ : bit;
SIGNAL \Camera:I2C:Net_975\ : bit;
SIGNAL \Camera:Net_107\ : bit;
SIGNAL \Camera:Net_106\ : bit;
SIGNAL Net_53 : bit;
SIGNAL tmpOE__SDAT_A_net_0 : bit;
SIGNAL tmpFB_0__SDAT_A_net_0 : bit;
SIGNAL Net_2508 : bit;
TERMINAL tmpSIOVREF__SDAT_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDAT_A_net_0 : bit;
SIGNAL tmpOE__SCLK_A_net_0 : bit;
SIGNAL tmpFB_0__SCLK_A_net_0 : bit;
SIGNAL Net_2394 : bit;
TERMINAL tmpSIOVREF__SCLK_A_net_0 : bit;
SIGNAL \USB:dma_nrq_0\ : bit;
SIGNAL \USB:Net_1800\ : bit;
SIGNAL \USB:ept_int_0\ : bit;
SIGNAL \USB:dma_nrq_3\ : bit;
SIGNAL \USB:Net_1803\ : bit;
SIGNAL \USB:Net_1801\ : bit;
SIGNAL \USB:dma_nrq_1\ : bit;
SIGNAL \USB:dma_nrq_4\ : bit;
SIGNAL \USB:Net_1804\ : bit;
SIGNAL \USB:dma_nrq_5\ : bit;
SIGNAL \USB:Net_1805\ : bit;
SIGNAL \USB:dma_nrq_6\ : bit;
SIGNAL \USB:Net_1806\ : bit;
SIGNAL \USB:dma_nrq_7\ : bit;
SIGNAL \USB:Net_1807\ : bit;
SIGNAL \USB:Net_81\ : bit;
SIGNAL \USB:Net_79\ : bit;
SIGNAL \USB:ept_int_2\ : bit;
SIGNAL \USB:ept_int_1\ : bit;
SIGNAL \USB:Net_1784\ : bit;
SIGNAL \USB:dma_nrq_2\ : bit;
SIGNAL \USB:Net_1802\ : bit;
SIGNAL \USB:Net_1010\ : bit;
SIGNAL \USB:tmpOE__Dm_net_0\ : bit;
SIGNAL \USB:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USB:Net_597\ : bit;
SIGNAL \USB:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USB:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USB:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USB:tmpOE__Dp_net_0\ : bit;
SIGNAL \USB:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USB:Net_1000\ : bit;
SIGNAL \USB:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USB:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_820 : bit;
SIGNAL \USB:ept_int_8\ : bit;
SIGNAL \USB:ept_int_7\ : bit;
SIGNAL \USB:ept_int_6\ : bit;
SIGNAL \USB:ept_int_5\ : bit;
SIGNAL \USB:ept_int_4\ : bit;
SIGNAL \USB:ept_int_3\ : bit;
SIGNAL \USB:Net_95\ : bit;
SIGNAL \USB:dma_req_7\ : bit;
SIGNAL \USB:dma_req_6\ : bit;
SIGNAL \USB:dma_req_5\ : bit;
SIGNAL \USB:dma_req_4\ : bit;
SIGNAL \USB:dma_req_3\ : bit;
SIGNAL \USB:dma_req_2\ : bit;
SIGNAL \USB:dma_req_1\ : bit;
SIGNAL \USB:dma_req_0\ : bit;
SIGNAL \USB:Net_824\ : bit;
SIGNAL tmpOE__V0_net_0 : bit;
SIGNAL Net_254 : bit;
SIGNAL tmpFB_0__V0_net_0 : bit;
SIGNAL tmpIO_0__V0_net_0 : bit;
TERMINAL tmpSIOVREF__V0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__V0_net_0 : bit;
SIGNAL tmpOE__D7_net_0 : bit;
SIGNAL Net_819 : bit;
SIGNAL tmpFB_0__D7_net_0 : bit;
SIGNAL tmpIO_0__D7_net_0 : bit;
TERMINAL tmpSIOVREF__D7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D7_net_0 : bit;
SIGNAL tmpOE__D6_net_0 : bit;
SIGNAL Net_818 : bit;
SIGNAL tmpFB_0__D6_net_0 : bit;
SIGNAL tmpIO_0__D6_net_0 : bit;
TERMINAL tmpSIOVREF__D6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D6_net_0 : bit;
SIGNAL tmpOE__D5_net_0 : bit;
SIGNAL Net_817 : bit;
SIGNAL tmpFB_0__D5_net_0 : bit;
SIGNAL tmpIO_0__D5_net_0 : bit;
TERMINAL tmpSIOVREF__D5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D5_net_0 : bit;
SIGNAL tmpOE__D4_net_0 : bit;
SIGNAL Net_816 : bit;
SIGNAL tmpFB_0__D4_net_0 : bit;
SIGNAL tmpIO_0__D4_net_0 : bit;
TERMINAL tmpSIOVREF__D4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D4_net_0 : bit;
SIGNAL tmpOE__E_net_0 : bit;
SIGNAL Net_815 : bit;
SIGNAL tmpFB_0__E_net_0 : bit;
SIGNAL tmpIO_0__E_net_0 : bit;
TERMINAL tmpSIOVREF__E_net_0 : bit;
SIGNAL tmpINTERRUPT_0__E_net_0 : bit;
SIGNAL tmpOE__RS_net_0 : bit;
SIGNAL Net_814 : bit;
SIGNAL tmpFB_0__RS_net_0 : bit;
SIGNAL tmpIO_0__RS_net_0 : bit;
TERMINAL tmpSIOVREF__RS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS_net_0 : bit;
SIGNAL \LCD:Cntl_Port:clk\ : bit;
SIGNAL \LCD:Cntl_Port:rst\ : bit;
SIGNAL \LCD:Cntl_Port:control_out_0\ : bit;
SIGNAL \LCD:Cntl_Port:control_out_1\ : bit;
SIGNAL \LCD:Cntl_Port:control_out_2\ : bit;
SIGNAL \LCD:Cntl_Port:control_out_3\ : bit;
SIGNAL \LCD:Cntl_Port:control_out_4\ : bit;
SIGNAL \LCD:Cntl_Port:control_out_5\ : bit;
SIGNAL \LCD:Net_26\ : bit;
SIGNAL \LCD:Cntl_Port:control_out_6\ : bit;
SIGNAL \LCD:Net_22\ : bit;
SIGNAL \LCD:Cntl_Port:control_out_7\ : bit;
SIGNAL \LCD:Cntl_Port:control_7\ : bit;
SIGNAL \LCD:Cntl_Port:control_6\ : bit;
SIGNAL \LCD:Cntl_Port:control_5\ : bit;
SIGNAL \LCD:Cntl_Port:control_4\ : bit;
SIGNAL \LCD:Cntl_Port:control_3\ : bit;
SIGNAL \LCD:Cntl_Port:control_2\ : bit;
SIGNAL \LCD:Cntl_Port:control_1\ : bit;
SIGNAL \LCD:Cntl_Port:control_0\ : bit;
SIGNAL Net_1260 : bit;
SIGNAL \Gripper_PWM:Net_107\ : bit;
SIGNAL \Gripper_PWM:Net_113\ : bit;
SIGNAL \Gripper_PWM:Net_63\ : bit;
SIGNAL \Gripper_PWM:Net_57\ : bit;
SIGNAL \Gripper_PWM:Net_54\ : bit;
SIGNAL Net_1591 : bit;
SIGNAL Net_2794 : bit;
SIGNAL Net_2791 : bit;
SIGNAL Net_835 : bit;
SIGNAL \Gripper_PWM:Net_114\ : bit;
SIGNAL tmpOE__RED_net_0 : bit;
SIGNAL tmpFB_0__RED_net_0 : bit;
SIGNAL tmpIO_0__RED_net_0 : bit;
TERMINAL tmpSIOVREF__RED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RED_net_0 : bit;
SIGNAL \Timer:Net_260\ : bit;
SIGNAL Net_828 : bit;
SIGNAL \Timer:Net_55\ : bit;
SIGNAL Net_833 : bit;
SIGNAL \Timer:Net_53\ : bit;
SIGNAL \Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer:TimerUDB:control_7\ : bit;
SIGNAL \Timer:TimerUDB:control_6\ : bit;
SIGNAL \Timer:TimerUDB:control_5\ : bit;
SIGNAL \Timer:TimerUDB:control_4\ : bit;
SIGNAL \Timer:TimerUDB:control_3\ : bit;
SIGNAL \Timer:TimerUDB:control_2\ : bit;
SIGNAL \Timer:TimerUDB:control_1\ : bit;
SIGNAL \Timer:TimerUDB:control_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_832 : bit;
SIGNAL \Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer:TimerUDB:status_6\ : bit;
SIGNAL \Timer:TimerUDB:status_5\ : bit;
SIGNAL \Timer:TimerUDB:status_4\ : bit;
SIGNAL \Timer:TimerUDB:status_0\ : bit;
SIGNAL \Timer:TimerUDB:status_1\ : bit;
SIGNAL \Timer:TimerUDB:status_2\ : bit;
SIGNAL \Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer:TimerUDB:status_3\ : bit;
SIGNAL \Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_827 : bit;
SIGNAL \Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc6\ : bit;
SIGNAL \Timer:TimerUDB:nc8\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc5\ : bit;
SIGNAL \Timer:TimerUDB:nc7\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:Net_102\ : bit;
SIGNAL \Timer:Net_266\ : bit;
SIGNAL tmpOE__WHITE_net_0 : bit;
SIGNAL tmpFB_0__WHITE_net_0 : bit;
SIGNAL tmpIO_0__WHITE_net_0 : bit;
TERMINAL tmpSIOVREF__WHITE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__WHITE_net_0 : bit;
SIGNAL tmpOE__BLUE_net_0 : bit;
SIGNAL tmpFB_0__BLUE_net_0 : bit;
SIGNAL tmpIO_0__BLUE_net_0 : bit;
TERMINAL tmpSIOVREF__BLUE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BLUE_net_0 : bit;
SIGNAL tmpOE__ORANGE_net_0 : bit;
SIGNAL tmpFB_0__ORANGE_net_0 : bit;
SIGNAL tmpIO_0__ORANGE_net_0 : bit;
TERMINAL tmpSIOVREF__ORANGE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ORANGE_net_0 : bit;
SIGNAL tmpOE__GRIPPER_PIN_net_0 : bit;
SIGNAL tmpFB_0__GRIPPER_PIN_net_0 : bit;
SIGNAL tmpIO_0__GRIPPER_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__GRIPPER_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GRIPPER_PIN_net_0 : bit;
SIGNAL \MOTOR_L:Net_107\ : bit;
SIGNAL \MOTOR_L:Net_113\ : bit;
SIGNAL \MOTOR_L:Net_63\ : bit;
SIGNAL \MOTOR_L:Net_57\ : bit;
SIGNAL \MOTOR_L:Net_54\ : bit;
SIGNAL Net_1872 : bit;
SIGNAL Net_2805 : bit;
SIGNAL Net_2802 : bit;
SIGNAL Net_842 : bit;
SIGNAL \MOTOR_L:Net_114\ : bit;
SIGNAL tmpOE__MLEN_net_0 : bit;
SIGNAL tmpFB_0__MLEN_net_0 : bit;
SIGNAL tmpIO_0__MLEN_net_0 : bit;
TERMINAL tmpSIOVREF__MLEN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MLEN_net_0 : bit;
SIGNAL tmpOE__MLIN1_net_0 : bit;
SIGNAL tmpFB_0__MLIN1_net_0 : bit;
SIGNAL tmpIO_0__MLIN1_net_0 : bit;
TERMINAL tmpSIOVREF__MLIN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MLIN1_net_0 : bit;
SIGNAL tmpOE__MLIN2_net_0 : bit;
SIGNAL tmpFB_0__MLIN2_net_0 : bit;
SIGNAL tmpIO_0__MLIN2_net_0 : bit;
TERMINAL tmpSIOVREF__MLIN2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MLIN2_net_0 : bit;
SIGNAL \MOTOR_R:Net_107\ : bit;
SIGNAL \MOTOR_R:Net_113\ : bit;
SIGNAL \MOTOR_R:Net_63\ : bit;
SIGNAL \MOTOR_R:Net_57\ : bit;
SIGNAL \MOTOR_R:Net_54\ : bit;
SIGNAL Net_2019 : bit;
SIGNAL Net_2816 : bit;
SIGNAL Net_2813 : bit;
SIGNAL Net_855 : bit;
SIGNAL \MOTOR_R:Net_114\ : bit;
SIGNAL tmpOE__MREN_net_0 : bit;
SIGNAL tmpFB_0__MREN_net_0 : bit;
SIGNAL tmpIO_0__MREN_net_0 : bit;
TERMINAL tmpSIOVREF__MREN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MREN_net_0 : bit;
SIGNAL tmpOE__MRIN1_net_0 : bit;
SIGNAL tmpFB_0__MRIN1_net_0 : bit;
SIGNAL tmpIO_0__MRIN1_net_0 : bit;
TERMINAL tmpSIOVREF__MRIN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MRIN1_net_0 : bit;
SIGNAL tmpOE__MRIN2_net_0 : bit;
SIGNAL tmpFB_0__MRIN2_net_0 : bit;
SIGNAL tmpIO_0__MRIN2_net_0 : bit;
TERMINAL tmpSIOVREF__MRIN2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MRIN2_net_0 : bit;
SIGNAL \Button:tmpOE__Button_net_1\ : bit;
SIGNAL \Button:tmpOE__Button_net_0\ : bit;
SIGNAL \Button:Net_329\ : bit;
SIGNAL \Button:Net_76_1\ : bit;
SIGNAL \Button:Net_76_0\ : bit;
SIGNAL \Button:tmpIO_1__Button_net_1\ : bit;
SIGNAL \Button:tmpIO_1__Button_net_0\ : bit;
TERMINAL \Button:tmpSIOVREF__Button_net_0\ : bit;
SIGNAL \Button:tmpINTERRUPT_0__Button_net_0\ : bit;
SIGNAL \Button:Net_226\ : bit;
SIGNAL \Button:cydff_1_1\ : bit;
SIGNAL \Button:cydff_1_0\ : bit;
SIGNAL \Button:Net_283_1\ : bit;
SIGNAL \Button:Net_283_0\ : bit;
SIGNAL Net_52 : bit;
SIGNAL \Button:PWM:Net_107\ : bit;
SIGNAL \Button:PWM:Net_113\ : bit;
SIGNAL \Button:Net_17\ : bit;
SIGNAL \Button:PWM:Net_63\ : bit;
SIGNAL \Button:PWM:Net_57\ : bit;
SIGNAL \Button:PWM:Net_54\ : bit;
SIGNAL \Button:Net_275\ : bit;
SIGNAL \Button:Net_11\ : bit;
SIGNAL \Button:PWM:Net_114\ : bit;
SIGNAL Net_54 : bit;
SIGNAL Net_55 : bit;
SIGNAL tmpOE__ISR_CHECKP_net_0 : bit;
SIGNAL tmpFB_0__ISR_CHECKP_net_0 : bit;
SIGNAL tmpIO_0__ISR_CHECKP_net_0 : bit;
TERMINAL tmpSIOVREF__ISR_CHECKP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ISR_CHECKP_net_0 : bit;
SIGNAL tmpOE__I2C_SDA_net_0 : bit;
SIGNAL tmpFB_0__I2C_SDA_net_0 : bit;
SIGNAL Net_1079 : bit;
TERMINAL tmpSIOVREF__I2C_SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2C_SDA_net_0 : bit;
SIGNAL tmpOE__I2C_SCL_net_0 : bit;
SIGNAL tmpFB_0__I2C_SCL_net_0 : bit;
SIGNAL Net_1080 : bit;
TERMINAL tmpSIOVREF__I2C_SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2C_SCL_net_0 : bit;
SIGNAL \I2C:sda_x_wire\ : bit;
SIGNAL \I2C:Net_643_4\ : bit;
SIGNAL \I2C:Net_697\ : bit;
SIGNAL \I2C:Net_643_5\ : bit;
SIGNAL \I2C:Net_970\ : bit;
SIGNAL \I2C:udb_clk\ : bit;
SIGNAL \I2C:bI2C_UDB:op_clk\ : bit;
SIGNAL \I2C:bI2C_UDB:control_7\ : bit;
SIGNAL \I2C:bI2C_UDB:control_6\ : bit;
SIGNAL \I2C:bI2C_UDB:control_5\ : bit;
SIGNAL \I2C:bI2C_UDB:control_4\ : bit;
SIGNAL \I2C:bI2C_UDB:control_3\ : bit;
SIGNAL \I2C:bI2C_UDB:control_2\ : bit;
SIGNAL \I2C:bI2C_UDB:control_1\ : bit;
SIGNAL \I2C:bI2C_UDB:control_0\ : bit;
SIGNAL \I2C:bI2C_UDB:status_6\ : bit;
SIGNAL \I2C:bI2C_UDB:status_5\ : bit;
SIGNAL \I2C:bI2C_UDB:status_4\ : bit;
SIGNAL \I2C:bI2C_UDB:status_3\ : bit;
SIGNAL \I2C:bI2C_UDB:status_2\ : bit;
SIGNAL \I2C:bI2C_UDB:status_1\ : bit;
SIGNAL \I2C:bI2C_UDB:status_0\ : bit;
SIGNAL \I2C:bI2C_UDB:sts_irq\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \I2C:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \I2C:bI2C_UDB:address_match\ : bit;
SIGNAL \I2C:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \I2C:bI2C_UDB:stop_detect\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_4\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_3\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_2\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_1\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_0\ : bit;
SIGNAL \I2C:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \I2C:Net_1109_0\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \I2C:Net_1109_1\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \I2C:bI2C_UDB:start_detect\ : bit;
SIGNAL \I2C:bI2C_UDB:m_reset\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:bus_busy\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \I2C:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \I2C:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \I2C:bI2C_UDB:contention\ : bit;
SIGNAL \I2C:bI2C_UDB:txdata\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \I2C:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb\ : bit;
SIGNAL \I2C:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:rxdata\ : bit;
SIGNAL \I2C:bI2C_UDB:stalled\ : bit;
SIGNAL \I2C:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \I2C:Net_643_3\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \I2C:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:eq\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:eq\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \I2C:scl_x_wire\ : bit;
SIGNAL \I2C:Net_969\ : bit;
SIGNAL \I2C:Net_968\ : bit;
SIGNAL Net_866 : bit;
SIGNAL \I2C:bus_clk\ : bit;
SIGNAL \I2C:Net_973\ : bit;
SIGNAL Net_867 : bit;
SIGNAL \I2C:Net_974\ : bit;
SIGNAL \I2C:scl_yfb\ : bit;
SIGNAL \I2C:sda_yfb\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C:timeout_clk\ : bit;
SIGNAL Net_872 : bit;
SIGNAL \I2C:Net_975\ : bit;
SIGNAL Net_871 : bit;
SIGNAL Net_870 : bit;
SIGNAL \HC_PWM:PWMUDB:km_run\ : bit;
SIGNAL \HC_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_4386 : bit;
SIGNAL \HC_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \HC_PWM:PWMUDB:control_7\ : bit;
SIGNAL \HC_PWM:PWMUDB:control_6\ : bit;
SIGNAL \HC_PWM:PWMUDB:control_5\ : bit;
SIGNAL \HC_PWM:PWMUDB:control_4\ : bit;
SIGNAL \HC_PWM:PWMUDB:control_3\ : bit;
SIGNAL \HC_PWM:PWMUDB:control_2\ : bit;
SIGNAL \HC_PWM:PWMUDB:control_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:control_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \HC_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \HC_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \HC_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \HC_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \HC_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \HC_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \HC_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \HC_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \HC_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \HC_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \HC_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \HC_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \HC_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \HC_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \HC_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \HC_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \HC_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \HC_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \HC_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \HC_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \HC_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \HC_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \HC_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \HC_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \HC_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \HC_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \HC_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \HC_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \HC_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \HC_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \HC_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \HC_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \HC_PWM:PWMUDB:reset\ : bit;
SIGNAL \HC_PWM:PWMUDB:status_6\ : bit;
SIGNAL \HC_PWM:PWMUDB:status_5\ : bit;
SIGNAL \HC_PWM:PWMUDB:status_4\ : bit;
SIGNAL \HC_PWM:PWMUDB:status_3\ : bit;
SIGNAL \HC_PWM:PWMUDB:status_2\ : bit;
SIGNAL \HC_PWM:PWMUDB:status_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:status_0\ : bit;
SIGNAL \HC_PWM:Net_55\ : bit;
SIGNAL \HC_PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \HC_PWM:PWMUDB:prevCompare2\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \HC_PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \HC_PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \HC_PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \HC_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \HC_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \HC_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \HC_PWM:PWMUDB:nc2\ : bit;
SIGNAL \HC_PWM:PWMUDB:nc3\ : bit;
SIGNAL \HC_PWM:PWMUDB:nc1\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:nc4\ : bit;
SIGNAL \HC_PWM:PWMUDB:nc5\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:nc6\ : bit;
SIGNAL \HC_PWM:PWMUDB:nc7\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HC_PWM:PWMUDB:compare1\ : bit;
SIGNAL \HC_PWM:PWMUDB:compare2\ : bit;
SIGNAL \HC_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \HC_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \HC_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \HC_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \HC_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \HC_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \HC_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \HC_PWM:Net_101\ : bit;
SIGNAL \HC_PWM:Net_96\ : bit;
SIGNAL Net_1697 : bit;
SIGNAL Net_2330 : bit;
SIGNAL \HC_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \HC_PWM:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2831 : bit;
SIGNAL Net_2825 : bit;
SIGNAL Net_2824 : bit;
SIGNAL \HC_PWM:Net_113\ : bit;
SIGNAL \HC_PWM:Net_107\ : bit;
SIGNAL \HC_PWM:Net_114\ : bit;
SIGNAL \HC_Timer:Net_260\ : bit;
SIGNAL Net_884 : bit;
SIGNAL \HC_Timer:Net_55\ : bit;
SIGNAL Net_889 : bit;
SIGNAL \HC_Timer:Net_53\ : bit;
SIGNAL \HC_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \HC_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \HC_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \HC_Timer:TimerUDB:control_7\ : bit;
SIGNAL \HC_Timer:TimerUDB:control_6\ : bit;
SIGNAL \HC_Timer:TimerUDB:control_5\ : bit;
SIGNAL \HC_Timer:TimerUDB:control_4\ : bit;
SIGNAL \HC_Timer:TimerUDB:control_3\ : bit;
SIGNAL \HC_Timer:TimerUDB:control_2\ : bit;
SIGNAL \HC_Timer:TimerUDB:control_1\ : bit;
SIGNAL \HC_Timer:TimerUDB:control_0\ : bit;
SIGNAL \HC_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \HC_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \HC_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \HC_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \HC_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \HC_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \HC_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \HC_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \HC_Timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \HC_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \HC_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \HC_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \HC_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \HC_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \HC_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \HC_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \HC_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \HC_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL Net_885 : bit;
SIGNAL \HC_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_888 : bit;
SIGNAL \HC_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \HC_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \HC_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \HC_Timer:TimerUDB:status_6\ : bit;
SIGNAL \HC_Timer:TimerUDB:status_5\ : bit;
SIGNAL \HC_Timer:TimerUDB:status_4\ : bit;
SIGNAL \HC_Timer:TimerUDB:status_0\ : bit;
SIGNAL \HC_Timer:TimerUDB:status_1\ : bit;
SIGNAL \HC_Timer:TimerUDB:status_2\ : bit;
SIGNAL \HC_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \HC_Timer:TimerUDB:status_3\ : bit;
SIGNAL \HC_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \HC_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \HC_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \HC_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \HC_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \HC_Timer:TimerUDB:zeros_2\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:nc0\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:nc3\ : bit;
SIGNAL \HC_Timer:TimerUDB:nc4\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HC_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HC_Timer:Net_102\ : bit;
SIGNAL \HC_Timer:Net_266\ : bit;
SIGNAL tmpOE__HC_ECHO_net_0 : bit;
SIGNAL tmpIO_0__HC_ECHO_net_0 : bit;
TERMINAL tmpSIOVREF__HC_ECHO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HC_ECHO_net_0 : bit;
SIGNAL tmpOE__HC_TRIG_net_0 : bit;
SIGNAL tmpFB_0__HC_TRIG_net_0 : bit;
SIGNAL tmpIO_0__HC_TRIG_net_0 : bit;
TERMINAL tmpSIOVREF__HC_TRIG_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HC_TRIG_net_0 : bit;
SIGNAL \Arm_PWM:PWMUDB:km_run\ : bit;
SIGNAL \Arm_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Arm_PWM:PWMUDB:control_7\ : bit;
SIGNAL \Arm_PWM:PWMUDB:control_6\ : bit;
SIGNAL \Arm_PWM:PWMUDB:control_5\ : bit;
SIGNAL \Arm_PWM:PWMUDB:control_4\ : bit;
SIGNAL \Arm_PWM:PWMUDB:control_3\ : bit;
SIGNAL \Arm_PWM:PWMUDB:control_2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:control_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:control_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \Arm_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \Arm_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \Arm_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \Arm_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \Arm_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \Arm_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \Arm_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \Arm_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \Arm_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \Arm_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Arm_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Arm_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Arm_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Arm_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Arm_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \Arm_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \Arm_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \Arm_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \Arm_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \Arm_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Arm_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Arm_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Arm_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Arm_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \Arm_PWM:PWMUDB:reset\ : bit;
SIGNAL \Arm_PWM:PWMUDB:status_6\ : bit;
SIGNAL \Arm_PWM:PWMUDB:status_5\ : bit;
SIGNAL \Arm_PWM:PWMUDB:status_4\ : bit;
SIGNAL \Arm_PWM:PWMUDB:status_3\ : bit;
SIGNAL \Arm_PWM:PWMUDB:status_2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:status_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:status_0\ : bit;
SIGNAL \Arm_PWM:Net_55\ : bit;
SIGNAL \Arm_PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Arm_PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Arm_PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Arm_PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Arm_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \Arm_PWM:PWMUDB:nc2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:nc3\ : bit;
SIGNAL \Arm_PWM:PWMUDB:nc1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:nc4\ : bit;
SIGNAL \Arm_PWM:PWMUDB:nc5\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:nc6\ : bit;
SIGNAL \Arm_PWM:PWMUDB:nc7\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Arm_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Arm_PWM:PWMUDB:compare1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:compare2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Arm_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \Arm_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Arm_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \Arm_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Arm_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \Arm_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Arm_PWM:Net_101\ : bit;
SIGNAL \Arm_PWM:Net_96\ : bit;
SIGNAL Net_2836 : bit;
SIGNAL Net_2837 : bit;
SIGNAL \Arm_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODIN2_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODIN2_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \Arm_PWM:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1273 : bit;
SIGNAL Net_2838 : bit;
SIGNAL Net_2835 : bit;
SIGNAL \Arm_PWM:Net_113\ : bit;
SIGNAL \Arm_PWM:Net_107\ : bit;
SIGNAL \Arm_PWM:Net_114\ : bit;
SIGNAL Net_904 : bit;
SIGNAL tmpOE__COMPASS_DRDY_net_0 : bit;
SIGNAL Net_905 : bit;
SIGNAL tmpIO_0__COMPASS_DRDY_net_0 : bit;
TERMINAL tmpSIOVREF__COMPASS_DRDY_net_0 : bit;
SIGNAL tmpINTERRUPT_0__COMPASS_DRDY_net_0 : bit;
SIGNAL Net_906 : bit;
SIGNAL tmpOE__ARM_PIN_net_0 : bit;
SIGNAL tmpFB_0__ARM_PIN_net_0 : bit;
SIGNAL tmpIO_0__ARM_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__ARM_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ARM_PIN_net_0 : bit;
SIGNAL \Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Button:cydff_1_1\\D\ : bit;
SIGNAL \Button:cydff_1_0\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:master_rst_reg\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \HC_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \HC_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \HC_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \HC_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \HC_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Arm_PWM:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__SCLK_B_net_0 <=  ('1') ;

\Timer:TimerUDB:status_tc\ <= ((\Timer:TimerUDB:control_7\ and \Timer:TimerUDB:per_zero\));

\I2C:bI2C_UDB:status_5\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

\I2C:bI2C_UDB:status_4\ <= (\I2C:bI2C_UDB:m_state_0\
	OR \I2C:bI2C_UDB:m_state_1\
	OR \I2C:bI2C_UDB:m_state_2\
	OR \I2C:bI2C_UDB:m_state_3\
	OR \I2C:bI2C_UDB:m_state_4\);

\I2C:bI2C_UDB:m_state_4\\D\ <= ((not \I2C:bI2C_UDB:control_6\ and not \I2C:bI2C_UDB:control_5\ and not \I2C:bI2C_UDB:control_2\ and not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:lost_arb2_reg\)
	OR (not \I2C:bI2C_UDB:control_4\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_4\));

\I2C:bI2C_UDB:m_state_3\\D\ <= ((not \I2C:bI2C_UDB:control_6\ and not \I2C:bI2C_UDB:control_5\ and not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\));

\I2C:bI2C_UDB:m_state_2\\D\ <= ((not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb2_reg\ and \I2C:bI2C_UDB:control_4\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_5\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_6\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_2\));

\I2C:bI2C_UDB:m_state_1\\D\ <= ((not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_1\));

\I2C:bI2C_UDB:m_state_0\\D\ <= ((not \I2C:bI2C_UDB:control_5\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb2_reg\ and \I2C:bI2C_UDB:control_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:control_7\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_6\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_0\));

\I2C:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\I2C:bI2C_UDB:cnt_reset\
	OR \I2C:bI2C_UDB:m_reset\
	OR \I2C:bI2C_UDB:clkgen_tc\);

\I2C:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\I2C:bI2C_UDB:clkgen_tc1_reg\
	OR \I2C:bI2C_UDB:m_reset\);

\I2C:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_0\));

\I2C:bI2C_UDB:master_mode_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_1\));

\I2C:bI2C_UDB:m_lrb_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:Net_1109_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:status_1\)
	OR (not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\));

\I2C:bI2C_UDB:contention1_reg\\D\ <= ((not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\));

\I2C:bI2C_UDB:lost_arb_reg\\D\ <= ((not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:lost_arb_reg\));

\I2C:bI2C_UDB:bus_busy_reg\\D\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_last2_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_last_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:sda_in_last_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\));

\I2C:bI2C_UDB:m_address_reg\\D\ <= ((not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_1\));

\I2C:bI2C_UDB:cnt_reset\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\));

\I2C:bI2C_UDB:cs_addr_clkgen_1\ <= (\I2C:bI2C_UDB:cnt_reset\
	OR \I2C:bI2C_UDB:clkgen_tc\);

\I2C:bI2C_UDB:cs_addr_clkgen_0\ <= ((\I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:clk_eq_reg\));

\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ <= ((not \I2C:Net_1109_0\ and not \I2C:Net_643_3\)
	OR (\I2C:Net_1109_0\ and \I2C:Net_643_3\));

\I2C:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and not \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\)
	OR \I2C:bI2C_UDB:m_reset\);

\I2C:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:shift_data_out\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:clkgen_tc2_reg\ and \I2C:sda_x_wire\)
	OR (\I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:control_4\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR \I2C:bI2C_UDB:m_reset\);

\I2C:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc1_reg\));

\I2C:bI2C_UDB:cs_addr_shifter_0\ <= ((not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\));

\I2C:bI2C_UDB:slave_rst_reg\\D\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\)
	OR not \I2C:bI2C_UDB:control_0\);

\I2C:bI2C_UDB:master_rst_reg\\D\ <= (not \I2C:bI2C_UDB:control_1\);

\HC_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \HC_PWM:PWMUDB:tc_i\);

\HC_PWM:PWMUDB:dith_count_1\\D\ <= ((not \HC_PWM:PWMUDB:dith_count_1\ and \HC_PWM:PWMUDB:tc_i\ and \HC_PWM:PWMUDB:dith_count_0\)
	OR (not \HC_PWM:PWMUDB:dith_count_0\ and \HC_PWM:PWMUDB:dith_count_1\)
	OR (not \HC_PWM:PWMUDB:tc_i\ and \HC_PWM:PWMUDB:dith_count_1\));

\HC_PWM:PWMUDB:dith_count_0\\D\ <= ((not \HC_PWM:PWMUDB:dith_count_0\ and \HC_PWM:PWMUDB:tc_i\)
	OR (not \HC_PWM:PWMUDB:tc_i\ and \HC_PWM:PWMUDB:dith_count_0\));

\HC_PWM:PWMUDB:cmp1_status\ <= ((not \HC_PWM:PWMUDB:prevCompare1\ and not \HC_PWM:PWMUDB:cmp1_less\));

\HC_PWM:PWMUDB:cmp2_status\ <= ((not \HC_PWM:PWMUDB:prevCompare2\ and \HC_PWM:PWMUDB:cmp2_less\));

\HC_PWM:PWMUDB:status_2\ <= ((\HC_PWM:PWMUDB:runmode_enable\ and \HC_PWM:PWMUDB:tc_i\));

\HC_PWM:PWMUDB:pwm1_i\ <= ((not \HC_PWM:PWMUDB:cmp1_less\ and \HC_PWM:PWMUDB:runmode_enable\));

\HC_PWM:PWMUDB:pwm2_i\ <= ((\HC_PWM:PWMUDB:runmode_enable\ and \HC_PWM:PWMUDB:cmp2_less\));

\HC_PWM:PWMUDB:cmp1\ <= (not \HC_PWM:PWMUDB:cmp1_less\);

\HC_Timer:TimerUDB:status_tc\ <= ((\HC_Timer:TimerUDB:per_zero\ and Net_885));

\Arm_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \Arm_PWM:PWMUDB:tc_i\);

\Arm_PWM:PWMUDB:dith_count_1\\D\ <= ((not \Arm_PWM:PWMUDB:dith_count_1\ and \Arm_PWM:PWMUDB:tc_i\ and \Arm_PWM:PWMUDB:dith_count_0\)
	OR (not \Arm_PWM:PWMUDB:dith_count_0\ and \Arm_PWM:PWMUDB:dith_count_1\)
	OR (not \Arm_PWM:PWMUDB:tc_i\ and \Arm_PWM:PWMUDB:dith_count_1\));

\Arm_PWM:PWMUDB:dith_count_0\\D\ <= ((not \Arm_PWM:PWMUDB:dith_count_0\ and \Arm_PWM:PWMUDB:tc_i\)
	OR (not \Arm_PWM:PWMUDB:tc_i\ and \Arm_PWM:PWMUDB:dith_count_0\));

\Arm_PWM:PWMUDB:cmp1_status\ <= ((not \Arm_PWM:PWMUDB:prevCompare1\ and \Arm_PWM:PWMUDB:cmp1_less\));

\Arm_PWM:PWMUDB:status_2\ <= ((\Arm_PWM:PWMUDB:runmode_enable\ and \Arm_PWM:PWMUDB:tc_i\));

\Arm_PWM:PWMUDB:pwm_i\ <= ((\Arm_PWM:PWMUDB:runmode_enable\ and \Arm_PWM:PWMUDB:cmp1_less\));

Net_906 <= (not Net_905);

SCLK_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2765169e-244f-4d10-a6de-5c5cd01f50d3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCLK_B_net_0),
		analog=>(open),
		io=>Net_2451,
		siovref=>(tmpSIOVREF__SCLK_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>Net_325);
SDAT_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c7e4110d-1a42-45ae-9330-9bb0986d4778",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDAT_B_net_0),
		analog=>(open),
		io=>Net_2565,
		siovref=>(tmpSIOVREF__SDAT_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDAT_B_net_0);
Camera_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d182ee7b-b4f8-4a8e-8dc5-f265c12b7e8d",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_410,
		dig_domain_out=>open);
\Camera:XCLK\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07c3f352-4743-45c2-8731-6f4457d0f822/e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_410,
		fb=>(\Camera:tmpFB_0__XCLK_net_0\),
		analog=>(open),
		io=>(\Camera:tmpIO_0__XCLK_net_0\),
		siovref=>(\Camera:tmpSIOVREF__XCLK_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__XCLK_net_0\);
\Camera:HREF\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07c3f352-4743-45c2-8731-6f4457d0f822/f9410921-f803-4c46-9fc1-4e41ab0c16fa",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>\Camera:Net_37\,
		analog=>(open),
		io=>(\Camera:tmpIO_0__HREF_net_0\),
		siovref=>(\Camera:tmpSIOVREF__HREF_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__HREF_net_0\);
\Camera:D\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07c3f352-4743-45c2-8731-6f4457d0f822/888ac260-9557-43cf-a551-70bf391fe3c2",
		drive_mode=>"001001001001001001001001",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00000000",
		input_sync=>"00000000",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"00000000",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"00000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"IIIIIIII",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"00000000",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"0101010100000000",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0, tmpOE__SCLK_B_net_0, tmpOE__SCLK_B_net_0, tmpOE__SCLK_B_net_0,
			tmpOE__SCLK_B_net_0, tmpOE__SCLK_B_net_0, tmpOE__SCLK_B_net_0, tmpOE__SCLK_B_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		fb=>(\Camera:Net_38_7\, \Camera:Net_38_6\, \Camera:Net_38_5\, \Camera:Net_38_4\,
			\Camera:Net_38_3\, \Camera:Net_38_2\, \Camera:Net_38_1\, \Camera:Net_38_0\),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(\Camera:tmpIO_7__D_net_7\, \Camera:tmpIO_7__D_net_6\, \Camera:tmpIO_7__D_net_5\, \Camera:tmpIO_7__D_net_4\,
			\Camera:tmpIO_7__D_net_3\, \Camera:tmpIO_7__D_net_2\, \Camera:tmpIO_7__D_net_1\, \Camera:tmpIO_7__D_net_0\),
		siovref=>(\Camera:tmpSIOVREF__D_net_0\),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__D_net_0\);
\Camera:DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>\Camera:Net_39\,
		trq=>zero,
		nrq=>\Camera:Net_41\);
\Camera:FIFO:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:Net_410\,
		cs_addr=>(zero, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:Net_37\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Camera:Net_39\,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(\Camera:Net_38_7\, \Camera:Net_38_6\, \Camera:Net_38_5\, \Camera:Net_38_4\,
			\Camera:Net_38_3\, \Camera:Net_38_2\, \Camera:Net_38_1\, \Camera:Net_38_0\),
		po=>open);
\Camera:PCLK\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07c3f352-4743-45c2-8731-6f4457d0f822/33896740-279f-4a1b-8025-79e415fb7b96",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>\Camera:Net_42\,
		analog=>(open),
		io=>(\Camera:tmpIO_0__PCLK_net_0\),
		siovref=>(\Camera:tmpSIOVREF__PCLK_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__PCLK_net_0\);
\Camera:Async:udbclkenable\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\Camera:Net_42\,
		enable=>tmpOE__SCLK_B_net_0,
		clock_out=>\Camera:Net_410\);
\Camera:VSYNC\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07c3f352-4743-45c2-8731-6f4457d0f822/8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>Net_1001,
		analog=>(open),
		io=>(\Camera:tmpIO_0__VSYNC_net_0\),
		siovref=>(\Camera:tmpSIOVREF__VSYNC_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__VSYNC_net_0\);
\Camera:SIOD\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07c3f352-4743-45c2-8731-6f4457d0f822/264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(\Camera:tmpFB_0__SIOD_net_0\),
		analog=>(open),
		io=>\Camera:Net_44\,
		siovref=>(\Camera:tmpSIOVREF__SIOD_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__SIOD_net_0\);
\Camera:SIOC\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07c3f352-4743-45c2-8731-6f4457d0f822/6659edfb-2c0d-40f3-99c0-6e8a005227ac",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(\Camera:tmpFB_0__SIOC_net_0\),
		analog=>(open),
		io=>\Camera:Net_45\,
		siovref=>(\Camera:tmpSIOVREF__SIOC_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__SIOC_net_0\);
\Camera:I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\Camera:I2C:Net_697\);
\Camera:I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\Camera:I2C:bus_clk\,
		scl_in=>\Camera:I2C:Net_1109_0\,
		sda_in=>\Camera:I2C:Net_1109_1\,
		scl_out=>\Camera:I2C:Net_643_0\,
		sda_out=>\Camera:I2C:sda_x_wire\,
		interrupt=>\Camera:I2C:Net_697\);
\Camera:I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"07c3f352-4743-45c2-8731-6f4457d0f822/6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\Camera:I2C:bus_clk\,
		dig_domain_out=>open);
\Camera:I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\Camera:I2C:Net_643_0\,
		oe=>tmpOE__SCLK_B_net_0,
		y=>\Camera:Net_45\,
		yfb=>\Camera:I2C:Net_1109_0\);
\Camera:I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\Camera:I2C:sda_x_wire\,
		oe=>tmpOE__SCLK_B_net_0,
		y=>\Camera:Net_44\,
		yfb=>\Camera:I2C:Net_1109_1\);
sclk_b_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_325);
sclk_a_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_53);
SDAT_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b689c5af-152d-499b-892e-8c2eb0d25c0c",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDAT_A_net_0),
		analog=>(open),
		io=>Net_2508,
		siovref=>(tmpSIOVREF__SDAT_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDAT_A_net_0);
SCLK_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCLK_A_net_0),
		analog=>(open),
		io=>Net_2394,
		siovref=>(tmpSIOVREF__SCLK_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>Net_53);
\USB:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:ept_int_0\);
\USB:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:Net_81\);
\USB:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:Net_79\);
\USB:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:ept_int_2\);
\USB:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:ept_int_1\);
\USB:Clock_vbus\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/03f503a7-085a-4304-b786-de885b1c2f21",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\USB:Net_1784\,
		dig_domain_out=>open);
\USB:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:Net_1010\);
\USB:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(\USB:tmpFB_0__Dm_net_0\),
		analog=>\USB:Net_597\,
		io=>(\USB:tmpIO_0__Dm_net_0\),
		siovref=>(\USB:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>\USB:tmpINTERRUPT_0__Dm_net_0\);
\USB:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(\USB:tmpFB_0__Dp_net_0\),
		analog=>\USB:Net_1000\,
		io=>(\USB:tmpIO_0__Dp_net_0\),
		siovref=>(\USB:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>\USB:Net_1010\);
\USB:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USB:Net_1000\,
		dm=>\USB:Net_597\,
		sof_int=>Net_820,
		arb_int=>\USB:Net_79\,
		usb_int=>\USB:Net_81\,
		ept_int=>(\USB:ept_int_8\, \USB:ept_int_7\, \USB:ept_int_6\, \USB:ept_int_5\,
			\USB:ept_int_4\, \USB:ept_int_3\, \USB:ept_int_2\, \USB:ept_int_1\,
			\USB:ept_int_0\),
		ord_int=>\USB:Net_95\,
		dma_req=>(\USB:dma_req_7\, \USB:dma_req_6\, \USB:dma_req_5\, \USB:dma_req_4\,
			\USB:dma_req_3\, \USB:dma_req_2\, \USB:dma_req_1\, \USB:dma_req_0\),
		dma_termin=>\USB:Net_824\);
\USB:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:ept_int_3\);
\USB:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_820);
V0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"45ee36d2-0105-4bcf-8719-92ba7c3587d9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_254,
		fb=>(tmpFB_0__V0_net_0),
		analog=>(open),
		io=>(tmpIO_0__V0_net_0),
		siovref=>(tmpSIOVREF__V0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__V0_net_0);
D7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4910681c-8155-4917-bf32-cae98e894a73",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_819,
		fb=>(tmpFB_0__D7_net_0),
		analog=>(open),
		io=>(tmpIO_0__D7_net_0),
		siovref=>(tmpSIOVREF__D7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D7_net_0);
D6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9e44fc1d-152f-4b52-99a2-e1b977660af6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_818,
		fb=>(tmpFB_0__D6_net_0),
		analog=>(open),
		io=>(tmpIO_0__D6_net_0),
		siovref=>(tmpSIOVREF__D6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D6_net_0);
D5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f75800ca-f4ed-4607-bfe3-934fc6f5e09a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_817,
		fb=>(tmpFB_0__D5_net_0),
		analog=>(open),
		io=>(tmpIO_0__D5_net_0),
		siovref=>(tmpSIOVREF__D5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D5_net_0);
D4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ace4713-f058-4703-9372-f058b89ca216",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_816,
		fb=>(tmpFB_0__D4_net_0),
		analog=>(open),
		io=>(tmpIO_0__D4_net_0),
		siovref=>(tmpSIOVREF__D4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D4_net_0);
E:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df0e8402-347b-4f86-9f13-4ae9c016baca",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_815,
		fb=>(tmpFB_0__E_net_0),
		analog=>(open),
		io=>(tmpIO_0__E_net_0),
		siovref=>(tmpSIOVREF__E_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__E_net_0);
RS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_814,
		fb=>(tmpFB_0__RS_net_0),
		analog=>(open),
		io=>(tmpIO_0__RS_net_0),
		siovref=>(tmpSIOVREF__RS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS_net_0);
\LCD:Cntl_Port:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LCD:Cntl_Port:control_7\, \LCD:Cntl_Port:control_6\, Net_814, Net_815,
			Net_819, Net_818, Net_817, Net_816));
\Gripper_PWM:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1260,
		kill=>zero,
		enable=>tmpOE__SCLK_B_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Gripper_PWM:Net_63\,
		compare=>Net_1591,
		interrupt=>\Gripper_PWM:Net_54\);
RED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5a10467c-f5f4-415f-a99f-ea0dafb5614a",
		drive_mode=>"101",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RED_net_0),
		analog=>(open),
		io=>(tmpIO_0__RED_net_0),
		siovref=>(tmpSIOVREF__RED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RED_net_0);
\Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_254,
		enable=>tmpOE__SCLK_B_net_0,
		clock_out=>\Timer:TimerUDB:ClockOutFromEnBlock\);
\Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_254,
		enable=>tmpOE__SCLK_B_net_0,
		clock_out=>\Timer:TimerUDB:Clk_Ctl_i\);
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer:TimerUDB:control_7\, \Timer:TimerUDB:control_6\, \Timer:TimerUDB:control_5\, \Timer:TimerUDB:control_4\,
			\Timer:TimerUDB:control_3\, \Timer:TimerUDB:control_2\, \Timer:TimerUDB:control_1\, \Timer:TimerUDB:control_0\));
\Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer:TimerUDB:status_3\,
			\Timer:TimerUDB:status_2\, zero, \Timer:TimerUDB:status_tc\),
		interrupt=>\Timer:Net_55\);
\Timer:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc6\,
		f0_blk_stat=>\Timer:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Timer:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Timer:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer:TimerUDB:sT24:timerdp:cap0_1\, \Timer:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc5\,
		f0_blk_stat=>\Timer:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT24:timerdp:carry0\,
		co=>\Timer:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Timer:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Timer:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Timer:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Timer:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Timer:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Timer:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Timer:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Timer:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Timer:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Timer:TimerUDB:sT24:timerdp:cap0_1\, \Timer:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Timer:TimerUDB:sT24:timerdp:cap1_1\, \Timer:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Timer:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Timer:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Timer:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Timer:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Timer:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Timer:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Timer:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Timer:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Timer:TimerUDB:sT24:timerdp:cap1_1\, \Timer:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Timer:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_254,
		dig_domain_out=>open);
WHITE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4af684ab-b6ff-4cc0-aca4-15d72d061c6e",
		drive_mode=>"101",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__WHITE_net_0),
		analog=>(open),
		io=>(tmpIO_0__WHITE_net_0),
		siovref=>(tmpSIOVREF__WHITE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WHITE_net_0);
BLUE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"88647080-273f-449d-a822-575ecc584b1d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BLUE_net_0),
		analog=>(open),
		io=>(tmpIO_0__BLUE_net_0),
		siovref=>(tmpSIOVREF__BLUE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BLUE_net_0);
ORANGE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b6fefdc5-b373-4994-8003-962257cc20cc",
		drive_mode=>"101",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ORANGE_net_0),
		analog=>(open),
		io=>(tmpIO_0__ORANGE_net_0),
		siovref=>(tmpSIOVREF__ORANGE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ORANGE_net_0);
GRIPPER_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f9b85028-028e-4714-8f71-1fc2efd5725c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_1591,
		fb=>(tmpFB_0__GRIPPER_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__GRIPPER_PIN_net_0),
		siovref=>(tmpSIOVREF__GRIPPER_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GRIPPER_PIN_net_0);
\MOTOR_L:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1260,
		kill=>zero,
		enable=>tmpOE__SCLK_B_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\MOTOR_L:Net_63\,
		compare=>Net_1872,
		interrupt=>\MOTOR_L:Net_54\);
MLEN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eacdf0e5-6ecb-4fce-aae2-cc61a3bb1f67",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_1872,
		fb=>(tmpFB_0__MLEN_net_0),
		analog=>(open),
		io=>(tmpIO_0__MLEN_net_0),
		siovref=>(tmpSIOVREF__MLEN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MLEN_net_0);
MLIN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"03f2832f-df20-40e9-b649-f485856733ce",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MLIN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__MLIN1_net_0),
		siovref=>(tmpSIOVREF__MLIN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MLIN1_net_0);
MLIN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"131fb29e-518f-4cc5-98dd-d07e852b8ec4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MLIN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__MLIN2_net_0),
		siovref=>(tmpSIOVREF__MLIN2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MLIN2_net_0);
\MOTOR_R:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1260,
		kill=>zero,
		enable=>tmpOE__SCLK_B_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\MOTOR_R:Net_63\,
		compare=>Net_2019,
		interrupt=>\MOTOR_R:Net_54\);
Motor_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e3843679-37e3-41cc-ab2f-36801673313d",
		source_clock_id=>"",
		divisor=>0,
		period=>"25000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1260,
		dig_domain_out=>open);
MREN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"129e9feb-37b9-4be8-9bf7-c5c48a8ebb32",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_2019,
		fb=>(tmpFB_0__MREN_net_0),
		analog=>(open),
		io=>(tmpIO_0__MREN_net_0),
		siovref=>(tmpSIOVREF__MREN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MREN_net_0);
MRIN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"32dfed8f-13eb-480d-85cf-7c5e6a8f93b6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MRIN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__MRIN1_net_0),
		siovref=>(tmpSIOVREF__MRIN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MRIN1_net_0);
MRIN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"33d9d831-7c7c-4828-b4d1-2541e26f7656",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MRIN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__MRIN2_net_0),
		siovref=>(tmpSIOVREF__MRIN2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MRIN2_net_0);
\Button:Button\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5af8dc20-2fa6-4b4d-9820-fb940e223adf/ec0aee27-7fbb-40b0-84e1-f9919ab19a67",
		drive_mode=>"011011",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"00",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"11",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"BB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"00",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"0000",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0, tmpOE__SCLK_B_net_0),
		y=>(\Button:Net_329\, \Button:Net_329\),
		fb=>(\Button:Net_76_1\, \Button:Net_76_0\),
		analog=>(open, open),
		io=>(\Button:tmpIO_1__Button_net_1\, \Button:tmpIO_1__Button_net_0\),
		siovref=>(\Button:tmpSIOVREF__Button_net_0\),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>\Button:tmpINTERRUPT_0__Button_net_0\);
\Button:PWM:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_52,
		kill=>zero,
		enable=>tmpOE__SCLK_B_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Button:Net_226\,
		compare=>\Button:Net_329\,
		interrupt=>\Button:PWM:Net_54\);
BUT_CLOCK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"74ab769f-c61b-4d83-8b12-3b165ae340e9",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_52,
		dig_domain_out=>open);
but0:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_54);
but1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_55);
ISR_CHECKP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c2ac2a01-a07f-41b8-86d8-4661bd209335",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ISR_CHECKP_net_0),
		analog=>(open),
		io=>(tmpIO_0__ISR_CHECKP_net_0),
		siovref=>(tmpSIOVREF__ISR_CHECKP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ISR_CHECKP_net_0);
I2C_SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__I2C_SDA_net_0),
		analog=>(open),
		io=>Net_1079,
		siovref=>(tmpSIOVREF__I2C_SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2C_SDA_net_0);
I2C_SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__I2C_SCL_net_0),
		analog=>(open),
		io=>Net_1080,
		siovref=>(tmpSIOVREF__I2C_SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2C_SCL_net_0);
\I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\I2C:Net_697\);
\I2C:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"72463f96-822d-40d2-aad2-bc2cd379f7ff/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"156250000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C:Net_970\,
		dig_domain_out=>open);
\I2C:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\I2C:Net_970\,
		enable=>tmpOE__SCLK_B_net_0,
		clock_out=>\I2C:bI2C_UDB:op_clk\);
\I2C:bI2C_UDB:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2C:bI2C_UDB:op_clk\,
		control=>(\I2C:bI2C_UDB:control_7\, \I2C:bI2C_UDB:control_6\, \I2C:bI2C_UDB:control_5\, \I2C:bI2C_UDB:control_4\,
			\I2C:bI2C_UDB:control_3\, \I2C:bI2C_UDB:control_2\, \I2C:bI2C_UDB:control_1\, \I2C:bI2C_UDB:control_0\));
\I2C:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2C:bI2C_UDB:op_clk\,
		status=>(zero, \I2C:bI2C_UDB:status_5\, \I2C:bI2C_UDB:status_4\, \I2C:bI2C_UDB:status_3\,
			\I2C:bI2C_UDB:status_2\, \I2C:bI2C_UDB:status_1\, \I2C:bI2C_UDB:status_0\),
		interrupt=>\I2C:Net_697\);
\I2C:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C:bI2C_UDB:cs_addr_shifter_1\, \I2C:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\I2C:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2C:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\I2C:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\I2C:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C:bI2C_UDB:cs_addr_clkgen_1\, \I2C:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\I2C:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\I2C:bI2C_UDB:clkgen_ce1\,
		cl1=>\I2C:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C:Net_643_3\,
		oe=>tmpOE__SCLK_B_net_0,
		y=>Net_1080,
		yfb=>\I2C:Net_1109_0\);
\I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C:sda_x_wire\,
		oe=>tmpOE__SCLK_B_net_0,
		y=>Net_1079,
		yfb=>\I2C:Net_1109_1\);
\HC_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4386,
		enable=>tmpOE__SCLK_B_net_0,
		clock_out=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\);
\HC_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\HC_PWM:PWMUDB:control_7\, \HC_PWM:PWMUDB:control_6\, \HC_PWM:PWMUDB:control_5\, \HC_PWM:PWMUDB:control_4\,
			\HC_PWM:PWMUDB:control_3\, \HC_PWM:PWMUDB:control_2\, \HC_PWM:PWMUDB:control_1\, \HC_PWM:PWMUDB:control_0\));
\HC_PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \HC_PWM:PWMUDB:status_5\, zero, \HC_PWM:PWMUDB:status_3\,
			\HC_PWM:PWMUDB:status_2\, \HC_PWM:PWMUDB:status_1\, \HC_PWM:PWMUDB:status_0\),
		interrupt=>\HC_PWM:Net_55\);
\HC_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\HC_PWM:PWMUDB:tc_i\, \HC_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\HC_PWM:PWMUDB:nc2\,
		cl0=>\HC_PWM:PWMUDB:nc3\,
		z0=>\HC_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\HC_PWM:PWMUDB:nc4\,
		cl1=>\HC_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\HC_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\HC_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\HC_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\HC_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\HC_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\HC_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\HC_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \HC_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\HC_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \HC_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\HC_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \HC_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\HC_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \HC_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\HC_PWM:PWMUDB:sP16:pwmdp:cap_1\, \HC_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\HC_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\HC_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\HC_PWM:PWMUDB:tc_i\, \HC_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\HC_PWM:PWMUDB:cmp1_eq\,
		cl0=>\HC_PWM:PWMUDB:cmp1_less\,
		z0=>\HC_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\HC_PWM:PWMUDB:cmp2_eq\,
		cl1=>\HC_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\HC_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\HC_PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\HC_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\HC_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\HC_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\HC_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\HC_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \HC_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\HC_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \HC_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\HC_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \HC_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\HC_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \HC_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\HC_PWM:PWMUDB:sP16:pwmdp:cap_1\, \HC_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\HC_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\HC_PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\HC_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4386,
		enable=>tmpOE__SCLK_B_net_0,
		clock_out=>\HC_Timer:TimerUDB:ClockOutFromEnBlock\);
\HC_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1697,
		clock=>\HC_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \HC_Timer:TimerUDB:status_3\,
			\HC_Timer:TimerUDB:status_2\, zero, \HC_Timer:TimerUDB:status_tc\),
		interrupt=>\HC_Timer:Net_55\);
\HC_Timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\HC_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1697, Net_885, \HC_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\HC_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\HC_Timer:TimerUDB:nc3\,
		f0_blk_stat=>\HC_Timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\HC_Timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\HC_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\HC_Timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\HC_Timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\HC_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \HC_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\HC_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \HC_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\HC_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \HC_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\HC_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \HC_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\HC_Timer:TimerUDB:sT16:timerdp:cap_1\, \HC_Timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\HC_Timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\HC_Timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\HC_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1697, Net_885, \HC_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\HC_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\HC_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\HC_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\HC_Timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\HC_Timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\HC_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\HC_Timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\HC_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \HC_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\HC_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \HC_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\HC_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \HC_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\HC_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \HC_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\HC_Timer:TimerUDB:sT16:timerdp:cap_1\, \HC_Timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\HC_Timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
HC_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_2330);
HC_ECHO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>Net_885,
		analog=>(open),
		io=>(tmpIO_0__HC_ECHO_net_0),
		siovref=>(tmpSIOVREF__HC_ECHO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HC_ECHO_net_0);
HC_TRIG:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d35d66da-d7d9-46eb-a7dd-3f9baa7f4676",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_1697,
		fb=>(tmpFB_0__HC_TRIG_net_0),
		analog=>(open),
		io=>(tmpIO_0__HC_TRIG_net_0),
		siovref=>(tmpSIOVREF__HC_TRIG_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HC_TRIG_net_0);
\Arm_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1260,
		enable=>tmpOE__SCLK_B_net_0,
		clock_out=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\);
\Arm_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Arm_PWM:PWMUDB:control_7\, \Arm_PWM:PWMUDB:control_6\, \Arm_PWM:PWMUDB:control_5\, \Arm_PWM:PWMUDB:control_4\,
			\Arm_PWM:PWMUDB:control_3\, \Arm_PWM:PWMUDB:control_2\, \Arm_PWM:PWMUDB:control_1\, \Arm_PWM:PWMUDB:control_0\));
\Arm_PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Arm_PWM:PWMUDB:status_5\, zero, \Arm_PWM:PWMUDB:status_3\,
			\Arm_PWM:PWMUDB:status_2\, \Arm_PWM:PWMUDB:status_1\, \Arm_PWM:PWMUDB:status_0\),
		interrupt=>\Arm_PWM:Net_55\);
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Arm_PWM:PWMUDB:tc_i\, \Arm_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Arm_PWM:PWMUDB:nc2\,
		cl0=>\Arm_PWM:PWMUDB:nc3\,
		z0=>\Arm_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Arm_PWM:PWMUDB:nc4\,
		cl1=>\Arm_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Arm_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\Arm_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Arm_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Arm_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Arm_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Arm_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Arm_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Arm_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Arm_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Arm_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Arm_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Arm_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Arm_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Arm_PWM:PWMUDB:tc_i\, \Arm_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Arm_PWM:PWMUDB:cmp1_eq\,
		cl0=>\Arm_PWM:PWMUDB:cmp1_less\,
		z0=>\Arm_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Arm_PWM:PWMUDB:cmp2_eq\,
		cl1=>\Arm_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Arm_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Arm_PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Arm_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Arm_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Arm_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Arm_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Arm_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Arm_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Arm_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Arm_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Arm_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Arm_PWM:PWMUDB:sP16:pwmdp:cap_1\, \Arm_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Arm_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Arm_PWM:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
HC_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"88722367-e382-4456-9f1f-7263b60064d5",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4386,
		dig_domain_out=>open);
COMPASS_DRDY:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"173bc68e-d249-455b-a225-57dd90712034",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>(zero),
		fb=>Net_905,
		analog=>(open),
		io=>(tmpIO_0__COMPASS_DRDY_net_0),
		siovref=>(tmpSIOVREF__COMPASS_DRDY_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COMPASS_DRDY_net_0);
Compass_DRDY_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_906);
ARM_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e430887a-cd82-4881-9260-1da045e21a02",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCLK_B_net_0),
		y=>Net_1273,
		fb=>(tmpFB_0__ARM_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__ARM_PIN_net_0),
		siovref=>(tmpSIOVREF__ARM_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCLK_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCLK_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ARM_PIN_net_0);
\Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capture_last\);
\Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:status_tc\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:tc_reg_i\);
\Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:control_7\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:hwEnable_reg\);
\Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capture_out_reg_i\);
\Button:cydff_1_1\:cy_dff
	PORT MAP(d=>\Button:Net_76_1\,
		clk=>\Button:Net_226\,
		q=>Net_55);
\Button:cydff_1_0\:cy_dff
	PORT MAP(d=>\Button:Net_76_0\,
		clk=>\Button:Net_226\,
		q=>Net_54);
\I2C:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>\I2C:Net_1109_1\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:sda_in_reg\);
\I2C:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_4\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_4\);
\I2C:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_3\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_3\);
\I2C:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_2\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_2\);
\I2C:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_1\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_1\);
\I2C:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_0\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_0\);
\I2C:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_address_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_3\);
\I2C:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:master_mode_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_2\);
\I2C:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_1\);
\I2C:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_0\);
\I2C:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>\I2C:Net_1109_0\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:scl_in_reg\);
\I2C:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:scl_in_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:scl_in_last_reg\);
\I2C:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:scl_in_last_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:scl_in_last2_reg\);
\I2C:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:sda_in_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:sda_in_last_reg\);
\I2C:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:sda_in_last_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:sda_in_last2_reg\);
\I2C:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:clkgen_tc1_reg\);
\I2C:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:lost_arb_reg\);
\I2C:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:lost_arb2_reg\);
\I2C:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:clkgen_tc2_reg\);
\I2C:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:contention1_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:contention1_reg\);
\I2C:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:bus_busy_reg\);
\I2C:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:clk_eq_reg\);
\I2C:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:Net_643_3\);
\I2C:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:sda_x_wire\);
\I2C:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:slave_rst_reg\);
\I2C:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:master_rst_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_reset\);
\HC_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SCLK_B_net_0,
		s=>zero,
		r=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:min_kill_reg\);
\HC_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:prevCapture\);
\HC_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:trig_last\);
\HC_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\HC_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:runmode_enable\);
\HC_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\HC_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:sc_kill_tmp\);
\HC_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SCLK_B_net_0,
		s=>zero,
		r=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:ltch_kill_reg\);
\HC_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\HC_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:dith_count_1\);
\HC_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\HC_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:dith_count_0\);
\HC_PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\HC_PWM:PWMUDB:cmp1\,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:prevCompare1\);
\HC_PWM:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\HC_PWM:PWMUDB:cmp2_less\,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:prevCompare2\);
\HC_PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\HC_PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:status_0\);
\HC_PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\HC_PWM:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:status_1\);
\HC_PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:status_5\);
\HC_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:pwm_i_reg\);
\HC_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\HC_PWM:PWMUDB:pwm1_i\,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1697);
\HC_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\HC_PWM:PWMUDB:pwm2_i\,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2330);
\HC_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\HC_PWM:PWMUDB:status_2\,
		clk=>\HC_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\HC_PWM:PWMUDB:tc_i_reg\);
\HC_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\HC_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\HC_Timer:TimerUDB:capture_last\);
\HC_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\HC_Timer:TimerUDB:status_tc\,
		clk=>\HC_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\HC_Timer:TimerUDB:tc_reg_i\);
\HC_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>Net_885,
		clk=>\HC_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\HC_Timer:TimerUDB:hwEnable_reg\);
\HC_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\HC_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\HC_Timer:TimerUDB:capture_out_reg_i\);
\Arm_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SCLK_B_net_0,
		s=>zero,
		r=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:min_kill_reg\);
\Arm_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:prevCapture\);
\Arm_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:trig_last\);
\Arm_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Arm_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:runmode_enable\);
\Arm_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Arm_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:sc_kill_tmp\);
\Arm_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__SCLK_B_net_0,
		s=>zero,
		r=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:ltch_kill_reg\);
\Arm_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Arm_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:dith_count_1\);
\Arm_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Arm_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:dith_count_0\);
\Arm_PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Arm_PWM:PWMUDB:cmp1_less\,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:prevCompare1\);
\Arm_PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Arm_PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:status_0\);
\Arm_PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:status_1\);
\Arm_PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:status_5\);
\Arm_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Arm_PWM:PWMUDB:pwm_i\,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1273);
\Arm_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:pwm1_i_reg\);
\Arm_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:pwm2_i_reg\);
\Arm_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Arm_PWM:PWMUDB:status_2\,
		clk=>\Arm_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\Arm_PWM:PWMUDB:tc_i_reg\);

END R_T_L;
