{"In-Cheol Park": [0.9998304396867752, ["Timed compiled-code simulation of embedded software for performance analysis of SOC design", ["Jong-Yeol Lee", "In-Cheol Park"], "https://doi.org/10.1145/513918.513994", 6, "dac", 2002]], "Jong-Yeol Lee": [0.9999993741512299, ["Timed compiled-code simulation of embedded software for performance analysis of SOC design", ["Jong-Yeol Lee", "In-Cheol Park"], "https://doi.org/10.1145/513918.513994", 6, "dac", 2002]], "Yongseok Choi": [0.5, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", 6, "dac", 2002]], "Seong-Ook Jung": [1, ["Low-swing clock domino logic incorporating dual supply and dual threshold voltages", ["Seong-Ook Jung", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514036", 6, "dac", 2002]], "Jaekyun Moon": [0.9992127269506454, ["A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator", ["Jinghuan Chen", "Jaekyun Moon", "Kia Bazargan"], "https://doi.org/10.1145/513918.514008", 6, "dac", 2002]], "Sung-Mo Kang": [0.8804949820041656, ["Low-swing clock domino logic incorporating dual supply and dual threshold voltages", ["Seong-Ook Jung", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514036", 6, "dac", 2002], ["VeriCDF: a new verification methodology for charged device failures", ["Jaesik Lee", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514134", 6, "dac", 2002]], "Jaesik Lee": [0.9970875680446625, ["VeriCDF: a new verification methodology for charged device failures", ["Jaesik Lee", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514134", 6, "dac", 2002]], "Ki-Wook Kim": [0.9571952968835831, ["Low-swing clock domino logic incorporating dual supply and dual threshold voltages", ["Seong-Ook Jung", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514036", 6, "dac", 2002], ["VeriCDF: a new verification methodology for charged device failures", ["Jaesik Lee", "Ki-Wook Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/513918.514134", 6, "dac", 2002]], "Jinwoo Suh": [0.7019595056772232, ["An optimal voltage synthesis technique for a power-efficient satellite application", ["Dong-In Kang", "Jinwoo Suh", "Stephen P. Crago"], "https://doi.org/10.1145/513918.514043", 6, "dac", 2002]], "Sungmee Park": [0.9999977648258209, ["The wearable motherboard: a framework for personalized mobile information processing (PMIP)", ["Sungmee Park", "Kenneth Mackenzie", "Sundaresan Jayaraman"], "https://doi.org/10.1145/513918.513961", 5, "dac", 2002]], "Seung Hoon Choi": [0.9974808692932129, ["Timed pattern generation for noise-on-delay calculation", ["Seung Hoon Choi", "Kaushik Roy", "Florentin Dartu"], "https://doi.org/10.1145/513918.514133", 4, "dac", 2002]], "Kwanho Kim": [0.8586600124835968, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", 6, "dac", 2002]], "Taewhan Kim": [1, ["Layout-aware synthesis of arithmetic circuits", ["Junhyung Um", "Taewhan Kim"], "https://doi.org/10.1145/513918.513971", 6, "dac", 2002], ["Address assignment combined with scheduling in DSP code generation", ["Yoonseo Choi", "Taewhan Kim"], "https://doi.org/10.1145/513918.513975", 6, "dac", 2002], ["An integrated algorithm for memory allocation and assignment in high-level synthesis", ["Jaewon Seo", "Taewhan Kim", "Preeti Ranjan Panda"], "https://doi.org/10.1145/513918.514072", 4, "dac", 2002]], "Yongsoo Joo": [0.9935221970081329, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", 6, "dac", 2002]], "Yu-Min Lee": [0.5, ["HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery", ["Yahong Cao", "Yu-Min Lee", "Tsung-Hao Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/513918.514017", 6, "dac", 2002]], "Junhyung Um": [0.986799418926239, ["Layout-aware synthesis of arithmetic circuits", ["Junhyung Um", "Taewhan Kim"], "https://doi.org/10.1145/513918.513971", 6, "dac", 2002]], "Naehyuck Chang": [0.999998927116394, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", 6, "dac", 2002]], "Hyung Gyu Lee": [0.9838056713342667, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", 6, "dac", 2002]], "Yoonseo Choi": [0.9205979406833649, ["Address assignment combined with scheduling in DSP code generation", ["Yoonseo Choi", "Taewhan Kim"], "https://doi.org/10.1145/513918.513975", 6, "dac", 2002]], "Hyunok Oh": [0.9975543171167374, ["Efficient code synthesis from extended dataflow graphs for multimedia applications", ["Hyunok Oh", "Soonhoi Ha"], "https://doi.org/10.1145/513918.513990", 6, "dac", 2002]], "Hojun Shim": [0.6844816505908966, ["Energy exploration and reduction of SDRAM memory systems", ["Yongsoo Joo", "Yongseok Choi", "Hojun Shim", "Hyung Gyu Lee", "Kwanho Kim", "Naehyuck Chang"], "https://doi.org/10.1145/513918.514138", 6, "dac", 2002]], "Soonhoi Ha": [1, ["Efficient code synthesis from extended dataflow graphs for multimedia applications", ["Hyunok Oh", "Soonhoi Ha"], "https://doi.org/10.1145/513918.513990", 6, "dac", 2002]], "Jaewon Seo": [0.8390696942806244, ["An integrated algorithm for memory allocation and assignment in high-level synthesis", ["Jaewon Seo", "Taewhan Kim", "Preeti Ranjan Panda"], "https://doi.org/10.1145/513918.514072", 4, "dac", 2002]], "Dong-In Kang": [0.9180549383163452, ["An optimal voltage synthesis technique for a power-efficient satellite application", ["Dong-In Kang", "Jinwoo Suh", "Stephen P. Crago"], "https://doi.org/10.1145/513918.514043", 6, "dac", 2002]], "Sungjoo Yoo": [1, ["Component-based design approach for multicore SoCs", ["Wander O. Cesario", "Amer Baghdadi", "Lovic Gauthier", "Damien Lyonnard", "Gabriela Nicolescu", "Yanick Paviot", "Sungjoo Yoo", "Ahmed Amine Jerraya", "Mario Diaz-Nava"], "https://doi.org/10.1145/513918.514115", 6, "dac", 2002]]}