{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599734815551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599734815551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 10 13:46:55 2020 " "Processing started: Thu Sep 10 13:46:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599734815551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599734815551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labzero -c labzero " "Command: quartus_map --read_settings_files=on --write_settings_files=off labzero -c labzero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599734815551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599734816251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599734816251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitdow/digital_lab/lab0/hw/logic_element.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gitdow/digital_lab/lab0/hw/logic_element.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_element " "Found entity 1: logic_element" {  } { { "../../gitdow/digital_lab/Lab0/hw/logic_element.bdf" "" { Schematic "D:/gitdow/digital_lab/Lab0/hw/logic_element.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599734828898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599734828898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitdow/digital_lab/lab0/hw/logic_elements.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitdow/digital_lab/lab0/hw/logic_elements.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_elements " "Found entity 1: logic_elements" {  } { { "../../gitdow/digital_lab/Lab0/hw/logic_elements.v" "" { Text "D:/gitdow/digital_lab/Lab0/hw/logic_elements.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599734828909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599734828909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_elements1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic_elements1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_elements1 " "Found entity 1: logic_elements1" {  } { { "logic_elements1.bdf" "" { Schematic "D:/FPGA/lab0/logic_elements1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599734828915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599734828915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_element1.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_element1.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_element1 " "Found entity 1: logic_element1" {  } { { "logic_element1.v" "" { Text "D:/FPGA/lab0/logic_element1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599734828915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599734828915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "logic_element1 " "Elaborating entity \"logic_element1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599734828990 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 0 " "Ignored assignment(s) for \"LEDR\[0\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829568 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 1 " "Ignored assignment(s) for \"LEDR\[1\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829568 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 2 " "Ignored assignment(s) for \"LEDR\[2\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829568 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 3 " "Ignored assignment(s) for \"LEDR\[3\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829568 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 4 " "Ignored assignment(s) for \"LEDR\[4\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829568 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 5 " "Ignored assignment(s) for \"LEDR\[5\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829568 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 6 " "Ignored assignment(s) for \"LEDR\[6\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829568 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 7 " "Ignored assignment(s) for \"LEDR\[7\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829568 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 8 " "Ignored assignment(s) for \"LEDR\[8\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829568 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 9 " "Ignored assignment(s) for \"LEDR\[9\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829568 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 0 " "Ignored assignment(s) for \"LEDR\[0\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829570 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 1 " "Ignored assignment(s) for \"LEDR\[1\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829570 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 2 " "Ignored assignment(s) for \"LEDR\[2\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829570 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 3 " "Ignored assignment(s) for \"LEDR\[3\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829570 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 4 " "Ignored assignment(s) for \"LEDR\[4\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829570 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 5 " "Ignored assignment(s) for \"LEDR\[5\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829570 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 6 " "Ignored assignment(s) for \"LEDR\[6\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829570 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 7 " "Ignored assignment(s) for \"LEDR\[7\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829570 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 8 " "Ignored assignment(s) for \"LEDR\[8\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829570 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 9 " "Ignored assignment(s) for \"LEDR\[9\]\" because \"LEDR\" is not a bus or array" {  } { { "logic_element1.v" "LEDR" { Text "D:/FPGA/lab0/logic_element1.v" 4 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1599734829570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599734829693 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599734830242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599734830242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599734830461 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599734830461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599734830461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599734830461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599734830515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 10 13:47:10 2020 " "Processing ended: Thu Sep 10 13:47:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599734830515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599734830515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599734830515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599734830515 ""}
