
****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ../../tools/RocketChip/run_RocketChip_synthesis.tcl
# open_project RocketChip_Prj.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/RocketChip_Prj/RocketChip_Prj.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_51.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_45.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_44.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_4.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_2.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_50.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_3.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_47.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/OptimizationBarrier_UInt.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/OptimizationBarrier_PTE.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_46.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_49.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FixedClockBroadcast_4.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ClockCrossingReg_w15.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/IntSyncCrossingSource_n1x1_Registered.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/IntXbar_i4_o1.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/BundleBridgeNexus_UInt1_1.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_52.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_48.sv'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xa7s6cpga196-2I, does not match run part, xczu19eg-ffvc1760-2-i.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1378.781 ; gain = 106.773 ; free physical = 392 ; free virtual = 26140
# if { [llength $argv] < 1 } {
#     puts "No incremental checkpoint identified, starting synthesis from scratch."
#     # Remove any previous incremental checkpoint setting for a fresh start
#     set_property incremental_checkpoint {} [get_runs synth_1]
# } else {
#     # Retrieve the config name argument
#     set config_name [lindex $argv 0]
# 
#     set enable_incremental_synthesis 1
# 
#     # Define the path to the DCP file based on the config name
#     set dcp_path "/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/RocketChip/Synthesis/${config_name}.dcp"
#     
#     if { $enable_incremental_synthesis == 0 } {
#         puts "Error: Incremental synthesis is disabled"
#         exit 1
#     } else {
#         # Check if the specified DCP file exists
#         if { ![file exists $dcp_path] } {
#             puts "Error: Checkpoint file $dcp_path not found. Exiting."
#             exit 1
#         }
#         
#         # Add the DCP file to the project (ensuring no file duplication or conflict)
#         add_files -fileset utils_1 -norecurse $dcp_path
#         
#         # Set incremental synthesis properties
#         set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE aggressive [get_runs synth_1]
#         set_property incremental_checkpoint $dcp_path [get_runs synth_1]
#     }
# 
# }
# remove_files [get_files *]
WARNING: [Project 1-966] File /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/RocketChip/Synthesis/DigitalTop.dcp has been removed from project, but is still used as a incremental_checkpoint for run(s) synth_1. Please use the command(s) "reset_property incremental_checkpoint [get_runs synth_1]" to remove it as incremental_checkpoint.
# add_files [glob /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/*]
# set_property is_enabled false [get_files  /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ClockSourceAtFreqMHz.v]
# set_property is_enabled false [get_files  /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SimTSI.v]
# set_property is_enabled false [get_files  {/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SimUART.v /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SimJTAG.v /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SimDRAM.v}]
# set_property is_enabled false [get_files  /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TestDriver.v]
# add_files -fileset constrs_1 -norecurse /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/tools/RocketChip/Rocket_Chip_Time_Constraints.xdc
# set_property top DigitalTop [current_fileset]
# reset_run synth_1
# launch_runs synth_1 -jobs 12
[Thu Jan  9 01:47:30 2025] Launched synth_1...
Run output will be captured here: /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/RocketChip_Prj/RocketChip_Prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1433.742 ; gain = 54.961 ; free physical = 317 ; free virtual = 26102
# wait_on_run synth_1
[Thu Jan  9 01:47:30 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log DigitalTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DigitalTop.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source DigitalTop.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.703 ; gain = 0.023 ; free physical = 371 ; free virtual = 25636
Command: read_checkpoint -incremental /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/RocketChip/Synthesis/DigitalTop.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/RocketChip/Synthesis/DigitalTop.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DigitalTop -part xczu19eg-ffvc1760-2-i -incremental_mode aggressive
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1004001
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2839.961 ; gain = 301.777 ; free physical = 495 ; free virtual = 23955
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'RVCExpander' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/RVCExpander.sv:32]
INFO: [Synth 8-9937] previous definition of design element 'RVCExpander' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/RVCExpander.sv:16]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_56' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_56.sv:1150]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_56' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_56.sv:412]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLDFromBeat_SerialRAM_a64d64s8k8z8c' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLDFromBeat_SerialRAM_a64d64s8k8z8c.sv:109]
INFO: [Synth 8-9937] previous definition of design element 'TLDFromBeat_SerialRAM_a64d64s8k8z8c' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLDFromBeat_SerialRAM_a64d64s8k8z8c.sv:109]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ram_2x80' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x80.sv:34]
INFO: [Synth 8-9937] previous definition of design element 'ram_2x80' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x80.sv:34]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'cc_banks_1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/cc_banks_1.sv:19]
INFO: [Synth 8-9937] previous definition of design element 'cc_banks_1' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/cc_banks_1.sv:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_37' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_37.sv:906]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_37' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_37.sv:1399]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SinkC' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SinkC.sv:280]
INFO: [Synth 8-9937] previous definition of design element 'SinkC' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SinkC.sv:280]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Queue2_TLBundleD_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a32d64s5k3z4u.sv:148]
INFO: [Synth 8-9937] previous definition of design element 'Queue2_TLBundleD_a32d64s5k3z4u' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleD_a32d64s5k3z4u.sv:148]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLInterconnectCoupler_mbus_to_memory_controller_port_named_axi4' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_mbus_to_memory_controller_port_named_axi4.sv:451]
INFO: [Synth 8-9937] previous definition of design element 'TLInterconnectCoupler_mbus_to_memory_controller_port_named_axi4' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_mbus_to_memory_controller_port_named_axi4.sv:451]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLInterconnectCoupler_pbus_to_device_named_uart_0' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:75]
INFO: [Synth 8-9937] previous definition of design element 'TLInterconnectCoupler_pbus_to_device_named_uart_0' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:75]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DebugTransportModuleJTAG' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/DebugTransportModuleJTAG.sv:257]
INFO: [Synth 8-9937] previous definition of design element 'DebugTransportModuleJTAG' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/DebugTransportModuleJTAG.sv:257]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_55' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_55.sv:779]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_55' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_55.sv:564]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CaptureUpdateChain_UInt5_To_UInt5' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/CaptureUpdateChain_UInt5_To_UInt5.sv:132]
INFO: [Synth 8-9937] previous definition of design element 'CaptureUpdateChain_UInt5_To_UInt5' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/CaptureUpdateChain_UInt5_To_UInt5.sv:132]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ChipyardPRCICtrlClockSinkDomain' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ChipyardPRCICtrlClockSinkDomain.sv:261]
INFO: [Synth 8-9937] previous definition of design element 'ChipyardPRCICtrlClockSinkDomain' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ChipyardPRCICtrlClockSinkDomain.sv:261]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_5' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_5.sv:947]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_5' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_5.sv:790]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ResetCatchAndSync_d3' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ResetCatchAndSync_d3.sv:16]
INFO: [Synth 8-9937] previous definition of design element 'ResetCatchAndSync_d3' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ResetCatchAndSync_d3.sv:16]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PhitDemux_p32_f32_n5' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PhitDemux_p32_f32_n5.sv:114]
INFO: [Synth 8-9937] previous definition of design element 'PhitDemux_p32_f32_n5' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/PhitDemux_p32_f32_n5.sv:114]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AsyncValidSync' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/AsyncValidSync.sv:15]
INFO: [Synth 8-9937] previous definition of design element 'AsyncValidSync' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/AsyncValidSync.sv:15]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLBFromBeat_serial_tl_0_a64d64s8k8z8c' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBFromBeat_serial_tl_0_a64d64s8k8z8c.sv:83]
INFO: [Synth 8-9937] previous definition of design element 'TLBFromBeat_serial_tl_0_a64d64s8k8z8c' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBFromBeat_serial_tl_0_a64d64s8k8z8c.sv:83]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'IntToFP' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/IntToFP.sv:154]
INFO: [Synth 8-9937] previous definition of design element 'IntToFP' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/IntToFP.sv:146]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ram_2x118' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x118.sv:34]
INFO: [Synth 8-9937] previous definition of design element 'ram_2x118' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x118.sv:34]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ITLB' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ITLB.sv:1418]
INFO: [Synth 8-9937] previous definition of design element 'ITLB' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ITLB.sv:354]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLWidthWidget1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLWidthWidget1.sv:249]
INFO: [Synth 8-9937] previous definition of design element 'TLWidthWidget1' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLWidthWidget1.sv:249]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLRAM_ScratchpadBank' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLRAM_ScratchpadBank.sv:191]
INFO: [Synth 8-9937] previous definition of design element 'TLRAM_ScratchpadBank' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLRAM_ScratchpadBank.sv:191]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'InclusiveCacheBankScheduler' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/InclusiveCacheBankScheduler.sv:1762]
INFO: [Synth 8-9937] previous definition of design element 'InclusiveCacheBankScheduler' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/InclusiveCacheBankScheduler.sv:1764]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BankBinder' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BankBinder.sv:87]
INFO: [Synth 8-9937] previous definition of design element 'BankBinder' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/BankBinder.sv:87]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLCToBeat_SerialRAM_a64d64s8k8z8c' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLCToBeat_SerialRAM_a64d64s8k8z8c.sv:9]
INFO: [Synth 8-9937] previous definition of design element 'TLCToBeat_SerialRAM_a64d64s8k8z8c' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLCToBeat_SerialRAM_a64d64s8k8z8c.sv:9]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'UARTTx_TestHarness_UNIQUIFIED' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/UARTTx_TestHarness_UNIQUIFIED.sv:142]
INFO: [Synth 8-9937] previous definition of design element 'UARTTx_TestHarness_UNIQUIFIED' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/UARTTx_TestHarness_UNIQUIFIED.sv:142]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'IntSyncSyncCrossingSink_n1x1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/IntSyncSyncCrossingSink_n1x1.sv:8]
INFO: [Synth 8-9937] previous definition of design element 'IntSyncSyncCrossingSink_n1x1' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/IntSyncSyncCrossingSink_n1x1.sv:8]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLDebugModuleInnerAsync' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLDebugModuleInnerAsync.sv:219]
INFO: [Synth 8-9937] previous definition of design element 'TLDebugModuleInnerAsync' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLDebugModuleInnerAsync.sv:271]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLInterconnectCoupler_fbus_from_debug_sb' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_fbus_from_debug_sb.sv:73]
INFO: [Synth 8-9937] previous definition of design element 'TLInterconnectCoupler_fbus_from_debug_sb' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_fbus_from_debug_sb.sv:73]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLBuffer_a32d64s6k3z3c' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s6k3z3c.sv:194]
INFO: [Synth 8-9937] previous definition of design element 'TLBuffer_a32d64s6k3z3c' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a32d64s6k3z3c.sv:198]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_9' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_9.sv:698]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_9' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_9.sv:789]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Queue8_UInt8_TestHarness_UNIQUIFIED' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue8_UInt8_TestHarness_UNIQUIFIED.sv:127]
INFO: [Synth 8-9937] previous definition of design element 'Queue8_UInt8_TestHarness_UNIQUIFIED' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue8_UInt8_TestHarness_UNIQUIFIED.sv:127]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLBuffer_a28d64s4k1z3u_1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a28d64s4k1z3u_1.sv:131]
INFO: [Synth 8-9937] previous definition of design element 'TLBuffer_a28d64s4k1z3u_1' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBuffer_a28d64s4k1z3u_1.sv:131]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_22' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_22.sv:946]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_22' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_22.sv:848]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_1_TestHarness_UNIQUIFIED' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_1_TestHarness_UNIQUIFIED.sv:15]
INFO: [Synth 8-9937] previous definition of design element 'AsyncResetSynchronizerShiftReg_w1_d3_i0_1_TestHarness_UNIQUIFIED' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_1_TestHarness_UNIQUIFIED.sv:15]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PeripheryBus_pbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PeripheryBus_pbus.sv:507]
INFO: [Synth 8-9937] previous definition of design element 'PeripheryBus_pbus' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/PeripheryBus_pbus.sv:507]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PeripheryBus_cbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PeripheryBus_cbus.sv:981]
INFO: [Synth 8-9937] previous definition of design element 'PeripheryBus_cbus' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/PeripheryBus_cbus.sv:981]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Queue1_DirectoryWrite' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_DirectoryWrite.sv:105]
INFO: [Synth 8-9937] previous definition of design element 'Queue1_DirectoryWrite' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue1_DirectoryWrite.sv:107]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Repeater_TLBundleA_a13d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a13d64s7k1z3u.sv:134]
INFO: [Synth 8-9937] previous definition of design element 'Repeater_TLBundleA_a13d64s7k1z3u' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Repeater_TLBundleA_a13d64s7k1z3u.sv:134]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLFragmenter_CLINT' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_CLINT.sv:242]
INFO: [Synth 8-9937] previous definition of design element 'TLFragmenter_CLINT' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_CLINT.sv:242]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'MulDiv' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/MulDiv.sv:162]
INFO: [Synth 8-9937] previous definition of design element 'MulDiv' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/MulDiv.sv:162]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Queue2_TLBundleA_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a14d64s7k1z4u.sv:148]
INFO: [Synth 8-9937] previous definition of design element 'Queue2_TLBundleA_a14d64s7k1z4u' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a14d64s7k1z4u.sv:148]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ram_2x10' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x10.sv:32]
INFO: [Synth 8-9937] previous definition of design element 'ram_2x10' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x10.sv:32]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SinkA' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SinkA.sv:170]
INFO: [Synth 8-9937] previous definition of design element 'SinkA' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SinkA.sv:170]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLAtomicAutomata_pbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_pbus.sv:380]
INFO: [Synth 8-9937] previous definition of design element 'TLAtomicAutomata_pbus' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLAtomicAutomata_pbus.sv:380]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'FPU' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FPU.sv:272]
INFO: [Synth 8-9937] previous definition of design element 'FPU' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FPU.sv:595]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CSRFile' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/CSRFile.sv:1022]
INFO: [Synth 8-9937] previous definition of design element 'CSRFile' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/CSRFile.sv:852]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SourceX' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SourceX.sv:17]
INFO: [Synth 8-9937] previous definition of design element 'SourceX' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SourceX.sv:17]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ram_2x79_TestHarness_UNIQUIFIED' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x79_TestHarness_UNIQUIFIED.sv:34]
INFO: [Synth 8-9937] previous definition of design element 'ram_2x79_TestHarness_UNIQUIFIED' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x79_TestHarness_UNIQUIFIED.sv:34]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'InclusiveCacheControl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/InclusiveCacheControl.sv:200]
INFO: [Synth 8-9937] previous definition of design element 'InclusiveCacheControl' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/InclusiveCacheControl.sv:200]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'IntSyncAsyncCrossingSink_n1x1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/IntSyncAsyncCrossingSink_n1x1.sv:13]
INFO: [Synth 8-9937] previous definition of design element 'IntSyncAsyncCrossingSink_n1x1' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/IntSyncAsyncCrossingSink_n1x1.sv:13]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'RoundRawFNToRecFN_e8_s24' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/RoundRawFNToRecFN_e8_s24.sv:27]
INFO: [Synth 8-9937] previous definition of design element 'RoundRawFNToRecFN_e8_s24' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/RoundRawFNToRecFN_e8_s24.sv:29]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Queue2_TLBundleA_a32d64s1k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a32d64s1k3z4u.sv:145]
INFO: [Synth 8-9937] previous definition of design element 'Queue2_TLBundleA_a32d64s1k3z4u' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a32d64s1k3z4u.sv:145]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AsyncQueueSink_Phit' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/AsyncQueueSink_Phit.sv:158]
INFO: [Synth 8-9937] previous definition of design element 'AsyncQueueSink_Phit' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/AsyncQueueSink_Phit.sv:158]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_30' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_30.sv:936]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_30' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_30.sv:957]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AsyncQueueSource_TLBundleD_a9d32s1k1z2u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/AsyncQueueSource_TLBundleD_a9d32s1k1z2u.sv:170]
INFO: [Synth 8-9937] previous definition of design element 'AsyncQueueSource_TLBundleD_a9d32s1k1z2u' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/AsyncQueueSource_TLBundleD_a9d32s1k1z2u.sv:170]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'IntXbar_i1_o1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/IntXbar_i1_o1.sv:8]
INFO: [Synth 8-9937] previous definition of design element 'IntXbar_i1_o1' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/IntXbar_i1_o1.sv:8]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'GenericSerializer_TLBeatw88_f32' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/GenericSerializer_TLBeatw88_f32.sv:102]
INFO: [Synth 8-9937] previous definition of design element 'GenericSerializer_TLBeatw88_f32' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/GenericSerializer_TLBeatw88_f32.sv:102]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'MulAddRecFNToRaw_preMul_e11_s53' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/MulAddRecFNToRaw_preMul_e11_s53.sv:60]
INFO: [Synth 8-9937] previous definition of design element 'MulAddRecFNToRaw_preMul_e11_s53' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/MulAddRecFNToRaw_preMul_e11_s53.sv:60]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'FlitToPhit_f32_p32' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FlitToPhit_f32_p32.sv:14]
INFO: [Synth 8-9937] previous definition of design element 'FlitToPhit_f32_p32' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FlitToPhit_f32_p32.sv:14]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ClockGroupResetSynchronizer' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ClockGroupResetSynchronizer.sv:15]
INFO: [Synth 8-9937] previous definition of design element 'ClockGroupResetSynchronizer' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ClockGroupResetSynchronizer.sv:15]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CaptureChain_JTAGIdcodeBundle' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/CaptureChain_JTAGIdcodeBundle.sv:236]
INFO: [Synth 8-9937] previous definition of design element 'CaptureChain_JTAGIdcodeBundle' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/CaptureChain_JTAGIdcodeBundle.sv:236]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ram_2x120' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x120.sv:34]
INFO: [Synth 8-9937] previous definition of design element 'ram_2x120' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_2x120.sv:34]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_10' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_10.sv:906]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_10' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_10.sv:790]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLEToBeat_SerialRAM_a64d64s8k8z8c' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLEToBeat_SerialRAM_a64d64s8k8z8c.sv:9]
INFO: [Synth 8-9937] previous definition of design element 'TLEToBeat_SerialRAM_a64d64s8k8z8c' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLEToBeat_SerialRAM_a64d64s8k8z8c.sv:9]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_8' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_8.sv:1150]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_8' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_8.sv:958]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AsyncQueueSource_Phit_TestHarness_UNIQUIFIED' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/AsyncQueueSource_Phit_TestHarness_UNIQUIFIED.sv:195]
INFO: [Synth 8-9937] previous definition of design element 'AsyncQueueSource_Phit_TestHarness_UNIQUIFIED' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/AsyncQueueSource_Phit_TestHarness_UNIQUIFIED.sv:195]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Queue1_RegMapperInput_i9_m8' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_RegMapperInput_i9_m8.sv:105]
INFO: [Synth 8-9937] previous definition of design element 'Queue1_RegMapperInput_i9_m8' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue1_RegMapperInput_i9_m8.sv:105]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PhitArbiter_p32_f32_n5_TestHarness_UNIQUIFIED' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PhitArbiter_p32_f32_n5_TestHarness_UNIQUIFIED.sv:110]
INFO: [Synth 8-9937] previous definition of design element 'PhitArbiter_p32_f32_n5_TestHarness_UNIQUIFIED' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/PhitArbiter_p32_f32_n5_TestHarness_UNIQUIFIED.sv:110]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ClockCrossingReg_w32' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ClockCrossingReg_w32.sv:77]
INFO: [Synth 8-9937] previous definition of design element 'ClockCrossingReg_w32' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ClockCrossingReg_w32.sv:77]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLInterconnectCoupler_cbus_to_l2_ctrl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_l2_ctrl.sv:147]
INFO: [Synth 8-9937] previous definition of design element 'TLInterconnectCoupler_cbus_to_l2_ctrl' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLInterconnectCoupler_cbus_to_l2_ctrl.sv:147]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ram_flit_8x32' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_flit_8x32.sv:32]
INFO: [Synth 8-9937] previous definition of design element 'ram_flit_8x32' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_flit_8x32.sv:32]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'FrontBus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FrontBus.sv:313]
INFO: [Synth 8-9937] previous definition of design element 'FrontBus' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FrontBus.sv:313]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'GenericDeserializer_TLBeatw87_f32' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/GenericDeserializer_TLBeatw87_f32.sv:105]
INFO: [Synth 8-9937] previous definition of design element 'GenericDeserializer_TLBeatw87_f32' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/GenericDeserializer_TLBeatw87_f32.sv:105]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Queue2_TLBundleA_a32d64s3k3z3c' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a32d64s3k3z3c.sv:144]
INFO: [Synth 8-9937] previous definition of design element 'Queue2_TLBundleA_a32d64s3k3z3c' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue2_TLBundleA_a32d64s3k3z3c.sv:144]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_32' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_32.sv:936]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_32' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_32.sv:837]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'GenericDeserializer_TLBeatw88_f32' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/GenericDeserializer_TLBeatw88_f32.sv:107]
INFO: [Synth 8-9937] previous definition of design element 'GenericDeserializer_TLBeatw88_f32' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/GenericDeserializer_TLBeatw88_f32.sv:107]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_27' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_27.sv:946]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_27' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_27.sv:800]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLFragmenter_BootROM' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootROM.sv:224]
INFO: [Synth 8-9937] previous definition of design element 'TLFragmenter_BootROM' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_BootROM.sv:224]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_15' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_15.sv:482]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_15' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_15.sv:611]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'SynchronizerShiftReg_w1_d3' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SynchronizerShiftReg_w1_d3.sv:13]
INFO: [Synth 8-9937] previous definition of design element 'SynchronizerShiftReg_w1_d3' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/SynchronizerShiftReg_w1_d3.sv:13]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_TestHarness_UNIQUIFIED' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_TestHarness_UNIQUIFIED.sv:94]
INFO: [Synth 8-9937] previous definition of design element 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_TestHarness_UNIQUIFIED' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_TestHarness_UNIQUIFIED.sv:94]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PhitDemux_p32_f32_n5_TestHarness_UNIQUIFIED' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PhitDemux_p32_f32_n5_TestHarness_UNIQUIFIED.sv:114]
INFO: [Synth 8-9937] previous definition of design element 'PhitDemux_p32_f32_n5_TestHarness_UNIQUIFIED' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/PhitDemux_p32_f32_n5_TestHarness_UNIQUIFIED.sv:114]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLBToBeat_serial_tl_0_a64d64s8k8z8c' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBToBeat_serial_tl_0_a64d64s8k8z8c.sv:11]
INFO: [Synth 8-9937] previous definition of design element 'TLBToBeat_serial_tl_0_a64d64s8k8z8c' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLBToBeat_serial_tl_0_a64d64s8k8z8c.sv:11]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_14' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_14.sv:928]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_14' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_14.sv:913]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ListBuffer_QueuedRequest_q21_e33' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ListBuffer_QueuedRequest_q21_e33.sv:235]
INFO: [Synth 8-9937] previous definition of design element 'ListBuffer_QueuedRequest_q21_e33' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ListBuffer_QueuedRequest_q21_e33.sv:235]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'Queue1_BundleMap' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_BundleMap.sv:93]
INFO: [Synth 8-9937] previous definition of design element 'Queue1_BundleMap' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/Queue1_BundleMap.sv:93]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_43' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_43.sv:564]
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_43' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_43.sv:1618]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ErrorDeviceWrapper' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ErrorDeviceWrapper.sv:103]
INFO: [Synth 8-9937] previous definition of design element 'ErrorDeviceWrapper' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ErrorDeviceWrapper.sv:103]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLAsyncCrossingSource_a9d32s1k1z2u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAsyncCrossingSource_a9d32s1k1z2u.sv:118]
INFO: [Synth 8-9937] previous definition of design element 'TLAsyncCrossingSource_a9d32s1k1z2u' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLAsyncCrossingSource_a9d32s1k1z2u.sv:118]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'MemoryBus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/MemoryBus.sv:473]
INFO: [Synth 8-9937] previous definition of design element 'MemoryBus' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/MemoryBus.sv:473]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'JtagBypassChain' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/JtagBypassChain.sv:110]
INFO: [Synth 8-9937] previous definition of design element 'JtagBypassChain' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/JtagBypassChain.sv:110]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'cc_banks_3' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/cc_banks_3.sv:19]
INFO: [Synth 8-9937] previous definition of design element 'cc_banks_3' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/cc_banks_3.sv:19]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_1.sv:15]
INFO: [Synth 8-9937] previous definition of design element 'AsyncResetSynchronizerShiftReg_w1_d3_i0_1' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_1.sv:15]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'FPUFMAPipe_l4_f64' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FPUFMAPipe_l4_f64.sv:136]
INFO: [Synth 8-9937] previous definition of design element 'FPUFMAPipe_l4_f64' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FPUFMAPipe_l4_f64.sv:128]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ram_8x8' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_8x8.sv:32]
INFO: [Synth 8-9937] previous definition of design element 'ram_8x8' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ram_8x8.sv:32]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLFragmenter_LLCCtrl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_LLCCtrl.sv:258]
INFO: [Synth 8-9937] previous definition of design element 'TLFragmenter_LLCCtrl' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLFragmenter_LLCCtrl.sv:258]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'TLMonitor_23' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_23.sv:779]
INFO: [Common 17-14] Message 'Synth 8-9873' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-9937] previous definition of design element 'TLMonitor_23' is here [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_23.sv:928]
INFO: [Common 17-14] Message 'Synth 8-9937' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Synth 8-2716] syntax error near '"DPI-C' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimTSI.v:1]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimTSI.v:11]
ERROR: [Synth 8-11074] parameter initial value cannot be omitted in this mode of Verilog [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimTSI.v:13]
ERROR: [Synth 8-8896] 'bit' is an unknown type [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimTSI.v:27]
ERROR: [Synth 8-8896] 'bit' is an unknown type [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimTSI.v:28]
ERROR: [Synth 8-8896] 'int' is an unknown type [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimTSI.v:29]
ERROR: [Synth 8-8896] 'int' is an unknown type [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimTSI.v:30]
INFO: [Synth 8-10285] module 'SimTSI' is ignored due to previous errors [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimTSI.v:71]
INFO: [Synth 8-9084] Verilog file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SimTSI.v' ignored due to errors
INFO: [Synth 8-6157] synthesizing module 'DigitalTop' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/DigitalTop.sv:46]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_i1_o1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/IntXbar_i1_o1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_i1_o1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/IntXbar_i1_o1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_4' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_4' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_sbus_i2_o2_a32d64s6k3z4c' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:436]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor.sv:64]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:458]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_1.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_1.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_sbus_i2_o2_a32d64s6k3z4c' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/SystemBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_pbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_2' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_2' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_pbus_out_i1_o2_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s7k1z3u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s7k1z3u.sv:193]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_2.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_2.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_pbus_out_i1_o2_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_pbus_out_i1_o2_a29d64s7k1z3u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_3.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_3.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x118' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x118.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x118' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x118.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x82' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x82.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x82' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x82.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a29d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_pbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_pbus.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_pbus.sv:338]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_4.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_4.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_pbus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_pbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s7k1z3u_1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u_1.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u_1.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_5.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_5.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s7k1z3u_1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z3u_1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootAddrReg' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootAddrReg.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_6.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_6.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a13d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a13d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a13d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a13d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootAddrReg' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootAddrReg.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_bootaddressreg' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_pbus_to_bootaddressreg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_uart_0' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_UART' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_UART.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_UART.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_7.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_7.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a29d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a29d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a29d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a29d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_UART' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_UART.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_pbus_to_device_named_uart_0' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_pbus_to_device_named_uart_0.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PeripheryBus_pbus.sv:489]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_8.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_8.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_pbus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PeripheryBus_pbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FrontBus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FrontBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_fbus_i2_o1_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:202]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_9.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_9.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:220]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_10.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_10.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_fbus_i2_o1_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_fbus_i2_o1_a32d64s5k3z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s5k3z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s5k3z4u.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_11.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_11.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x120' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x120.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x120' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x120.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a32d64s5k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x83' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x83.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x83' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x83.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a32d64s5k3z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a32d64s5k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s5k3z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_fbus_from_debug_sb' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_fbus_from_debug_sb.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget1' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLWidthWidget1.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLWidthWidget1.sv:194]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_12.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_12.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleD_a32d64s1k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleD_a32d64s1k3z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleD_a32d64s1k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleD_a32d64s1k3z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget1' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLWidthWidget1.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_fbus_from_debug_sb' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_fbus_from_debug_sb.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a32d64s4k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s4k3z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s4k3z4u.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_13.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_13.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a32d64s4k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x119' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x119.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x119' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x119.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a32d64s4k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a32d64s4k3z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a32d64s4k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a32d64s4k3z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a32d64s4k3z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s4k3z4u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_fbus_from_port_named_serial_tl_0_in.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FrontBus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FrontBus.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_cbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/PeripheryBus_cbus.sv:46]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_7' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_7.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_7' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/FixedClockBroadcast_7.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_in_i2_o1_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:190]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_14.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_14.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:212]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_15.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_15.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_in_i2_o1_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_in_i2_o1_a29d64s7k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_cbus_out_i1_o8_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_out_i1_o8_a29d64s7k1z4u.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_out_i1_o8_a29d64s7k1z4u.sv:373]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_16.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_16.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_cbus_out_i1_o8_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_cbus_out_i1_o8_a29d64s7k1z4u.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z4u.sv:56]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_17.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_17.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a29d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a29d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a29d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a29d64s7k1z4u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_cbus' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_cbus.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_cbus.sv:341]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_18.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_18.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_cbus' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLAtomicAutomata_cbus.sv:64]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLError.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLError.sv:134]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_19.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_19.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleA_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleA_a14d64s7k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleA_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleA_a14d64s7k1z4u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLError.sv:64]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a14d64s7k1z4u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a14d64s7k1z4u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_20.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_20.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'ram_2x104' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x104.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x104' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x104.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleD_a14d64s7k1z4u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a14d64s7k1z4u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a14d64s7k1z4u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a14d64s7k1z4u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ErrorDeviceWrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_l2_ctrl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_l2_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a26d64s11k1z2u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a26d64s11k1z2u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a26d64s11k1z2u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_21.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_21.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleA_a26d64s11k1z2u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleA_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleA_a26d64s11k1z2u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleA_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Queue1_TLBundleD_a26d64s11k1z2u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleD_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_TLBundleD_a26d64s11k1z2u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue1_TLBundleD_a26d64s11k1z2u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a26d64s11k1z2u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a26d64s11k1z2u.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_LLCCtrl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_LLCCtrl.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_LLCCtrl.sv:194]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_22.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_22.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a26d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a26d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a26d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a26d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_LLCCtrl' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_LLCCtrl.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_l2_ctrl' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_l2_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_clint' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_CLINT' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_CLINT.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_CLINT.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_23.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_23.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_CLINT' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_CLINT.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_clint' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_clint.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_plic' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_PLIC' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_PLIC.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_PLIC.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_24.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_24.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a28d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a28d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a28d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a28d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_PLIC' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_PLIC.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_plic' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_plic.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_debug' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_debug.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_Debug' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_Debug.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_Debug.sv:186]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_25.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_25.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a12d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a12d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a12d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a12d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_Debug' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_Debug.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_debug' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_debug.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_BootROM' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootROM.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootROM.sv:172]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_26.sv:64]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_26.sv:643]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_26.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Repeater_TLBundleA_a17d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a17d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_TLBundleA_a17d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Repeater_TLBundleA_a17d64s7k1z3u.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_BootROM' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLFragmenter_BootROM.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_bootrom' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_bootrom.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_a21d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a21d64s7k1z3u.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a21d64s7k1z3u.sv:52]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_27.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLMonitor_27.sv:64]
INFO: [Synth 8-6157] synthesizing module 'Queue2_TLBundleA_a21d64s7k1z3u' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a21d64s7k1z3u.sv:59]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ram_2x110' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ram_2x110.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleA_a21d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleA_a21d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_TLBundleD_a21d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/Queue2_TLBundleD_a21d64s7k1z3u.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_a21d64s7k1z3u' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a21d64s7k1z3u.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_cbus_to_prci_ctrl' (0#1) [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLInterconnectCoupler_cbus_to_prci_ctrl.sv:2]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_mbus_i1_o2_a32d64s4k1z3u.sv:207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ProbePicker.sv:83]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/ProbePicker.sv:103]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLToAXI4.sv:406]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a28d64s4k1z3u.sv:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/InclusiveCacheControl.sv:155]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/InclusiveCache.sv:132]
WARNING: [Synth 8-689] width (136) of port connection 'RW0_rdata' does not match port width (160) of module 'cc_dir_ext' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/cc_dir.sv:18]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLBuffer_a32d64s6k3z3c.sv:86]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLCacheCork.sv:300]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BankBinder.sv:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_MasterXbar_BoomTile_i2_o1_a32d64s3k3z4c.sv:226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TLXbar_MasterXbar_BoomTile_i2_o1_a32d64s3k3z4c.sv:266]
ERROR: [Synth 8-439] module 'tag_array_ext' not found [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/tag_array.sv:12]
ERROR: [Synth 8-6156] failed synthesizing module 'tag_array' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/tag_array.sv:2]
ERROR: [Synth 8-6156] failed synthesizing module 'L1MetadataArray' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/L1MetadataArray.sv:46]
ERROR: [Synth 8-6156] failed synthesizing module 'BoomNonBlockingDCache' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomNonBlockingDCache.sv:64]
ERROR: [Synth 8-6156] failed synthesizing module 'BoomTile' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/BoomTile.sv:2]
ERROR: [Synth 8-6156] failed synthesizing module 'TilePRCIDomain' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/TilePRCIDomain.sv:2]
ERROR: [Synth 8-6156] failed synthesizing module 'DigitalTop' [/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedBoomV3Config/gen-collateral/DigitalTop.sv:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3041.867 ; gain = 503.684 ; free physical = 283 ; free virtual = 23745
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
315 Infos, 43 Warnings, 100 Critical Warnings and 14 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 01:48:01 2025...
[Thu Jan  9 01:48:12 2025] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'synth_1'
wait_on_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1433.742 ; gain = 0.000 ; free physical = 2701 ; free virtual = 26173
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    (file "../../tools/RocketChip/run_RocketChip_synthesis.tcl" line 51)
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 01:48:12 2025...
