Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/gtech.db'
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt1p05vn40c'
  Loading link library 'saed32sram_tt1p05vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/processor.vhd:117: The initial value for signal 'addr_pc' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/processor.vhd:118: The initial value for signal 'addr_instruction' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'processor'.
Information: Building the design 'pc'. (HDL-193)
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/pc.vhd:17: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine pc line 17 in file
		'/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/pc.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_temp_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rom' instantiated from design 'processor' with
	the parameters "SIZE=512". (HDL-193)
Error:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/rom.vhd:19: Access types are not supported for synthesis. (ELAB-926)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'adder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux2to1' instantiated from design 'processor' with
	the parameters "S=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sign_extender' instantiated from design 'processor' with
	the parameters "SIZE=5". (HDL-193)
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/sign_extender.vhd:17: The initial value for signal 'ex_0' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/sign_extender.vhd:18: The initial value for signal 'ex_1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/sign_extender.vhd:21: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 21 in file
	'/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/sign_extender.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'controller'. (HDL-193)

Statistics for case statements in always block at line 31 in file
	'/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/controller.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            48            |    auto/auto     |
|            56            |    auto/auto     |
|           103            |    auto/auto     |
|           114            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'mux2to1' instantiated from design 'processor' with
	the parameters "S=5". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'regfile' instantiated from design 'processor' with
	the parameters "SIZE=32". (HDL-193)
Error:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/regfile.vhd:29: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/regfile.vhd:29: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/regfile.vhd:29: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'sign_extender' instantiated from design 'processor' with
	the parameters "SIZE=16". (HDL-193)
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/sign_extender.vhd:17: The initial value for signal 'ex_0' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/sign_extender.vhd:18: The initial value for signal 'ex_1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/sign_extender.vhd:21: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 21 in file
	'/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/sign_extender.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'alu'. (HDL-193)
Error:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/alu.vhd:28: Constant value required. (ELAB-922)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'ram' instantiated from design 'processor' with
	the parameters "SIZE=512". (HDL-193)
Error:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/ram.vhd:32: Constant value required. (ELAB-922)
*** Presto compilation terminated with 1 errors. ***
Warning: Design 'processor' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
