`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   19:14:50 05/01/2018
// Design Name:   Oscillator
// Module Name:   /tmp/tmp.TbiQs2mH3q/RSLatch/Oscillator_test.v
// Project Name:  RSLatch
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: Oscillator
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module Oscillator_test;

	// Inputs
	reg E;

	// Outputs
	wire F;

	// Instantiate the Unit Under Test (UUT)
	Oscillator uut (
		.E(E), 
		.F(F)
	);

	initial begin
		// Initialize Inputs
		E = 0;

		// Wait 100 ns for global reset to finish
		#100;
        
		// Add stimulus here
		
		E = 1;

	end
      
endmodule


