library ieee;
USE ieee.std_logic.ALL;

ENTITY MSCon IS 
	PORT(i_MSreg, i_SSreg: IN STD_lOGIC_VECTOR (2 TO 0);
	i_SSCS: IN STD_lOGIC;
	i_GClock, i_GReset: IN STD_lOGIC;
	o_MSreg: OUT STD_lOGIC_VECTOR (2 to 0);
	
END MSCon;

ARCHITECTURE RTL OF MSCon IS 
BEGIN 

	o_MSreg(2) <= ((not i_MSreg(1))and (not i_SSreg(1)) and (not i_SSreg(2)) and (not i_SSCS) );
	


END RTL;