{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669832484346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669832484347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 23:51:24 2022 " "Processing started: Wed Nov 30 23:51:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669832484347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832484347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832484347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669832484779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669832484779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arc " "Found design unit 1: CPU-arc" {  } { { "CPU.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499568 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-desc " "Found design unit 1: ALU-desc" {  } { { "ALU.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499573 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-desc " "Found design unit 1: controller-desc" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499573 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 4 2 " "Found 4 design units, including 2 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp-desc " "Found design unit 1: temp-desc" {  } { { "Datapath.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Datapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499573 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Datapath-desc " "Found design unit 2: Datapath-desc" {  } { { "Datapath.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Datapath.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499573 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "Datapath.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499573 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath " "Found entity 2: Datapath" {  } { { "Datapath.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Datapath.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-desc " "Found design unit 1: demux-desc" {  } { { "Demux.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Demux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499578 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "Demux.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Demux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "devices.vhd 8 4 " "Found 8 design units, including 4 entities, in source file devices.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-behaviour " "Found design unit 1: mux_2x1-behaviour" {  } { { "Devices.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499578 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_4x1-desc " "Found design unit 2: mux_4x1-desc" {  } { { "Devices.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499578 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 demux_1x2-desc " "Found design unit 3: demux_1x2-desc" {  } { { "Devices.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499578 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 demux_1x4-desc " "Found design unit 4: demux_1x4-desc" {  } { { "Devices.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499578 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "Devices.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499578 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4x1 " "Found entity 2: mux_4x1" {  } { { "Devices.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499578 ""} { "Info" "ISGN_ENTITY_NAME" "3 demux_1x2 " "Found entity 3: demux_1x2" {  } { { "Devices.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499578 ""} { "Info" "ISGN_ENTITY_NAME" "4 demux_1x4 " "Found entity 4: demux_1x4" {  } { { "Devices.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Devices.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-desc " "Found design unit 1: mem-desc" {  } { { "memory.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499580 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "memory.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499580 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1669832499584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-desc " "Found design unit 1: mux-desc" {  } { { "mux.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499584 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfiles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-desc " "Found design unit 1: rf-desc" {  } { { "RegFiles.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/RegFiles.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499585 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "RegFiles.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/RegFiles.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-desc " "Found design unit 1: reg-desc" {  } { { "Register.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Register.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499587 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Register.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se7-desc " "Found design unit 1: se7-desc" {  } { { "Se7.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Se7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499587 ""} { "Info" "ISGN_ENTITY_NAME" "1 se7 " "Found entity 1: se7" {  } { { "Se7.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Se7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se10-desc " "Found design unit 1: se10-desc" {  } { { "Se10.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Se10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499589 ""} { "Info" "ISGN_ENTITY_NAME" "1 se10 " "Found entity 1: se10" {  } { { "Se10.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Se10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShift1-desc " "Found design unit 1: LeftShift1-desc" {  } { { "Shift1.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Shift1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499590 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShift1 " "Found entity 1: LeftShift1" {  } { { "Shift1.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Shift1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShift7-desc " "Found design unit 1: LeftShift7-desc" {  } { { "Shift7.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Shift7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499590 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShift7 " "Found entity 1: LeftShift7" {  } { { "Shift7.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Shift7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-desc " "Found design unit 1: Add16-desc" {  } { { "Add16.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Add16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "Add16.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Add16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg-anda " "Found design unit 1: andg-anda" {  } { { "andgate.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/andgate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg " "Found entity 1: andg" {  } { { "andgate.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/andgate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-OnebitFullAdd_arc " "Found design unit 1: Full_Adder-OnebitFullAdd_arc" {  } { { "FullAdder.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/FullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "FullAdder.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/FullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-halfadder_arc " "Found design unit 1: halfadder-halfadder_arc" {  } { { "halfadder.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/halfadder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/halfadder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org-ora " "Found design unit 1: org-ora" {  } { { "Orgate.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Orgate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""} { "Info" "ISGN_ENTITY_NAME" "1 org " "Found entity 1: org" {  } { { "Orgate.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Orgate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xorgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg-xora " "Found design unit 1: xorg-xora" {  } { { "XorGate.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/XorGate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg " "Found entity 1: xorg" {  } { { "XorGate.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/XorGate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notg-nota " "Found design unit 1: notg-nota" {  } { { "Notgate.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Notgate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499596 ""} { "Info" "ISGN_ENTITY_NAME" "1 notg " "Found entity 1: notg" {  } { { "Notgate.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/Notgate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669832499596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669832499639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t3_out_risc CPU.vhd(57) " "Verilog HDL or VHDL warning at CPU.vhd(57): object \"t3_out_risc\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669832499639 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_out CPU.vhd(57) " "Verilog HDL or VHDL warning at CPU.vhd(57): object \"pc_out\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669832499639 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_t2 CPU.vhd(57) " "Verilog HDL or VHDL warning at CPU.vhd(57): object \"pre_t2\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669832499639 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2_val CPU.vhd(57) " "Verilog HDL or VHDL warning at CPU.vhd(57): object \"t2_val\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669832499639 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_out CPU.vhd(61) " "Verilog HDL or VHDL warning at CPU.vhd(61): object \"state_out\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669832499639 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:my_controller " "Elaborating entity \"controller\" for hierarchy \"controller:my_controller\"" {  } { { "CPU.vhd" "my_controller" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(69) " "VHDL Process Statement warning at controller.vhd(69): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_flag_actual controller.vhd(73) " "VHDL Process Statement warning at controller.vhd(73): signal \"carry_flag_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(79) " "VHDL Process Statement warning at controller.vhd(79): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_flag_actual controller.vhd(80) " "VHDL Process Statement warning at controller.vhd(80): signal \"zero_flag_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(86) " "VHDL Process Statement warning at controller.vhd(86): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(89) " "VHDL Process Statement warning at controller.vhd(89): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(92) " "VHDL Process Statement warning at controller.vhd(92): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(97) " "VHDL Process Statement warning at controller.vhd(97): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(100) " "VHDL Process Statement warning at controller.vhd(100): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE controller.vhd(100) " "VHDL warning at controller.vhd(100): comparison between unequal length operands always returns FALSE" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 100 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(117) " "VHDL Process Statement warning at controller.vhd(117): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(134) " "VHDL Process Statement warning at controller.vhd(134): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_c controller.vhd(137) " "VHDL Process Statement warning at controller.vhd(137): signal \"flag_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(138) " "VHDL Process Statement warning at controller.vhd(138): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(140) " "VHDL Process Statement warning at controller.vhd(140): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(143) " "VHDL Process Statement warning at controller.vhd(143): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(145) " "VHDL Process Statement warning at controller.vhd(145): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_c controller.vhd(152) " "VHDL Process Statement warning at controller.vhd(152): signal \"flag_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(153) " "VHDL Process Statement warning at controller.vhd(153): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(157) " "VHDL Process Statement warning at controller.vhd(157): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_t3 controller.vhd(158) " "VHDL Process Statement warning at controller.vhd(158): signal \"pre_t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(164) " "VHDL Process Statement warning at controller.vhd(164): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(205) " "VHDL Process Statement warning at controller.vhd(205): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_c controller.vhd(208) " "VHDL Process Statement warning at controller.vhd(208): signal \"flag_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(209) " "VHDL Process Statement warning at controller.vhd(209): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(211) " "VHDL Process Statement warning at controller.vhd(211): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z controller.vhd(214) " "VHDL Process Statement warning at controller.vhd(214): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 "|CPU|controller:my_controller"}
{ "Error" "EVRFX_VHDL_TARGET_SLICE_IS_A_ELEMENTS_VALUE_IS_B_ELEMENTS" "2 3 controller.vhd(255) " "VHDL error at controller.vhd(255): slice that is assigned to target slice has 3 elements, but must have same number of elements as target slice (2)" {  } { { "controller.vhd" "" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/controller.vhd" 255 0 0 } }  } 0 10504 "VHDL error at %3!s!: slice that is assigned to target slice has %2!d! elements, but must have same number of elements as target slice (%1!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669832499641 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controller:my_controller " "Can't elaborate user hierarchy \"controller:my_controller\"" {  } { { "CPU.vhd" "my_controller" { Text "D:/Downloads/project ee 224/project ee 224/EE 224 CPU/CPU.vhd" 64 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669832499654 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669832499918 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 30 23:51:39 2022 " "Processing ended: Wed Nov 30 23:51:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669832499918 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669832499918 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669832499918 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669832499918 ""}
