#  Day 1 - Introduction to Verilog RTL design and Synthesis
Topics:
- Introduction to open-source simulator iverilog
- Labs using iverilog and gtkwave
- Introduction to Yosys and Logic synthesis
- Labs using Yosys and Sky130 PDKs