{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606228031948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606228031960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 15:27:11 2020 " "Processing started: Tue Nov 24 15:27:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606228031960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228031960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228031960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606228033436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606228033436 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DE10_LITE_Qsys.qsys " "Elaborating Platform Designer system entity \"DE10_LITE_Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228046472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:32 Progress: Loading SDRAM_Nios_Test/DE10_LITE_Qsys.qsys " "2020.11.24.15:27:32 Progress: Loading SDRAM_Nios_Test/DE10_LITE_Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228052415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:33 Progress: Reading input file " "2020.11.24.15:27:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228053835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:34 Progress: Adding altpll_0 \[altpll 18.1\] " "2020.11.24.15:27:34 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228054045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Parameterizing module altpll_0 " "2020.11.24.15:27:36 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Adding clk_50 \[clock_source 18.1\] " "2020.11.24.15:27:36 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Parameterizing module clk_50 " "2020.11.24.15:27:36 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Adding gpio_data_in \[altera_avalon_pio 18.1\] " "2020.11.24.15:27:36 Progress: Adding gpio_data_in \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Parameterizing module gpio_data_in " "2020.11.24.15:27:36 Progress: Parameterizing module gpio_data_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2020.11.24.15:27:36 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Parameterizing module jtag_uart " "2020.11.24.15:27:36 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Adding key \[altera_avalon_pio 18.1\] " "2020.11.24.15:27:36 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Parameterizing module key " "2020.11.24.15:27:36 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.11.24.15:27:36 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Parameterizing module nios2_gen2_0 " "2020.11.24.15:27:36 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\] " "2020.11.24.15:27:36 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Parameterizing module onchip_memory2 " "2020.11.24.15:27:36 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2020.11.24.15:27:36 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Parameterizing module sdram " "2020.11.24.15:27:36 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2020.11.24.15:27:36 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Parameterizing module sysid_qsys " "2020.11.24.15:27:36 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2020.11.24.15:27:36 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Parameterizing module timer " "2020.11.24.15:27:36 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Building connections " "2020.11.24.15:27:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Parameterizing connections " "2020.11.24.15:27:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:36 Progress: Validating " "2020.11.24.15:27:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228056869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.24.15:27:38 Progress: Done reading input file " "2020.11.24.15:27:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228058633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.gpio_data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE10_LITE_Qsys.gpio_data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228061119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "DE10_LITE_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228061119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE10_LITE_Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228061119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "DE10_LITE_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228061120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "DE10_LITE_Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228061120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "DE10_LITE_Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228061120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys: Generating DE10_LITE_Qsys \"DE10_LITE_Qsys\" for QUARTUS_SYNTH " "DE10_LITE_Qsys: Generating DE10_LITE_Qsys \"DE10_LITE_Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228062608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228067695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228067715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"DE10_LITE_Qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"DE10_LITE_Qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228076757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_data_in: Starting RTL generation for module 'DE10_LITE_Qsys_gpio_data_in' " "Gpio_data_in: Starting RTL generation for module 'DE10_LITE_Qsys_gpio_data_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228076772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_data_in:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_gpio_data_in --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0004_gpio_data_in_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0004_gpio_data_in_gen//DE10_LITE_Qsys_gpio_data_in_component_configuration.pl  --do_build_sim=0  \] " "Gpio_data_in:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_gpio_data_in --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0004_gpio_data_in_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0004_gpio_data_in_gen//DE10_LITE_Qsys_gpio_data_in_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228076773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_data_in: Done RTL generation for module 'DE10_LITE_Qsys_gpio_data_in' " "Gpio_data_in: Done RTL generation for module 'DE10_LITE_Qsys_gpio_data_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228077336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_data_in: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"gpio_data_in\" " "Gpio_data_in: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"gpio_data_in\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228077344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'DE10_LITE_Qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'DE10_LITE_Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228077356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_LITE_Qsys_jtag_uart --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0005_jtag_uart_gen//DE10_LITE_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_LITE_Qsys_jtag_uart --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0005_jtag_uart_gen//DE10_LITE_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228077357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'DE10_LITE_Qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'DE10_LITE_Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228077992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"DE10_LITE_Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"DE10_LITE_Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228078001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'DE10_LITE_Qsys_key' " "Key: Starting RTL generation for module 'DE10_LITE_Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228078015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_key --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0006_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0006_key_gen//DE10_LITE_Qsys_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_key --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0006_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0006_key_gen//DE10_LITE_Qsys_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228078015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'DE10_LITE_Qsys_key' " "Key: Done RTL generation for module 'DE10_LITE_Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228078577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"key\" " "Key: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228078585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"DE10_LITE_Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"DE10_LITE_Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228080168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'DE10_LITE_Qsys_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'DE10_LITE_Qsys_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228080208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_LITE_Qsys_onchip_memory2 --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0007_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0007_onchip_memory2_gen//DE10_LITE_Qsys_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_LITE_Qsys_onchip_memory2 --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0007_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0007_onchip_memory2_gen//DE10_LITE_Qsys_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228080208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'DE10_LITE_Qsys_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'DE10_LITE_Qsys_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228080705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"DE10_LITE_Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"DE10_LITE_Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228080711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'DE10_LITE_Qsys_sdram' " "Sdram: Starting RTL generation for module 'DE10_LITE_Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228080724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_LITE_Qsys_sdram --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0008_sdram_gen//DE10_LITE_Qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_LITE_Qsys_sdram --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0008_sdram_gen//DE10_LITE_Qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228080724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'DE10_LITE_Qsys_sdram' " "Sdram: Done RTL generation for module 'DE10_LITE_Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228081568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"DE10_LITE_Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"DE10_LITE_Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228081575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"DE10_LITE_Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"DE10_LITE_Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228081587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'DE10_LITE_Qsys_timer' " "Timer: Starting RTL generation for module 'DE10_LITE_Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228081601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_LITE_Qsys_timer --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0010_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0010_timer_gen//DE10_LITE_Qsys_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_LITE_Qsys_timer --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0010_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0010_timer_gen//DE10_LITE_Qsys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228081601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'DE10_LITE_Qsys_timer' " "Timer: Done RTL generation for module 'DE10_LITE_Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228082153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"DE10_LITE_Qsys\" instantiated altera_avalon_timer \"timer\" " "Timer: \"DE10_LITE_Qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228082162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228093528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228094517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228095370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228096221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228097038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228097891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228098770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228099643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228100501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"DE10_LITE_Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"DE10_LITE_Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228108465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"DE10_LITE_Qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"DE10_LITE_Qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228108473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"DE10_LITE_Qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"DE10_LITE_Qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228108481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228108507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_LITE_Qsys_nios2_gen2_0_cpu --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0013_cpu_gen//DE10_LITE_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_LITE_Qsys_nios2_gen2_0_cpu --dir=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/amudzo/AppData/Local/Temp/alt8590_5230340957554919075.dir/0013_cpu_gen//DE10_LITE_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228108507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:29 (*) Starting Nios II generation " "Cpu: # 2020.11.24 15:28:29 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:29 (*)   Checking for plaintext license. " "Cpu: # 2020.11.24 15:28:29 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.11.24 15:28:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.11.24 15:28:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:31 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.11.24 15:28:31 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:31 (*)   Plaintext license not found. " "Cpu: # 2020.11.24 15:28:31 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:31 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.11.24 15:28:31 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.11.24 15:28:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.11.24 15:28:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:33 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.11.24 15:28:33 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2020.11.24 15:28:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:33 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.11.24 15:28:33 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:33 (*)   Creating all objects for CPU " "Cpu: # 2020.11.24 15:28:33 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:33 (*)     Testbench " "Cpu: # 2020.11.24 15:28:33 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:33 (*)     Instruction decoding " "Cpu: # 2020.11.24 15:28:33 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:33 (*)       Instruction fields " "Cpu: # 2020.11.24 15:28:33 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:33 (*)       Instruction decodes " "Cpu: # 2020.11.24 15:28:33 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:34 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.11.24 15:28:34 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:34 (*)       Instruction controls " "Cpu: # 2020.11.24 15:28:34 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:34 (*)     Pipeline frontend " "Cpu: # 2020.11.24 15:28:34 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:34 (*)     Pipeline backend " "Cpu: # 2020.11.24 15:28:34 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:37 (*)   Generating RTL from CPU objects " "Cpu: # 2020.11.24 15:28:37 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:39 (*)   Creating encrypted RTL " "Cpu: # 2020.11.24 15:28:39 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.11.24 15:28:40 (*) Done Nios II generation " "Cpu: # 2020.11.24 15:28:40 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/src/VHDL/SDRAM_Nios_Test/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228120991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228122427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\" " "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228123840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228123850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228123859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys: Done \"DE10_LITE_Qsys\" with 41 modules, 72 files " "DE10_LITE_Qsys: Done \"DE10_LITE_Qsys\" with 41 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228123860 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DE10_LITE_Qsys.qsys " "Finished elaborating Platform Designer system entity \"DE10_LITE_Qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228125100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/de10_lite_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/de10_lite_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys " "Found entity 1: DE10_LITE_Qsys" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_altpll_0_dffpipe_l2c " "Found entity 1: DE10_LITE_Qsys_altpll_0_dffpipe_l2c" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125349 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_altpll_0_stdsync_sv6 " "Found entity 2: DE10_LITE_Qsys_altpll_0_stdsync_sv6" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125349 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_LITE_Qsys_altpll_0_altpll_3h92 " "Found entity 3: DE10_LITE_Qsys_altpll_0_altpll_3h92" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125349 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_LITE_Qsys_altpll_0 " "Found entity 4: DE10_LITE_Qsys_altpll_0" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_gpio_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_gpio_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_gpio_data_in " "Found entity 1: DE10_LITE_Qsys_gpio_data_in" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_gpio_data_in.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_gpio_data_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_irq_mapper " "Found entity 1: DE10_LITE_Qsys_irq_mapper" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: DE10_LITE_Qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125364 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_jtag_uart_scfifo_w " "Found entity 2: DE10_LITE_Qsys_jtag_uart_scfifo_w" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125364 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_LITE_Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: DE10_LITE_Qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125364 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_LITE_Qsys_jtag_uart_scfifo_r " "Found entity 4: DE10_LITE_Qsys_jtag_uart_scfifo_r" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125364 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_LITE_Qsys_jtag_uart " "Found entity 5: DE10_LITE_Qsys_jtag_uart" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_key " "Found entity 1: DE10_LITE_Qsys_key" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_key.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10_lite_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de10_lite_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228125418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10_lite_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de10_lite_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228125418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125419 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10_lite_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de10_lite_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228125422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10_lite_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de10_lite_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228125423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125424 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_001 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_001" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10_lite_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de10_lite_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228125427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10_lite_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de10_lite_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228125427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125428 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_002 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_002" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10_lite_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at de10_lite_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228125432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10_lite_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at de10_lite_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228125432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125434 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_004 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_004" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de10_lite_qsys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at de10_lite_qsys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228125437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de10_lite_qsys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at de10_lite_qsys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228125437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125438 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_008 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_008" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0 " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228125464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228125464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module " "Found entity 3: DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE10_LITE_Qsys_nios2_gen2_0_cpu " "Found entity 27: DE10_LITE_Qsys_nios2_gen2_0_cpu" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_onchip_memory2 " "Found entity 1: DE10_LITE_Qsys_onchip_memory2" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_sdram_input_efifo_module " "Found entity 1: DE10_LITE_Qsys_sdram_input_efifo_module" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126456 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_sdram " "Found entity 2: DE10_LITE_Qsys_sdram" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de10_lite_qsys_sdram_test_component.v(236) " "Verilog HDL warning at de10_lite_qsys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606228126461 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de10_lite_qsys_sdram_test_component.v(237) " "Verilog HDL warning at de10_lite_qsys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606228126462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_sdram_test_component_ram_module " "Found entity 1: DE10_LITE_Qsys_sdram_test_component_ram_module" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126463 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_sdram_test_component " "Found entity 2: DE10_LITE_Qsys_sdram_test_component" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_sysid_qsys " "Found entity 1: DE10_LITE_Qsys_sysid_qsys" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_timer " "Found entity 1: DE10_LITE_Qsys_timer" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/de10_lite_qsys/submodules/altera_default_burst_converter.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/de10_lite_qsys/submodules/altera_incr_burst_converter.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126518 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126533 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126533 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126533 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126533 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228126540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126569 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/de10_lite_qsys/submodules/altera_reset_controller.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606228126612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228126613 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10_lite_qsys_sdram.v(318) " "Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1606228126649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10_lite_qsys_sdram.v(328) " "Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1606228126649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10_lite_qsys_sdram.v(338) " "Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1606228126650 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de10_lite_qsys_sdram.v(682) " "Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1606228126651 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_sdram_nios_test.v 1 1 " "Using design file de10_lite_sdram_nios_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_SDRAM_Nios_Test " "Found entity 1: DE10_LITE_SDRAM_Nios_Test" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228126950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606228126950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_SDRAM_Nios_Test " "Elaborating entity \"DE10_LITE_SDRAM_Nios_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606228126958 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de10_lite_sdram_nios_test.v(49) " "Output port \"LEDR\" at de10_lite_sdram_nios_test.v(49) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126959 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de10_lite_sdram_nios_test.v(52) " "Output port \"HEX0\" at de10_lite_sdram_nios_test.v(52) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126959 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de10_lite_sdram_nios_test.v(53) " "Output port \"HEX1\" at de10_lite_sdram_nios_test.v(53) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de10_lite_sdram_nios_test.v(54) " "Output port \"HEX2\" at de10_lite_sdram_nios_test.v(54) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de10_lite_sdram_nios_test.v(55) " "Output port \"HEX3\" at de10_lite_sdram_nios_test.v(55) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de10_lite_sdram_nios_test.v(56) " "Output port \"HEX4\" at de10_lite_sdram_nios_test.v(56) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de10_lite_sdram_nios_test.v(57) " "Output port \"HEX5\" at de10_lite_sdram_nios_test.v(57) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de10_lite_sdram_nios_test.v(75) " "Output port \"VGA_R\" at de10_lite_sdram_nios_test.v(75) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de10_lite_sdram_nios_test.v(76) " "Output port \"VGA_G\" at de10_lite_sdram_nios_test.v(76) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de10_lite_sdram_nios_test.v(77) " "Output port \"VGA_B\" at de10_lite_sdram_nios_test.v(77) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de10_lite_sdram_nios_test.v(73) " "Output port \"VGA_HS\" at de10_lite_sdram_nios_test.v(73) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de10_lite_sdram_nios_test.v(74) " "Output port \"VGA_VS\" at de10_lite_sdram_nios_test.v(74) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLK_I2C_SCL de10_lite_sdram_nios_test.v(80) " "Output port \"CLK_I2C_SCL\" at de10_lite_sdram_nios_test.v(80) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK de10_lite_sdram_nios_test.v(84) " "Output port \"GSENSOR_SCLK\" at de10_lite_sdram_nios_test.v(84) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N de10_lite_sdram_nios_test.v(88) " "Output port \"GSENSOR_CS_N\" at de10_lite_sdram_nios_test.v(88) has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606228126960 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys DE10_LITE_Qsys:u0 " "Elaborating entity \"DE10_LITE_Qsys\" for hierarchy \"DE10_LITE_Qsys:u0\"" {  } { { "de10_lite_sdram_nios_test.v" "u0" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228126975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "altpll_0" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0_stdsync_sv6 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0_stdsync_sv6\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" "stdsync2" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0_dffpipe_l2c DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2\|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0_dffpipe_l2c\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2\|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" "dffpipe3" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0_altpll_3h92 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0_altpll_3h92\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" "sd1" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_gpio_data_in DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_gpio_data_in:gpio_data_in " "Elaborating entity \"DE10_LITE_Qsys_gpio_data_in\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_gpio_data_in:gpio_data_in\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "gpio_data_in" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_jtag_uart DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart " "Elaborating entity \"DE10_LITE_Qsys_jtag_uart\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "jtag_uart" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_jtag_uart_scfifo_w DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w " "Elaborating entity \"DE10_LITE_Qsys_jtag_uart_scfifo_w\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "the_DE10_LITE_Qsys_jtag_uart_scfifo_w" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "wfifo" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228127454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228127454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228127454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228127454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228127454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228127454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228127454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228127454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228127454 ""}  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606228127454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228127526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228127526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228127569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228127569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228127608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228127608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228127693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228127693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228127781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228127781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228127872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228127872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_jtag_uart_scfifo_r DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r " "Elaborating entity \"DE10_LITE_Qsys_jtag_uart_scfifo_r\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "the_DE10_LITE_Qsys_jtag_uart_scfifo_r" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228127901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228128328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228128378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228128378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228128378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228128378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228128378 ""}  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606228128378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228129178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228129379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_key DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_key:key " "Elaborating entity \"DE10_LITE_Qsys_key\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_key:key\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "key" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228129442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "nios2_gen2_0" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228129459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0.v" "cpu" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228129515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228130405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228130405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkc1 " "Found entity 1: altsyncram_vkc1" {  } { { "db/altsyncram_vkc1.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_vkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228130626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228130626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated " "Elaborating entity \"altsyncram_vkc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_bht" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228130824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228130824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228130923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228131024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228131024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228131330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228131330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228131966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228132046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228132122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228132160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228132194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228132274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228132823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228132986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228133020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228133084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228133121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228133198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228133279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228136293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228136343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptb1 " "Found entity 1: altsyncram_ptb1" {  } { { "db/altsyncram_ptb1.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_ptb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228136440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228136440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptb1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ptb1:auto_generated " "Elaborating entity \"altsyncram_ptb1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ptb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228136442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228136509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228136543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228136647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228136647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228136649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228136724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228136756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228136856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228136856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228136858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228136927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228137926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228138155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228138155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_onchip_memory2 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE10_LITE_Qsys_onchip_memory2\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "onchip_memory2" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v" "the_altsyncram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228138571 ""}  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606228138571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1oc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1oc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1oc1 " "Found entity 1: altsyncram_1oc1" {  } { { "db/altsyncram_1oc1.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_1oc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228138671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228138671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1oc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated " "Elaborating entity \"altsyncram_1oc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228138792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228138792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_1oc1.tdf" "decode3" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_1oc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228138873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228138873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_1oc1.tdf" "mux2" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/altsyncram_1oc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_sdram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram " "Elaborating entity \"DE10_LITE_Qsys_sdram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "sdram" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_sdram_input_efifo_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module " "Elaborating entity \"DE10_LITE_Qsys_sdram_input_efifo_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" "the_DE10_LITE_Qsys_sdram_input_efifo_module" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228138999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_sysid_qsys DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sysid_qsys:sysid_qsys " "Elaborating entity \"DE10_LITE_Qsys_sysid_qsys\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "sysid_qsys" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_timer DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_timer:timer " "Elaborating entity \"DE10_LITE_Qsys_timer\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_timer:timer\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "timer" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "mm_interconnect_0" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "key_s1_translator" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 2131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 2506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228139963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 2547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "router" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 2813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router\|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router\|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "router_001" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 2829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001\|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001\|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_002 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_002\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "router_002" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002\|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002\|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_004 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_004\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "router_004" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_004\|DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_004:router_004\|DE10_LITE_Qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_008 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_008\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "router_008" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008\|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008\|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_demux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "cmd_demux" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_mux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "cmd_mux" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "rsp_demux" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_mux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "rsp_mux" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606228140676 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606228140677 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606228140677 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "crosser" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 3858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228140995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v" 4032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228141017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228141030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_irq_mapper DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_irq_mapper:irq_mapper " "Elaborating entity \"DE10_LITE_Qsys_irq_mapper\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "irq_mapper" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228141047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "rst_controller" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228141057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/de10_lite_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228141071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/de10_lite_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228141083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/de10_lite_qsys/de10_lite_qsys.v" "rst_controller_001" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/de10_lite_qsys.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228141094 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1606228144822 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606228145960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.24.15:29:11 Progress: Loading sldddbdda0a/alt_sld_fab_wrapper_hw.tcl " "2020.11.24.15:29:11 Progress: Loading sldddbdda0a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228151499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228155559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228155770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228161213 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228161427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228161645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228161881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228161891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228161892 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606228162598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldddbdda0a/alt_sld_fab.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228162909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228162909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228163035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228163035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228163040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228163040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228163143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228163143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228163252 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228163252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228163252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228163339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228163339 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606228168711 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606228168711 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228171973 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228171973 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228171973 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606228171973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228172138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172138 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606228172138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228172218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228172218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228172293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606228172294 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606228172294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606228172379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228172379 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1606228174005 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1606228174005 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1606228174076 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1606228174076 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1606228174076 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1606228174077 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1606228174077 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606228174097 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLK_I2C_SDA " "bidirectional pin \"CLK_I2C_SDA\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606228174288 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1606228174288 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" 442 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 352 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v" 398 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 7658 -1 0 } } { "db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 5910 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 7667 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v" 167 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v" 176 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_nios2_gen2_0_cpu.v" 5829 -1 0 } } { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" 272 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1606228174326 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1606228174327 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_I2C_SCL GND " "Pin \"CLK_I2C_SCL\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|CLK_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|GSENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606228176819 "|DE10_LITE_SDRAM_Nios_Test|GSENSOR_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606228176819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228177308 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "326 " "326 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606228182286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228182708 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1606228183263 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1606228183263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228183528 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/src/VHDL/SDRAM_Nios_Test/output_files/DE10_LITE_SDRAM_Nios_Test.map.smsg " "Generated suppressed messages file D:/src/VHDL/SDRAM_Nios_Test/output_files/DE10_LITE_SDRAM_Nios_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228184709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606228187127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606228187127 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606228187865 "|DE10_LITE_SDRAM_Nios_Test|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606228187865 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5963 " "Implemented 5963 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606228187867 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606228187867 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1606228187867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5413 " "Implemented 5413 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606228187867 ""} { "Info" "ICUT_CUT_TM_RAMS" "379 " "Implemented 379 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606228187867 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1606228187867 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1606228187867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606228187867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606228187989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 15:29:47 2020 " "Processing ended: Tue Nov 24 15:29:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606228187989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:36 " "Elapsed time: 00:02:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606228187989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:16 " "Total CPU time (on all processors): 00:03:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606228187989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606228187989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606228190312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606228190325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 15:29:49 2020 " "Processing started: Tue Nov 24 15:29:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606228190325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606228190325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606228190325 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606228190761 ""}
{ "Info" "0" "" "Project  = DE10_LITE_SDRAM_Nios_Test" {  } {  } 0 0 "Project  = DE10_LITE_SDRAM_Nios_Test" 0 0 "Fitter" 0 0 1606228190762 ""}
{ "Info" "0" "" "Revision = DE10_LITE_SDRAM_Nios_Test" {  } {  } 0 0 "Revision = DE10_LITE_SDRAM_Nios_Test" 0 0 "Fitter" 0 0 1606228190763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606228192768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606228192770 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_SDRAM_Nios_Test 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE_SDRAM_Nios_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606228192848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606228192912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606228192912 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 5498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1606228193002 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 5499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1606228193002 ""}  } { { "db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 5498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1606228193002 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606228193365 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606228193391 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606228194083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606228194083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606228194083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606228194083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606228194083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606228194083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606228194083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606228194083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606228194083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606228194083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606228194083 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606228194083 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 17432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606228194123 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 17434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606228194123 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 17436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606228194123 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 17438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606228194123 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606228194123 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606228194125 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606228194125 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606228194125 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606228194125 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606228194137 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606228194776 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "GPIO_DATA_IN\[7\] 3 2.5 V 3.3V " "Pin GPIO_DATA_IN\[7\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195365 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195365 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195365 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195365 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195365 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195365 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195365 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195365 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195365 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195365 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_DATA_IN[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_DATA_IN\[7\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1606228195365 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "GPIO_DATA_IN\[6\] 3 2.5 V 3.3V " "Pin GPIO_DATA_IN\[6\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195366 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195366 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195366 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195366 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195366 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195366 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195366 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195366 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195366 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195366 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_DATA_IN[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_DATA_IN\[6\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1606228195366 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "GPIO_DATA_IN\[5\] 3 2.5 V 3.3V " "Pin GPIO_DATA_IN\[5\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195367 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195367 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195367 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195367 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195367 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195367 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195367 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195367 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195367 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195367 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_DATA_IN[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_DATA_IN\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1606228195367 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "GPIO_DATA_IN\[4\] 3 2.5 V 3.3V " "Pin GPIO_DATA_IN\[4\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195368 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195368 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195368 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195368 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195368 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195368 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195368 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195368 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195368 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195368 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_DATA_IN[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_DATA_IN\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1606228195368 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "GPIO_DATA_IN\[3\] 3 2.5 V 3.3V " "Pin GPIO_DATA_IN\[3\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195369 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195369 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195369 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195369 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195369 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195369 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195369 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195369 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195369 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195369 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_DATA_IN[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_DATA_IN\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1606228195369 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "GPIO_DATA_IN\[2\] 3 2.5 V 3.3V " "Pin GPIO_DATA_IN\[2\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195370 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195370 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195370 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195370 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195370 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195370 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195370 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195370 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195370 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195370 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_DATA_IN[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_DATA_IN\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1606228195370 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "GPIO_DATA_IN\[1\] 3 2.5 V 3.3V " "Pin GPIO_DATA_IN\[1\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195371 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195371 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195371 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195371 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195371 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195371 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195371 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195371 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195371 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195371 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_DATA_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_DATA_IN\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1606228195371 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "GPIO_DATA_IN\[0\] 3 2.5 V 3.3V " "Pin GPIO_DATA_IN\[0\] is incompatible with I/O bank 3.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195372 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195372 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195372 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195372 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[0\] 3 3.3V " "Pin ARDUINO_IO\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195372 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[1\] 3 3.3V " "Pin ARDUINO_IO\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195372 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[2\] 3 3.3V " "Pin ARDUINO_IO\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195372 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[3\] 3 3.3V " "Pin ARDUINO_IO\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195372 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[4\] 3 3.3V " "Pin ARDUINO_IO\[4\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195372 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "ARDUINO_IO\[5\] 3 3.3V " "Pin ARDUINO_IO\[5\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1606228195372 ""}  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_DATA_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_DATA_IN\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1606228195372 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606228195375 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606228200362 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1606228200439 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "53 MAX 10 " "53 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_I2C_SDA 3.3-V LVTTL P3 " "Pin CLK_I2C_SDA uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK_I2C_SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1606228200468 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1606228200468 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "20 " "Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLK_I2C_SDA a permanently disabled " "Pin CLK_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK_I2C_SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de10_lite_sdram_nios_test.v" "" { Text "D:/src/VHDL/SDRAM_Nios_Test/de10_lite_sdram_nios_test.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "D:/src/VHDL/SDRAM_Nios_Test/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606228200473 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1606228200473 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 9 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 9 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606228201072 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 24 15:30:01 2020 " "Processing ended: Tue Nov 24 15:30:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606228201072 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606228201072 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606228201072 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606228201072 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 151 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 151 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606228203886 ""}
