# VLSI_Projects

## workflow with Icarus Verilog
1. verilog files
```bash
iverilog tb_name -o sim_name
```
2. systemverilog files
```bash
iverilog -g2012 name.sv tb_name.sv -o sim_name
```

## nomenclature
sim_name -> simulation file
wave.vcd -> waveform generation file


