#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Feb 10 13:36:39 2017
# Process ID: 10104
# Current directory: C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7184 C:\Users\Jason\Dropbox\ULB\MA2\Memoire\Github\VFAT3-Testbench\Firmware\project_ipbus_vivado\project_ipbus_vivado.xpr
# Log file: C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/vivado.log
# Journal file: C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'gig_eth_pcs_pma_basex_v15_1' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (14.3)' for IP 'gig_eth_pcs_pma_basex_v15_1' (customized with software release 2014.3.1) has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'temac_gbe_v9_0' is locked:
* IP definition 'Tri Mode Ethernet MAC (8.3)' for IP 'temac_gbe_v9_0' (customized with software release 2014.3.1) has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 859.281 ; gain = 161.656
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_temac_gbe_v9_0_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_addr_filter
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_addr_filter_wrap
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_control
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_pfc_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_sync_req
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_pause
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC2CE
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC2CE_13
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_10
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_11
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_12
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_2
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_3
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_4
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_9
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC_64_32
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC_64_32_5
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_DECODE_FRAME
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_PARAM_CHECK__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_STATE_MACHINES
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_TX_STATE_MACH__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_14
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_15
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_16
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_17
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_18
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_19
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_20
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_6
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_7
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_reset
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_reset_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_GPCS_PMA_GEN
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_RX__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_SYNCHRONISE
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_TX__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_GT__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_init__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_multi_gt__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_RX_STARTUP_FSM__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_TX_STARTUP_FSM__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_block
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_1
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_3
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_wtd_timer
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_10
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_11
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_12
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_13
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_14
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_15
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_16
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_17
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_2
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_4
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_5
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_6
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_7
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_8
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_9
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_transceiver__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_ethernet_pcs_pma_v14_3__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_funcsim.v:13912]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_tx_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_tx_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_txtransactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_status_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_status_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxtransactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxram_shim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxram_shim
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxram_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxram_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rarp_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rarp_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_packet_parser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_packet_parser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_ipaddr_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_do_rx_reset
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_clock_crossing_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_byte_sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_byte_sum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_status.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_status
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_resend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_resend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_ping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_ping
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_payload.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_payload
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_arp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_arp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_buffer_selector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_sm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_sm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_cfg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_cfg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_if_flat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDP_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/trans_arb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trans_arb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_reg_types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/led_stretcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity led_stretcher
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_reg_v
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_peephole_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_fabric_sel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_fabric_sel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_decode_ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ctrlreg_v
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eth_7s_1000basex
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clocks_7s_serdes
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kc705_basex_infra
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_example
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/top_kc705_basex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 866.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.ipbus
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.emac_hostbus_decl
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=8.0,...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=8.0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.clocks_7s_serdes [clocks_7s_serdes_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufh_v of entity unisim.BUFH [bufh_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=16.0...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=16....]
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRL16E
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_9
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_10
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_11
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_12
Compiling module xil_defaultlib.temac_gbe_v9_0_CC2CE_13
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC_64_32_5
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC32_8_8
Compiling module xil_defaultlib.temac_gbe_v9_0_PARAM_CHECK__para...
Compiling module xil_defaultlib.temac_gbe_v9_0_DECODE_FRAME
Compiling module xil_defaultlib.temac_gbe_v9_0_STATE_MACHINES
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_2
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_3
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_4
Compiling module xil_defaultlib.temac_gbe_v9_0_CC2CE
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC_64_32
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC32_8
Compiling module xil_defaultlib.temac_gbe_v9_0_TX_STATE_MACH__pa...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_temac_gbe_v9_0_bl...
Compiling module xil_defaultlib.temac_gbe_v9_0
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_RX__...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_SYNC...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_sync...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_TX__...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_GPCS...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.SRLC32E
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_WORD=2...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1
Compiling architecture rtl of entity xil_defaultlib.eth_7s_1000basex [eth_7s_1000basex_default]
Compiling architecture rtl of entity xil_defaultlib.udp_ipaddr_block [udp_ipaddr_block_default]
Compiling architecture rtl of entity xil_defaultlib.udp_rarp_block [udp_rarp_block_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_arp [udp_build_arp_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_payload [udp_build_payload_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_ping [udp_build_ping_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_resend [udp_build_resend_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_status [udp_build_status_default]
Compiling architecture rtl of entity xil_defaultlib.udp_status_buffer [\udp_status_buffer(bufwidth=4,ad...]
Compiling architecture rtl of entity xil_defaultlib.udp_byte_sum [udp_byte_sum_default]
Compiling architecture rtl of entity xil_defaultlib.udp_do_rx_reset [udp_do_rx_reset_default]
Compiling architecture v3 of entity xil_defaultlib.udp_packet_parser [udp_packet_parser_default]
Compiling architecture rtl of entity xil_defaultlib.udp_rxram_mux [udp_rxram_mux_default]
Compiling architecture initial of entity xil_defaultlib.udp_DualPortRAM [\udp_DualPortRAM(bufwidth=1,addr...]
Compiling architecture simple of entity xil_defaultlib.udp_buffer_selector [\udp_buffer_selector(bufwidth=1)...]
Compiling architecture simple of entity xil_defaultlib.udp_rxram_shim [\udp_rxram_shim(bufwidth=1)\]
Compiling architecture striped of entity xil_defaultlib.udp_DualPortRAM_rx [\udp_DualPortRAM_rx(bufwidth=4,a...]
Compiling architecture simple of entity xil_defaultlib.udp_buffer_selector [\udp_buffer_selector(bufwidth=4)...]
Compiling architecture v3 of entity xil_defaultlib.udp_DualPortRAM_tx [\udp_DualPortRAM_tx(bufwidth=4,a...]
Compiling architecture simple of entity xil_defaultlib.udp_rxtransactor_if [udp_rxtransactor_if_default]
Compiling architecture rtl of entity xil_defaultlib.udp_tx_mux [udp_tx_mux_default]
Compiling architecture simple of entity xil_defaultlib.udp_txtransactor_if [\udp_txtransactor_if(bufwidth=4)...]
Compiling architecture rtl of entity xil_defaultlib.udp_clock_crossing_if [\udp_clock_crossing_if(bufwidth=...]
Compiling architecture flat of entity xil_defaultlib.UDP_if [\UDP_if(bufwidth=4)\]
Compiling architecture rtl of entity xil_defaultlib.transactor_if [transactor_if_default]
Compiling architecture rtl of entity xil_defaultlib.transactor_sm [transactor_sm_default]
Compiling architecture rtl of entity xil_defaultlib.transactor_cfg [transactor_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.transactor [transactor_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrl [ipbus_ctrl_default]
Compiling architecture rtl of entity xil_defaultlib.kc705_basex_infra [kc705_basex_infra_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=6,sel_wid...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ram [\ipbus_ram(addr_width=10)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_peephole_ram [\ipbus_peephole_ram(addr_width=1...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
Could not remove the obj directory: boost::filesystem::remove: Le répertoire n’est pas vide: "xsim.dir/top_tb_behav/obj"

run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:02:27 . Memory (MB): peak = 866.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '147' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:02:47 . Memory (MB): peak = 866.023 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_temac_gbe_v9_0_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_addr_filter
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_addr_filter_wrap
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_control
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_pfc_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_sync_req
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_pause
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC2CE
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC2CE_13
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_10
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_11
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_12
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_2
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_3
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_4
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_9
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC_64_32
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC_64_32_5
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_DECODE_FRAME
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_PARAM_CHECK__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_STATE_MACHINES
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_TX_STATE_MACH__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_14
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_15
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_16
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_17
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_18
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_19
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_20
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_6
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_7
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_reset
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_reset_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_GPCS_PMA_GEN
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_RX__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_SYNCHRONISE
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_TX__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_GT__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_init__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_multi_gt__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_RX_STARTUP_FSM__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_TX_STARTUP_FSM__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_block
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_1
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_3
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_wtd_timer
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_10
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_11
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_12
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_13
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_14
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_15
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_16
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_17
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_2
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_4
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_5
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_6
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_7
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_8
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_9
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_transceiver__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_ethernet_pcs_pma_v14_3__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_funcsim.v:13912]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_tx_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_tx_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_txtransactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_status_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_status_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxtransactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxram_shim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxram_shim
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxram_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxram_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rarp_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rarp_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_packet_parser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_packet_parser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_ipaddr_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_do_rx_reset
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_clock_crossing_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_byte_sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_byte_sum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_status.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_status
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_resend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_resend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_ping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_ping
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_payload.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_payload
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_arp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_arp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_buffer_selector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_sm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_sm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_cfg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_cfg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_if_flat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDP_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/trans_arb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trans_arb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_reg_types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/led_stretcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity led_stretcher
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_reg_v
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_peephole_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_fabric_sel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_fabric_sel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_decode_ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ctrlreg_v
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eth_7s_1000basex
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clocks_7s_serdes
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kc705_basex_infra
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_example
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/top_kc705_basex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.ipbus
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.emac_hostbus_decl
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=8.0,...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=8.0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.clocks_7s_serdes [clocks_7s_serdes_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufh_v of entity unisim.BUFH [bufh_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=16.0...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=16....]
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRL16E
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_9
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_10
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_11
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_12
Compiling module xil_defaultlib.temac_gbe_v9_0_CC2CE_13
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC_64_32_5
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC32_8_8
Compiling module xil_defaultlib.temac_gbe_v9_0_PARAM_CHECK__para...
Compiling module xil_defaultlib.temac_gbe_v9_0_DECODE_FRAME
Compiling module xil_defaultlib.temac_gbe_v9_0_STATE_MACHINES
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_2
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_3
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_4
Compiling module xil_defaultlib.temac_gbe_v9_0_CC2CE
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC_64_32
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC32_8
Compiling module xil_defaultlib.temac_gbe_v9_0_TX_STATE_MACH__pa...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_temac_gbe_v9_0_bl...
Compiling module xil_defaultlib.temac_gbe_v9_0
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_RX__...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_SYNC...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_sync...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_TX__...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_GPCS...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.SRLC32E
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_WORD=2...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1
Compiling architecture rtl of entity xil_defaultlib.eth_7s_1000basex [eth_7s_1000basex_default]
Compiling architecture rtl of entity xil_defaultlib.udp_ipaddr_block [udp_ipaddr_block_default]
Compiling architecture rtl of entity xil_defaultlib.udp_rarp_block [udp_rarp_block_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_arp [udp_build_arp_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_payload [udp_build_payload_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_ping [udp_build_ping_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_resend [udp_build_resend_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_status [udp_build_status_default]
Compiling architecture rtl of entity xil_defaultlib.udp_status_buffer [\udp_status_buffer(bufwidth=4,ad...]
Compiling architecture rtl of entity xil_defaultlib.udp_byte_sum [udp_byte_sum_default]
Compiling architecture rtl of entity xil_defaultlib.udp_do_rx_reset [udp_do_rx_reset_default]
Compiling architecture v3 of entity xil_defaultlib.udp_packet_parser [udp_packet_parser_default]
Compiling architecture rtl of entity xil_defaultlib.udp_rxram_mux [udp_rxram_mux_default]
Compiling architecture initial of entity xil_defaultlib.udp_DualPortRAM [\udp_DualPortRAM(bufwidth=1,addr...]
Compiling architecture simple of entity xil_defaultlib.udp_buffer_selector [\udp_buffer_selector(bufwidth=1)...]
Compiling architecture simple of entity xil_defaultlib.udp_rxram_shim [\udp_rxram_shim(bufwidth=1)\]
Compiling architecture striped of entity xil_defaultlib.udp_DualPortRAM_rx [\udp_DualPortRAM_rx(bufwidth=4,a...]
Compiling architecture simple of entity xil_defaultlib.udp_buffer_selector [\udp_buffer_selector(bufwidth=4)...]
Compiling architecture v3 of entity xil_defaultlib.udp_DualPortRAM_tx [\udp_DualPortRAM_tx(bufwidth=4,a...]
Compiling architecture simple of entity xil_defaultlib.udp_rxtransactor_if [udp_rxtransactor_if_default]
Compiling architecture rtl of entity xil_defaultlib.udp_tx_mux [udp_tx_mux_default]
Compiling architecture simple of entity xil_defaultlib.udp_txtransactor_if [\udp_txtransactor_if(bufwidth=4)...]
Compiling architecture rtl of entity xil_defaultlib.udp_clock_crossing_if [\udp_clock_crossing_if(bufwidth=...]
Compiling architecture flat of entity xil_defaultlib.UDP_if [\UDP_if(bufwidth=4)\]
Compiling architecture rtl of entity xil_defaultlib.transactor_if [transactor_if_default]
Compiling architecture rtl of entity xil_defaultlib.transactor_sm [transactor_sm_default]
Compiling architecture rtl of entity xil_defaultlib.transactor_cfg [transactor_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.transactor [transactor_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrl [ipbus_ctrl_default]
Compiling architecture rtl of entity xil_defaultlib.kc705_basex_infra [kc705_basex_infra_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=6,sel_wid...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ram [\ipbus_ram(addr_width=10)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_peephole_ram [\ipbus_peephole_ram(addr_width=1...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
Could not remove the obj directory: boost::filesystem::remove: Le répertoire n’est pas vide: "xsim.dir/top_tb_behav/obj"

run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:02:28 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '148' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:02:47 . Memory (MB): peak = 962.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_temac_gbe_v9_0_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_addr_filter
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_addr_filter_wrap
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_control
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_pfc_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_sync_req
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_pause
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC2CE
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC2CE_13
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_10
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_11
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_12
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_2
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_3
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_4
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_9
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC_64_32
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC_64_32_5
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_DECODE_FRAME
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_PARAM_CHECK__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_STATE_MACHINES
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_TX_STATE_MACH__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_14
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_15
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_16
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_17
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_18
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_19
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_20
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_6
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_7
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_reset
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_reset_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_GPCS_PMA_GEN
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_RX__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_SYNCHRONISE
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_TX__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_GT__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_init__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_multi_gt__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_RX_STARTUP_FSM__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_TX_STARTUP_FSM__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_block
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_1
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_3
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_wtd_timer
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_10
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_11
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_12
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_13
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_14
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_15
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_16
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_17
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_2
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_4
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_5
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_6
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_7
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_8
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_9
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_transceiver__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_ethernet_pcs_pma_v14_3__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_funcsim.v:13912]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_tx_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_tx_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_txtransactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_status_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_status_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxtransactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxram_shim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxram_shim
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxram_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxram_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rarp_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rarp_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_packet_parser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_packet_parser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_ipaddr_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_do_rx_reset
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_clock_crossing_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_byte_sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_byte_sum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_status.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_status
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_resend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_resend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_ping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_ping
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_payload.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_payload
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_arp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_arp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_buffer_selector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_sm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_sm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_cfg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_cfg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_if_flat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDP_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/trans_arb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trans_arb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_reg_types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/led_stretcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity led_stretcher
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_reg_v
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_peephole_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_fabric_sel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_fabric_sel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_decode_ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ctrlreg_v
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eth_7s_1000basex
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clocks_7s_serdes
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kc705_basex_infra
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_example
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/top_kc705_basex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.ipbus
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.emac_hostbus_decl
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=8.0,...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=8.0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.clocks_7s_serdes [clocks_7s_serdes_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture ibufds_gte2_v of entity unisim.IBUFDS_GTE2 [\IBUFDS_GTE2(0,1)\]
Compiling architecture bufh_v of entity unisim.BUFH [bufh_default]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=16.0...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=16....]
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRL16E
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_9
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_10
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_11
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_12
Compiling module xil_defaultlib.temac_gbe_v9_0_CC2CE_13
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC_64_32_5
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC32_8_8
Compiling module xil_defaultlib.temac_gbe_v9_0_PARAM_CHECK__para...
Compiling module xil_defaultlib.temac_gbe_v9_0_DECODE_FRAME
Compiling module xil_defaultlib.temac_gbe_v9_0_STATE_MACHINES
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_2
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_3
Compiling module xil_defaultlib.temac_gbe_v9_0_CC8CE_4
Compiling module xil_defaultlib.temac_gbe_v9_0_CC2CE
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC_64_32
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_CRC32_8
Compiling module xil_defaultlib.temac_gbe_v9_0_TX_STATE_MACH__pa...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_tri_mode_ethernet...
Compiling module xil_defaultlib.temac_gbe_v9_0_temac_gbe_v9_0_bl...
Compiling module xil_defaultlib.temac_gbe_v9_0
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_RX__...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_SYNC...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_sync...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_TX__...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_GPCS...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.SRLC32E
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_WORD=2...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1_gig_...
Compiling module xil_defaultlib.gig_eth_pcs_pma_basex_v15_1
Compiling architecture rtl of entity xil_defaultlib.eth_7s_1000basex [eth_7s_1000basex_default]
Compiling architecture rtl of entity xil_defaultlib.udp_ipaddr_block [udp_ipaddr_block_default]
Compiling architecture rtl of entity xil_defaultlib.udp_rarp_block [udp_rarp_block_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_arp [udp_build_arp_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_payload [udp_build_payload_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_ping [udp_build_ping_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_resend [udp_build_resend_default]
Compiling architecture rtl of entity xil_defaultlib.udp_build_status [udp_build_status_default]
Compiling architecture rtl of entity xil_defaultlib.udp_status_buffer [\udp_status_buffer(bufwidth=4,ad...]
Compiling architecture rtl of entity xil_defaultlib.udp_byte_sum [udp_byte_sum_default]
Compiling architecture rtl of entity xil_defaultlib.udp_do_rx_reset [udp_do_rx_reset_default]
Compiling architecture v3 of entity xil_defaultlib.udp_packet_parser [udp_packet_parser_default]
Compiling architecture rtl of entity xil_defaultlib.udp_rxram_mux [udp_rxram_mux_default]
Compiling architecture initial of entity xil_defaultlib.udp_DualPortRAM [\udp_DualPortRAM(bufwidth=1,addr...]
Compiling architecture simple of entity xil_defaultlib.udp_buffer_selector [\udp_buffer_selector(bufwidth=1)...]
Compiling architecture simple of entity xil_defaultlib.udp_rxram_shim [\udp_rxram_shim(bufwidth=1)\]
Compiling architecture striped of entity xil_defaultlib.udp_DualPortRAM_rx [\udp_DualPortRAM_rx(bufwidth=4,a...]
Compiling architecture simple of entity xil_defaultlib.udp_buffer_selector [\udp_buffer_selector(bufwidth=4)...]
Compiling architecture v3 of entity xil_defaultlib.udp_DualPortRAM_tx [\udp_DualPortRAM_tx(bufwidth=4,a...]
Compiling architecture simple of entity xil_defaultlib.udp_rxtransactor_if [udp_rxtransactor_if_default]
Compiling architecture rtl of entity xil_defaultlib.udp_tx_mux [udp_tx_mux_default]
Compiling architecture simple of entity xil_defaultlib.udp_txtransactor_if [\udp_txtransactor_if(bufwidth=4)...]
Compiling architecture rtl of entity xil_defaultlib.udp_clock_crossing_if [\udp_clock_crossing_if(bufwidth=...]
Compiling architecture flat of entity xil_defaultlib.UDP_if [\UDP_if(bufwidth=4)\]
Compiling architecture rtl of entity xil_defaultlib.transactor_if [transactor_if_default]
Compiling architecture rtl of entity xil_defaultlib.transactor_sm [transactor_sm_default]
Compiling architecture rtl of entity xil_defaultlib.transactor_cfg [transactor_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.transactor [transactor_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrl [ipbus_ctrl_default]
Compiling architecture rtl of entity xil_defaultlib.kc705_basex_infra [kc705_basex_infra_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=6,sel_wid...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ram [\ipbus_ram(addr_width=10)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_peephole_ram [\ipbus_peephole_ram(addr_width=1...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 14:05:25 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 14:05:25 2017...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:02:32 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '153' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:03:00 . Memory (MB): peak = 962.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.363 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_temac_gbe_v9_0_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_addr_filter
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_addr_filter_wrap
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_control
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_pfc_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_sync_req
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_pause
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC2CE
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC2CE_13
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_10
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_11
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_12
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_2
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_3
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_4
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_9
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC_64_32
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC_64_32_5
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_DECODE_FRAME
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_PARAM_CHECK__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_STATE_MACHINES
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_TX_STATE_MACH__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_14
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_15
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_16
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_17
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_18
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_19
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_20
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_6
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_7
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_reset
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_reset_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_GPCS_PMA_GEN
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_RX__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_SYNCHRONISE
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_TX__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_GT__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_init__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_multi_gt__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_RX_STARTUP_FSM__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_TX_STARTUP_FSM__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_block
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_1
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_3
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_wtd_timer
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_10
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_11
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_12
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_13
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_14
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_15
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_16
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_17
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_2
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_4
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_5
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_6
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_7
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_8
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_9
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_transceiver__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_ethernet_pcs_pma_v14_3__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_funcsim.v:13912]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_tx_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_tx_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_txtransactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_status_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_status_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxtransactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxram_shim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxram_shim
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxram_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxram_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rarp_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rarp_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_packet_parser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_packet_parser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_ipaddr_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_do_rx_reset
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_clock_crossing_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_byte_sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_byte_sum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_status.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_status
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_resend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_resend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_ping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_ping
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_payload.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_payload
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_arp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_arp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_buffer_selector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_sm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_sm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_cfg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_cfg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_if_flat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDP_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/trans_arb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trans_arb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_reg_types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/led_stretcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity led_stretcher
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_reg_v
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_peephole_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_fabric_sel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_fabric_sel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_decode_ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ctrlreg_v
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eth_7s_1000basex
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clocks_7s_serdes
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kc705_basex_infra
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_example
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/top_kc705_basex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
ERROR: [VRFC 10-91] clk_in_p is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:78]
ERROR: [VRFC 10-91] clk_in_n is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:79]
ERROR: [VRFC 10-91] clk_in_p is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:81]
ERROR: [VRFC 10-91] clk_in_n is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:82]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 962.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_temac_gbe_v9_0_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_addr_filter
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_addr_filter_wrap
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_control
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_pfc_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx_sync_req
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_axi_intf
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_cntl
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx_pause
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC2CE
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC2CE_13
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_10
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_11
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_12
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_2
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_3
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_4
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CC8CE_9
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC32_8_8
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC_64_32
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_CRC_64_32_5
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_DECODE_FRAME
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_PARAM_CHECK__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_STATE_MACHINES
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_TX_STATE_MACH__parameterized0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_rx
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_14
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_15
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_16
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_17
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_18
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_19
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block_20
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_1
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_6
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_block__parameterized1_7
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_reset
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_sync_reset_0
INFO: [VRFC 10-311] analyzing module temac_gbe_v9_0_tri_mode_ethernet_mac_v8_3_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_GPCS_PMA_GEN
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_RX__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_SYNCHRONISE
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_TX__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_GT__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_init__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_GTWIZARD_multi_gt__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_RX_STARTUP_FSM__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_TX_STARTUP_FSM__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_block
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_1
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_sync_3
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_reset_wtd_timer
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_10
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_11
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_12
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_13
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_14
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_15
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_16
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_17
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_2
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_4
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_5
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_6
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_7
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_8
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0_9
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_eth_pcs_pma_basex_v15_1_transceiver__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_gig_ethernet_pcs_pma_v14_3__parameterized0
INFO: [VRFC 10-311] analyzing module gig_eth_pcs_pma_basex_v15_1_sync_block__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/ip/gig_eth_pcs_pma_basex_v15_1/gig_eth_pcs_pma_basex_v15_1_funcsim.v:13912]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/glbl.v:6]
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_tx_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_tx_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_txtransactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_status_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_status_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxtransactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxram_shim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxram_shim
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rxram_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rxram_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_rarp_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_rarp_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_packet_parser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_packet_parser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_ipaddr_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_dualportram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_DualPortRAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_do_rx_reset
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_clock_crossing_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_byte_sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_byte_sum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_status.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_status
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_resend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_resend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_ping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_ping
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_payload.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_payload
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_build_arp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_build_arp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_buffer_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity udp_buffer_selector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_sm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_sm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor_cfg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_cfg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/udp_if_flat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDP_if
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/trans_arb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity trans_arb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/transactor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_reg_types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/led_stretcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity led_stretcher
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_reg_v
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_peephole_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_fabric_sel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_fabric_sel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_decode_ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ctrlreg_v
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/eth_7s_1000basex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity eth_7s_1000basex
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clocks_7s_serdes
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/kc705_basex_infra.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kc705_basex_infra
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ipbus_example
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sources_1/imports/hdl/top_kc705_basex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
ERROR: [VRFC 10-91] clk_in_p is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:78]
ERROR: [VRFC 10-91] clk_in_n is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:79]
ERROR: [VRFC 10-91] clk_in_p is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:81]
ERROR: [VRFC 10-91] clk_in_n is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:82]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 962.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library work [get_files  C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
ERROR: [VRFC 10-91] clk_in_p is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:78]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:76]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot top_tb_behav work.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity work.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 14:11:59 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 14:11:59 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 962.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 962.363 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
ERROR: [VRFC 10-91] clk_in_p is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:78]
ERROR: [VRFC 10-91] clk_in_n is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:79]
ERROR: [VRFC 10-91] clk_in_p is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:81]
ERROR: [VRFC 10-91] clk_in_n is not declared [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:82]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot top_tb_behav work.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity work.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 14:13:35 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 14:13:35 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 962.363 ; gain = 0.000
set_property simulator_language VHDL [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 962.363 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot top_tb_behav work.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity work.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 14:16:06 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 14:16:06 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 962.363 ; gain = 0.000
set_property target_simulator ModelSim [current_project]
set_property target_simulator XSim [current_project]
set_property target_simulator ModelSim [current_project]
set_property target_simulator Questa [current_project]
set_property target_simulator Riviera [current_project]
set_property target_simulator ActiveHDL [current_project]
set_property target_simulator XSim [current_project]
set_property -name {xsim.simulate.runtime} -value {10µs} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.363 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot top_tb_behav work.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity work.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 14:23:06 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 14:23:06 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10µs
ERROR: [#UNDEF] Time value 10µ is not a valid number
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10µs
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 962.363 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10us} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 962.363 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot top_tb_behav work.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity work.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 14:24:01 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 14:24:01 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 962.363 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.xsim.more_options} -value {-timescale 1ns/1ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 962.363 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot top_tb_behav work.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity work.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 14:32:58 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 14:32:58 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log} -timescale 1ns/1ns"
INFO: [USF-XSim-8] Loading simulator feature
ERROR: [Common 17-170] Unknown option '-timescale', please type 'xsim -help' for usage info.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 962.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property -name {xsim.simulate.xsim.more_options} -value {} -objects [get_filesets sim_1]
set_property -name {xsim.elaborate.xelab.more_options} -value {-timescale 1ns/1ns -override_timeunit -override_timeprecision} -objects [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot top_tb_behav work.top_tb -log elaborate.log -timescale 1ns/1ns -override_timeunit -override_timeprecision 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity work.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 14:39:26 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 14:39:26 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 962.363 ; gain = 0.000
set_property -name {xsim.elaborate.xelab.more_options} -value {} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.363 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot top_tb_behav work.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity work.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 14:42:18 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 14:42:18 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 962.363 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10us} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 962.363 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot top_tb_behav work.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity work.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 14:44:34 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 14:44:34 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 962.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 962.363 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot top_tb_behav work.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity work.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 14:53:04 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 14:53:04 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 962.363 ; gain = 0.000
save_wave_config {C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/top_tb_behav.wcfg
set_property xsim.view C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/top_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1004.332 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4795e8b2598c4d15b579d8e2762f8683 --debug typical --relax --mt 2 -L work -L secureip -L xpm --snapshot top_tb_behav work.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] top remains a black-box since it has no binding entity [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.srcs/sim_1/new/top_tb.vhd:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity work.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 10 15:00:36 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 10 15:00:36 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/project_ipbus_vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_vivado/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1004.332 ; gain = 0.000
