// Seed: 81184386
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge id_1 or posedge id_6) begin
    id_3 = #1 1;
    id_2 <= id_6;
  end
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input  tri0 id_2
);
  reg id_4;
  always @(*) begin
    id_4 <= 1'b0 | (~id_4) == 1;
  end
  wor id_5 = 1;
  module_0(
      id_4, id_4, id_4, id_5, id_5, id_4
  );
endmodule
