Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router_017.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router_017.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at key.v(42): always construct contains both blocking and non-blocking assignments File: D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v Line: 42
Warning (10268): Verilog HDL information at key.v(89): always construct contains both blocking and non-blocking assignments File: D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v Line: 89
Info (10281): Verilog HDL Declaration information at key.v(14): object "STA" differs only in case from object "sta" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v Line: 14
Info (10281): Verilog HDL Declaration information at adrms.v(9): object "CNT" differs only in case from object "cnt" in the same scope File: D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v Line: 9
