{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 11 22:18:09 2006 " "Info: Processing started: Fri Aug 11 22:18:09 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SLRD~reg0 " "Info: Detected ripple clock \"SLRD~reg0\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Tx_read_clock " "Info: Detected ripple clock \"Tx_read_clock\" as buffer" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 557 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Tx_read_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IFCLK register Rx_register\[10\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a10~portb_datain_reg0 10.25 ns " "Info: Slack time is 10.25 ns for clock \"IFCLK\" between source register \"Rx_register\[10\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a10~portb_datain_reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "163.03 MHz " "Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "13.552 ns + Largest register memory " "Info: + Largest register to memory requirement is 13.552 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.417 ns + " "Info: + Setup relationship between source and destination is 10.417 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.485 ns + Largest " "Info: + Largest clock skew is 3.485 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 6.253 ns + Shortest memory " "Info: + Shortest clock path from clock \"IFCLK\" to destination memory is 6.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.970 ns) 3.067 ns SLRD~reg0 3 REG LCFF_X4_Y4_N23 3 " "Info: 3: + IC(0.827 ns) + CELL(0.970 ns) = 3.067 ns; Loc. = LCFF_X4_Y4_N23; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.797 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.000 ns) 4.618 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G3 307 " "Info: 4: + IC(1.551 ns) + CELL(0.000 ns) = 4.618 ns; Loc. = CLKCTRL_G3; Fanout = 307; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.551 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.858 ns) 6.253 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a10~portb_datain_reg0 5 MEM M4K_X23_Y2 1 " "Info: 5: + IC(0.777 ns) + CELL(0.858 ns) = 6.253 ns; Loc. = M4K_X23_Y2; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a10~portb_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.635 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 363 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.958 ns ( 47.31 % ) " "Info: Total cell delay = 2.958 ns ( 47.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.295 ns ( 52.69 % ) " "Info: Total interconnect delay = 3.295 ns ( 52.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.253 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.253 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.827ns 1.551ns 0.777ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.768 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.768 ns Rx_register\[10\] 3 REG LCFF_X6_Y4_N25 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.768 ns; Loc. = LCFF_X6_Y4_N25; Fanout = 1; REG Node = 'Rx_register\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.498 ns" { IFCLK~clkctrl Rx_register[10] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.88 % ) " "Info: Total cell delay = 1.796 ns ( 64.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.12 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.768 ns" { IFCLK IFCLK~clkctrl Rx_register[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.768 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[10] } { 0.000ns 0.000ns 0.140ns 0.832ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.253 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.253 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.827ns 1.551ns 0.777ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.768 ns" { IFCLK IFCLK~clkctrl Rx_register[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.768 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[10] } { 0.000ns 0.000ns 0.140ns 0.832ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 363 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.253 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.253 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.827ns 1.551ns 0.777ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.768 ns" { IFCLK IFCLK~clkctrl Rx_register[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.768 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[10] } { 0.000ns 0.000ns 0.140ns 0.832ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.302 ns - Longest register memory " "Info: - Longest register to memory delay is 3.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_register\[10\] 1 REG LCFF_X6_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y4_N25; Fanout = 1; REG Node = 'Rx_register\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_register[10] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.172 ns) + CELL(0.130 ns) 3.302 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a10~portb_datain_reg0 2 MEM M4K_X23_Y2 1 " "Info: 2: + IC(3.172 ns) + CELL(0.130 ns) = 3.302 ns; Loc. = M4K_X23_Y2; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a10~portb_datain_reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.302 ns" { Rx_register[10] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 363 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.130 ns ( 3.94 % ) " "Info: Total cell delay = 0.130 ns ( 3.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.172 ns ( 96.06 % ) " "Info: Total interconnect delay = 3.172 ns ( 96.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.302 ns" { Rx_register[10] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.302 ns" { Rx_register[10] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } { 0.000ns 3.172ns } { 0.000ns 0.130ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.253 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.253 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } { 0.000ns 0.000ns 0.140ns 0.827ns 1.551ns 0.777ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.858ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.768 ns" { IFCLK IFCLK~clkctrl Rx_register[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.768 ns" { IFCLK IFCLK~combout IFCLK~clkctrl Rx_register[10] } { 0.000ns 0.000ns 0.140ns 0.832ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.302 ns" { Rx_register[10] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.302 ns" { Rx_register[10] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a10~portb_datain_reg0 } { 0.000ns 3.172ns } { 0.000ns 0.130ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "BCLK memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[9\] register state_PWM.00000 12.902 ns " "Info: Slack time is 12.902 ns for clock \"BCLK\" between source memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[9\]\" and destination register \"state_PWM.00000\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "67.18 MHz 14.886 ns " "Info: Fmax is 67.18 MHz (period= 14.886 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "18.969 ns + Largest memory register " "Info: + Largest memory to register requirement is 18.969 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"BCLK\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.156 ns + Largest " "Info: + Largest clock skew is -1.156 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 3.088 ns + Shortest register " "Info: + Shortest clock path from clock \"BCLK\" to destination register is 3.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns BCLK 1 CLK PIN_127 678 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 678; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.666 ns) 3.088 ns state_PWM.00000 2 REG LCFF_X24_Y6_N21 8 " "Info: 2: + IC(1.437 ns) + CELL(0.666 ns) = 3.088 ns; Loc. = LCFF_X24_Y6_N21; Fanout = 8; REG Node = 'state_PWM.00000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.103 ns" { BCLK state_PWM.00000 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 755 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 53.47 % ) " "Info: Total cell delay = 1.651 ns ( 53.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.437 ns ( 46.53 % ) " "Info: Total interconnect delay = 1.437 ns ( 46.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.088 ns" { BCLK state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.088 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.437ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 4.244 ns - Longest memory " "Info: - Longest clock path from clock \"BCLK\" to source memory is 4.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns BCLK 1 CLK PIN_127 678 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 678; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.444 ns) + CELL(0.815 ns) 4.244 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[9\] 2 MEM M4K_X23_Y9 6 " "Info: 2: + IC(2.444 ns) + CELL(0.815 ns) = 4.244 ns; Loc. = M4K_X23_Y9; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.259 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 42.41 % ) " "Info: Total cell delay = 1.800 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.444 ns ( 57.59 % ) " "Info: Total interconnect delay = 2.444 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.244 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.244 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] } { 0.000ns 0.000ns 2.444ns } { 0.000ns 0.985ns 0.815ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.088 ns" { BCLK state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.088 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.437ns } { 0.000ns 0.985ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.244 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.244 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] } { 0.000ns 0.000ns 2.444ns } { 0.000ns 0.985ns 0.815ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 755 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.088 ns" { BCLK state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.088 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.437ns } { 0.000ns 0.985ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.244 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.244 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] } { 0.000ns 0.000ns 2.444ns } { 0.000ns 0.985ns 0.815ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.067 ns - Longest memory register " "Info: - Longest memory to register delay is 6.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[9\] 1 MEM M4K_X23_Y9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y9; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|q_a\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.366 ns) 1.958 ns Equal8~70 2 COMB LCCOMB_X24_Y6_N24 1 " "Info: 2: + IC(1.483 ns) + CELL(0.366 ns) = 1.958 ns; Loc. = LCCOMB_X24_Y6_N24; Fanout = 1; COMB Node = 'Equal8~70'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.849 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] Equal8~70 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 824 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.614 ns) 2.977 ns Equal8~72 3 COMB LCCOMB_X24_Y6_N30 7 " "Info: 3: + IC(0.405 ns) + CELL(0.614 ns) = 2.977 ns; Loc. = LCCOMB_X24_Y6_N30; Fanout = 7; COMB Node = 'Equal8~72'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.019 ns" { Equal8~70 Equal8~72 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 824 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.624 ns) 4.007 ns Equal6~100 4 COMB LCCOMB_X24_Y6_N28 2 " "Info: 4: + IC(0.406 ns) + CELL(0.624 ns) = 4.007 ns; Loc. = LCCOMB_X24_Y6_N28; Fanout = 2; COMB Node = 'Equal6~100'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.030 ns" { Equal8~72 Equal6~100 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 785 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.624 ns) 5.021 ns Selector60~140 5 COMB LCCOMB_X24_Y6_N16 1 " "Info: 5: + IC(0.390 ns) + CELL(0.624 ns) = 5.021 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 1; COMB Node = 'Selector60~140'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.014 ns" { Equal6~100 Selector60~140 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 776 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.534 ns) 5.959 ns Selector60~141 6 COMB LCCOMB_X24_Y6_N20 1 " "Info: 6: + IC(0.404 ns) + CELL(0.534 ns) = 5.959 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 1; COMB Node = 'Selector60~141'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.938 ns" { Selector60~140 Selector60~141 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 776 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.067 ns state_PWM.00000 7 REG LCFF_X24_Y6_N21 8 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.067 ns; Loc. = LCFF_X24_Y6_N21; Fanout = 8; REG Node = 'state_PWM.00000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector60~141 state_PWM.00000 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 755 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.979 ns ( 49.10 % ) " "Info: Total cell delay = 2.979 ns ( 49.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.088 ns ( 50.90 % ) " "Info: Total interconnect delay = 3.088 ns ( 50.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.067 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] Equal8~70 Equal8~72 Equal6~100 Selector60~140 Selector60~141 state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.067 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] Equal8~70 Equal8~72 Equal6~100 Selector60~140 Selector60~141 state_PWM.00000 } { 0.000ns 1.483ns 0.405ns 0.406ns 0.390ns 0.404ns 0.000ns } { 0.109ns 0.366ns 0.614ns 0.624ns 0.624ns 0.534ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.088 ns" { BCLK state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.088 ns" { BCLK BCLK~combout state_PWM.00000 } { 0.000ns 0.000ns 1.437ns } { 0.000ns 0.985ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.244 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.244 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] } { 0.000ns 0.000ns 2.444ns } { 0.000ns 0.985ns 0.815ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.067 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] Equal8~70 Equal8~72 Equal6~100 Selector60~140 Selector60~141 state_PWM.00000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.067 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|q_a[9] Equal8~70 Equal8~72 Equal6~100 Selector60~140 Selector60~141 state_PWM.00000 } { 0.000ns 1.483ns 0.405ns 0.406ns 0.390ns 0.404ns 0.000ns } { 0.109ns 0.366ns 0.614ns 0.624ns 0.624ns 0.534ns 0.108ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK_24MHZ register Rx_control_0\[4\] register DFS1 17.861 ns " "Info: Slack time is 17.861 ns for clock \"CLK_24MHZ\" between source register \"Rx_control_0\[4\]\" and destination register \"DFS1\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "201.29 MHz 4.968 ns " "Info: Fmax is 201.29 MHz (period= 4.968 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "22.235 ns + Largest register register " "Info: + Largest register to register requirement is 22.235 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.345 ns + " "Info: + Setup relationship between source and destination is 20.345 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.690 ns " "Info: + Latch edge is 40.690 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.345 ns " "Info: - Launch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Source clock \"BCLK\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.154 ns + Largest " "Info: + Largest clock skew is 2.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 5.668 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_24MHZ\" to destination register is 5.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_120 75 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 75; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.970 ns) 3.318 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\] 2 REG LCFF_X27_Y7_N23 18 " "Info: 2: + IC(1.353 ns) + CELL(0.970 ns) = 3.318 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 18; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.323 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 4.144 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 4.144 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[8\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.826 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]~clkctrl } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 5.668 ns DFS1 4 REG LCFF_X26_Y10_N5 1 " "Info: 4: + IC(0.858 ns) + CELL(0.666 ns) = 5.668 ns; Loc. = LCFF_X26_Y10_N5; Fanout = 1; REG Node = 'DFS1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.524 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]~clkctrl DFS1 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 46.42 % ) " "Info: Total cell delay = 2.631 ns ( 46.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.037 ns ( 53.58 % ) " "Info: Total interconnect delay = 3.037 ns ( 53.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.668 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]~clkctrl DFS1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.668 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]~clkctrl DFS1 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.858ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 3.514 ns - Longest register " "Info: - Longest clock path from clock \"BCLK\" to source register is 3.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns BCLK 1 CLK PIN_127 678 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 678; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.666 ns) 3.514 ns Rx_control_0\[4\] 2 REG LCFF_X25_Y3_N11 1 " "Info: 2: + IC(1.863 ns) + CELL(0.666 ns) = 3.514 ns; Loc. = LCFF_X25_Y3_N11; Fanout = 1; REG Node = 'Rx_control_0\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.529 ns" { BCLK Rx_control_0[4] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 892 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 46.98 % ) " "Info: Total cell delay = 1.651 ns ( 46.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.863 ns ( 53.02 % ) " "Info: Total interconnect delay = 1.863 ns ( 53.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.514 ns" { BCLK Rx_control_0[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.514 ns" { BCLK BCLK~combout Rx_control_0[4] } { 0.000ns 0.000ns 1.863ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.668 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]~clkctrl DFS1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.668 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]~clkctrl DFS1 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.858ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.514 ns" { BCLK Rx_control_0[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.514 ns" { BCLK BCLK~combout Rx_control_0[4] } { 0.000ns 0.000ns 1.863ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 892 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 351 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.668 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]~clkctrl DFS1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.668 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]~clkctrl DFS1 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.858ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.514 ns" { BCLK Rx_control_0[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.514 ns" { BCLK BCLK~combout Rx_control_0[4] } { 0.000ns 0.000ns 1.863ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.374 ns - Longest register register " "Info: - Longest register to register delay is 4.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_control_0\[4\] 1 REG LCFF_X25_Y3_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N11; Fanout = 1; REG Node = 'Rx_control_0\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_control_0[4] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 892 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.534 ns) 1.000 ns Equal0~59 2 COMB LCCOMB_X25_Y3_N6 1 " "Info: 2: + IC(0.466 ns) + CELL(0.534 ns) = 1.000 ns; Loc. = LCCOMB_X25_Y3_N6; Fanout = 1; COMB Node = 'Equal0~59'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { Rx_control_0[4] Equal0~59 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.647 ns) 2.042 ns Equal0~60 3 COMB LCCOMB_X25_Y3_N2 2 " "Info: 3: + IC(0.395 ns) + CELL(0.647 ns) = 2.042 ns; Loc. = LCCOMB_X25_Y3_N2; Fanout = 2; COMB Node = 'Equal0~60'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.042 ns" { Equal0~59 Equal0~60 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.855 ns) 4.374 ns DFS1 4 REG LCFF_X26_Y10_N5 1 " "Info: 4: + IC(1.477 ns) + CELL(0.855 ns) = 4.374 ns; Loc. = LCFF_X26_Y10_N5; Fanout = 1; REG Node = 'DFS1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.332 ns" { Equal0~60 DFS1 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.036 ns ( 46.55 % ) " "Info: Total cell delay = 2.036 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.338 ns ( 53.45 % ) " "Info: Total interconnect delay = 2.338 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.374 ns" { Rx_control_0[4] Equal0~59 Equal0~60 DFS1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.374 ns" { Rx_control_0[4] Equal0~59 Equal0~60 DFS1 } { 0.000ns 0.466ns 0.395ns 1.477ns } { 0.000ns 0.534ns 0.647ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.668 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]~clkctrl DFS1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.668 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[8]~clkctrl DFS1 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.858ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.514 ns" { BCLK Rx_control_0[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.514 ns" { BCLK BCLK~combout Rx_control_0[4] } { 0.000ns 0.000ns 1.863ns } { 0.000ns 0.985ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.374 ns" { Rx_control_0[4] Equal0~59 Equal0~60 DFS1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.374 ns" { Rx_control_0[4] Equal0~59 Equal0~60 DFS1 } { 0.000ns 0.466ns 0.395ns 1.477ns } { 0.000ns 0.534ns 0.647ns 0.855ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "FX2_CLK register debounce:de_PTT\|count\[18\] register debounce:de_PTT\|count\[18\] 36.834 ns " "Info: Slack time is 36.834 ns for clock \"FX2_CLK\" between source register \"debounce:de_PTT\|count\[18\]\" and destination register \"debounce:de_PTT\|count\[18\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "206.95 MHz 4.832 ns " "Info: Fmax is 206.95 MHz (period= 4.832 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "41.402 ns + Largest register register " "Info: + Largest register to register requirement is 41.402 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "41.666 ns + " "Info: + Setup relationship between source and destination is 41.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 41.666 ns " "Info: + Latch edge is 41.666 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.782 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.782 ns debounce:de_PTT\|count\[18\] 3 REG LCFF_X14_Y2_N19 4 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.782 ns; Loc. = LCFF_X14_Y2_N19; Fanout = 4; REG Node = 'debounce:de_PTT\|count\[18\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.499 ns" { FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.92 % ) " "Info: Total cell delay = 1.806 ns ( 64.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.08 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.782 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.782 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.782 ns debounce:de_PTT\|count\[18\] 3 REG LCFF_X14_Y2_N19 4 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.782 ns; Loc. = LCFF_X14_Y2_N19; Fanout = 4; REG Node = 'debounce:de_PTT\|count\[18\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.499 ns" { FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.92 % ) " "Info: Total cell delay = 1.806 ns ( 64.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.08 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.782 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.782 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.782 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.782 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.782 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.782 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.782 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.782 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.782 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.782 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.568 ns - Longest register register " "Info: - Longest register to register delay is 4.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:de_PTT\|count\[18\] 1 REG LCFF_X14_Y2_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y2_N19; Fanout = 4; REG Node = 'debounce:de_PTT\|count\[18\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { debounce:de_PTT|count[18] } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.735 ns) 2.299 ns debounce:de_PTT\|count\[0\]~196 2 COMB LCCOMB_X14_Y3_N14 2 " "Info: 2: + IC(1.564 ns) + CELL(0.735 ns) = 2.299 ns; Loc. = LCCOMB_X14_Y3_N14; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[0\]~196'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.299 ns" { debounce:de_PTT|count[18] debounce:de_PTT|count[0]~196 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.385 ns debounce:de_PTT\|count\[1\]~197 3 COMB LCCOMB_X14_Y3_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.385 ns; Loc. = LCCOMB_X14_Y3_N16; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[1\]~197'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[0]~196 debounce:de_PTT|count[1]~197 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.471 ns debounce:de_PTT\|count\[2\]~198 4 COMB LCCOMB_X14_Y3_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.471 ns; Loc. = LCCOMB_X14_Y3_N18; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[2\]~198'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[1]~197 debounce:de_PTT|count[2]~198 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.557 ns debounce:de_PTT\|count\[3\]~199 5 COMB LCCOMB_X14_Y3_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.557 ns; Loc. = LCCOMB_X14_Y3_N20; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[3\]~199'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[2]~198 debounce:de_PTT|count[3]~199 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.643 ns debounce:de_PTT\|count\[4\]~200 6 COMB LCCOMB_X14_Y3_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.643 ns; Loc. = LCCOMB_X14_Y3_N22; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[4\]~200'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[3]~199 debounce:de_PTT|count[4]~200 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.729 ns debounce:de_PTT\|count\[5\]~201 7 COMB LCCOMB_X14_Y3_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.729 ns; Loc. = LCCOMB_X14_Y3_N24; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[5\]~201'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[4]~200 debounce:de_PTT|count[5]~201 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.815 ns debounce:de_PTT\|count\[6\]~202 8 COMB LCCOMB_X14_Y3_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.815 ns; Loc. = LCCOMB_X14_Y3_N26; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[6\]~202'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[5]~201 debounce:de_PTT|count[6]~202 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.901 ns debounce:de_PTT\|count\[7\]~203 9 COMB LCCOMB_X14_Y3_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.901 ns; Loc. = LCCOMB_X14_Y3_N28; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[7\]~203'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[6]~202 debounce:de_PTT|count[7]~203 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.076 ns debounce:de_PTT\|count\[8\]~204 10 COMB LCCOMB_X14_Y3_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 3.076 ns; Loc. = LCCOMB_X14_Y3_N30; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[8\]~204'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.175 ns" { debounce:de_PTT|count[7]~203 debounce:de_PTT|count[8]~204 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.162 ns debounce:de_PTT\|count\[9\]~205 11 COMB LCCOMB_X14_Y2_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.162 ns; Loc. = LCCOMB_X14_Y2_N0; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[9\]~205'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[8]~204 debounce:de_PTT|count[9]~205 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.248 ns debounce:de_PTT\|count\[10\]~206 12 COMB LCCOMB_X14_Y2_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.248 ns; Loc. = LCCOMB_X14_Y2_N2; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[10\]~206'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[9]~205 debounce:de_PTT|count[10]~206 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.334 ns debounce:de_PTT\|count\[11\]~207 13 COMB LCCOMB_X14_Y2_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.334 ns; Loc. = LCCOMB_X14_Y2_N4; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[11\]~207'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[10]~206 debounce:de_PTT|count[11]~207 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.420 ns debounce:de_PTT\|count\[12\]~208 14 COMB LCCOMB_X14_Y2_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.420 ns; Loc. = LCCOMB_X14_Y2_N6; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[12\]~208'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[11]~207 debounce:de_PTT|count[12]~208 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.506 ns debounce:de_PTT\|count\[13\]~209 15 COMB LCCOMB_X14_Y2_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.506 ns; Loc. = LCCOMB_X14_Y2_N8; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[13\]~209'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[12]~208 debounce:de_PTT|count[13]~209 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.592 ns debounce:de_PTT\|count\[14\]~210 16 COMB LCCOMB_X14_Y2_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.592 ns; Loc. = LCCOMB_X14_Y2_N10; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[14\]~210'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[13]~209 debounce:de_PTT|count[14]~210 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.678 ns debounce:de_PTT\|count\[15\]~211 17 COMB LCCOMB_X14_Y2_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.678 ns; Loc. = LCCOMB_X14_Y2_N12; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[15\]~211'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[14]~210 debounce:de_PTT|count[15]~211 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.868 ns debounce:de_PTT\|count\[16\]~212 18 COMB LCCOMB_X14_Y2_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 3.868 ns; Loc. = LCCOMB_X14_Y2_N14; Fanout = 2; COMB Node = 'debounce:de_PTT\|count\[16\]~212'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.190 ns" { debounce:de_PTT|count[15]~211 debounce:de_PTT|count[16]~212 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.954 ns debounce:de_PTT\|count\[17\]~213 19 COMB LCCOMB_X14_Y2_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.954 ns; Loc. = LCCOMB_X14_Y2_N16; Fanout = 1; COMB Node = 'debounce:de_PTT\|count\[17\]~213'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { debounce:de_PTT|count[16]~212 debounce:de_PTT|count[17]~213 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.460 ns debounce:de_PTT\|count\[18\]~173 20 COMB LCCOMB_X14_Y2_N18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 4.460 ns; Loc. = LCCOMB_X14_Y2_N18; Fanout = 1; COMB Node = 'debounce:de_PTT\|count\[18\]~173'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.506 ns" { debounce:de_PTT|count[17]~213 debounce:de_PTT|count[18]~173 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.568 ns debounce:de_PTT\|count\[18\] 21 REG LCFF_X14_Y2_N19 4 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 4.568 ns; Loc. = LCFF_X14_Y2_N19; Fanout = 4; REG Node = 'debounce:de_PTT\|count\[18\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { debounce:de_PTT|count[18]~173 debounce:de_PTT|count[18] } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.004 ns ( 65.76 % ) " "Info: Total cell delay = 3.004 ns ( 65.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.564 ns ( 34.24 % ) " "Info: Total interconnect delay = 1.564 ns ( 34.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.568 ns" { debounce:de_PTT|count[18] debounce:de_PTT|count[0]~196 debounce:de_PTT|count[1]~197 debounce:de_PTT|count[2]~198 debounce:de_PTT|count[3]~199 debounce:de_PTT|count[4]~200 debounce:de_PTT|count[5]~201 debounce:de_PTT|count[6]~202 debounce:de_PTT|count[7]~203 debounce:de_PTT|count[8]~204 debounce:de_PTT|count[9]~205 debounce:de_PTT|count[10]~206 debounce:de_PTT|count[11]~207 debounce:de_PTT|count[12]~208 debounce:de_PTT|count[13]~209 debounce:de_PTT|count[14]~210 debounce:de_PTT|count[15]~211 debounce:de_PTT|count[16]~212 debounce:de_PTT|count[17]~213 debounce:de_PTT|count[18]~173 debounce:de_PTT|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.568 ns" { debounce:de_PTT|count[18] debounce:de_PTT|count[0]~196 debounce:de_PTT|count[1]~197 debounce:de_PTT|count[2]~198 debounce:de_PTT|count[3]~199 debounce:de_PTT|count[4]~200 debounce:de_PTT|count[5]~201 debounce:de_PTT|count[6]~202 debounce:de_PTT|count[7]~203 debounce:de_PTT|count[8]~204 debounce:de_PTT|count[9]~205 debounce:de_PTT|count[10]~206 debounce:de_PTT|count[11]~207 debounce:de_PTT|count[12]~208 debounce:de_PTT|count[13]~209 debounce:de_PTT|count[14]~210 debounce:de_PTT|count[15]~211 debounce:de_PTT|count[16]~212 debounce:de_PTT|count[17]~213 debounce:de_PTT|count[18]~173 debounce:de_PTT|count[18] } { 0.000ns 1.564ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.782 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.782 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.782 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.782 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|count[18] } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.568 ns" { debounce:de_PTT|count[18] debounce:de_PTT|count[0]~196 debounce:de_PTT|count[1]~197 debounce:de_PTT|count[2]~198 debounce:de_PTT|count[3]~199 debounce:de_PTT|count[4]~200 debounce:de_PTT|count[5]~201 debounce:de_PTT|count[6]~202 debounce:de_PTT|count[7]~203 debounce:de_PTT|count[8]~204 debounce:de_PTT|count[9]~205 debounce:de_PTT|count[10]~206 debounce:de_PTT|count[11]~207 debounce:de_PTT|count[12]~208 debounce:de_PTT|count[13]~209 debounce:de_PTT|count[14]~210 debounce:de_PTT|count[15]~211 debounce:de_PTT|count[16]~212 debounce:de_PTT|count[17]~213 debounce:de_PTT|count[18]~173 debounce:de_PTT|count[18] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.568 ns" { debounce:de_PTT|count[18] debounce:de_PTT|count[0]~196 debounce:de_PTT|count[1]~197 debounce:de_PTT|count[2]~198 debounce:de_PTT|count[3]~199 debounce:de_PTT|count[4]~200 debounce:de_PTT|count[5]~201 debounce:de_PTT|count[6]~202 debounce:de_PTT|count[7]~203 debounce:de_PTT|count[8]~204 debounce:de_PTT|count[9]~205 debounce:de_PTT|count[10]~206 debounce:de_PTT|count[11]~207 debounce:de_PTT|count[12]~208 debounce:de_PTT|count[13]~209 debounce:de_PTT|count[14]~210 debounce:de_PTT|count[15]~211 debounce:de_PTT|count[16]~212 debounce:de_PTT|count[17]~213 debounce:de_PTT|count[18]~173 debounce:de_PTT|count[18] } { 0.000ns 1.564ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CBCLK " "Info: No valid register-to-register data paths exist for clock \"CBCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IFCLK register TX_wait\[0\] register TX_wait\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"IFCLK\" between source register \"TX_wait\[0\]\" and destination register \"TX_wait\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TX_wait\[0\] 1 REG LCFF_X12_Y4_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y4_N27; Fanout = 4; REG Node = 'TX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { TX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns TX_wait\[0\]~689 2 COMB LCCOMB_X12_Y4_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y4_N26; Fanout = 1; COMB Node = 'TX_wait\[0\]~689'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { TX_wait[0] TX_wait[0]~689 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns TX_wait\[0\] 3 REG LCFF_X12_Y4_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X12_Y4_N27; Fanout = 4; REG Node = 'TX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { TX_wait[0]~689 TX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { TX_wait[0] TX_wait[0]~689 TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { TX_wait[0] TX_wait[0]~689 TX_wait[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.416 ns " "Info: + Latch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Destination clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.416 ns " "Info: - Launch edge is 10.416 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IFCLK 20.833 ns 10.416 ns inverted 50 " "Info: Clock period of Source clock \"IFCLK\" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.775 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.775 ns TX_wait\[0\] 3 REG LCFF_X12_Y4_N27 4 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.775 ns; Loc. = LCFF_X12_Y4_N27; Fanout = 4; REG Node = 'TX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.505 ns" { IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.72 % ) " "Info: Total cell delay = 1.796 ns ( 64.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 35.28 % ) " "Info: Total interconnect delay = 0.979 ns ( 35.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.775 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.775 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.775 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to source register is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.775 ns TX_wait\[0\] 3 REG LCFF_X12_Y4_N27 4 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.775 ns; Loc. = LCFF_X12_Y4_N27; Fanout = 4; REG Node = 'TX_wait\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.505 ns" { IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.72 % ) " "Info: Total cell delay = 1.796 ns ( 64.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 35.28 % ) " "Info: Total interconnect delay = 0.979 ns ( 35.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.775 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.775 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.775 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.775 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.775 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.775 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.775 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.775 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.775 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.775 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { TX_wait[0] TX_wait[0]~689 TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { TX_wait[0] TX_wait[0]~689 TX_wait[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.775 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.775 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.775 ns" { IFCLK IFCLK~clkctrl TX_wait[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.775 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[0] } { 0.000ns 0.000ns 0.140ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "BCLK register Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\] memory Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a9~porta_address_reg5 386 ps " "Info: Minimum slack time is 386 ps for clock \"BCLK\" between source register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\]\" and destination memory \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a9~porta_address_reg5\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.104 ns + Shortest register memory " "Info: + Shortest register to memory delay is 1.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\] 1 REG LCFF_X24_Y9_N15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N15; Fanout = 20; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "db/a_graycounter_r96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.176 ns) 1.104 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a9~porta_address_reg5 2 MEM M4K_X23_Y9 1 " "Info: 2: + IC(0.928 ns) + CELL(0.176 ns) = 1.104 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a9~porta_address_reg5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.104 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 332 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 15.94 % ) " "Info: Total cell delay = 0.176 ns ( 15.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.928 ns ( 84.06 % ) " "Info: Total interconnect delay = 0.928 ns ( 84.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.104 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.104 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } { 0.000ns 0.928ns } { 0.000ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.718 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.718 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source BCLK 40.690 ns 0.000 ns  50 " "Info: Clock period of Source clock \"BCLK\" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.755 ns + Smallest " "Info: + Smallest clock skew is 0.755 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK destination 4.264 ns + Longest memory " "Info: + Longest clock path from clock \"BCLK\" to destination memory is 4.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns BCLK 1 CLK PIN_127 678 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 678; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.444 ns) + CELL(0.835 ns) 4.264 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a9~porta_address_reg5 2 MEM M4K_X23_Y9 1 " "Info: 2: + IC(2.444 ns) + CELL(0.835 ns) = 4.264 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|altsyncram_vpu:fifo_ram\|altsyncram_aec1:altsyncram4\|ram_block5a9~porta_address_reg5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.279 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 332 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.820 ns ( 42.68 % ) " "Info: Total cell delay = 1.820 ns ( 42.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.444 ns ( 57.32 % ) " "Info: Total interconnect delay = 2.444 ns ( 57.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.264 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.264 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } { 0.000ns 0.000ns 2.444ns } { 0.000ns 0.985ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BCLK source 3.509 ns - Shortest register " "Info: - Shortest clock path from clock \"BCLK\" to source register is 3.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns BCLK 1 CLK PIN_127 678 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 678; CLK Node = 'BCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.666 ns) 3.509 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\] 2 REG LCFF_X24_Y9_N15 20 " "Info: 2: + IC(1.858 ns) + CELL(0.666 ns) = 3.509 ns; Loc. = LCFF_X24_Y9_N15; Fanout = 20; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_r96:rdptr_g1p\|power_modified_counter_values\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.524 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "db/a_graycounter_r96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 47.05 % ) " "Info: Total cell delay = 1.651 ns ( 47.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.858 ns ( 52.95 % ) " "Info: Total interconnect delay = 1.858 ns ( 52.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.509 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.509 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.858ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.264 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.264 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } { 0.000ns 0.000ns 2.444ns } { 0.000ns 0.985ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.509 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.509 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.858ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_r96.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_r96.tdf" 107 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/altsyncram_aec1.tdf" 332 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.264 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.264 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } { 0.000ns 0.000ns 2.444ns } { 0.000ns 0.985ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.509 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.509 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.858ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.104 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.104 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } { 0.000ns 0.928ns } { 0.000ns 0.176ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.264 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.264 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4|ram_block5a9~porta_address_reg5 } { 0.000ns 0.000ns 2.444ns } { 0.000ns 0.985ns 0.835ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.509 ns" { BCLK Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.509 ns" { BCLK BCLK~combout Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_r96:rdptr_g1p|power_modified_counter_values[5] } { 0.000ns 0.000ns 1.858ns } { 0.000ns 0.985ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK_24MHZ register I2SAudioOut:I2SAO\|TLV_state.000 register I2SAudioOut:I2SAO\|TLV_state.000 499 ps " "Info: Minimum slack time is 499 ps for clock \"CLK_24MHZ\" between source register \"I2SAudioOut:I2SAO\|TLV_state.000\" and destination register \"I2SAudioOut:I2SAO\|TLV_state.000\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2SAudioOut:I2SAO\|TLV_state.000 1 REG LCFF_X27_Y7_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO\|TLV_state.000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns I2SAudioOut:I2SAO\|Selector4~18 2 COMB LCCOMB_X27_Y7_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y7_N24; Fanout = 1; COMB Node = 'I2SAudioOut:I2SAO\|Selector4~18'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { I2SAudioOut:I2SAO|TLV_state.000 I2SAudioOut:I2SAO|Selector4~18 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns I2SAudioOut:I2SAO\|TLV_state.000 3 REG LCFF_X27_Y7_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO\|TLV_state.000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { I2SAudioOut:I2SAO|Selector4~18 I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { I2SAudioOut:I2SAO|TLV_state.000 I2SAudioOut:I2SAO|Selector4~18 I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { I2SAudioOut:I2SAO|TLV_state.000 I2SAudioOut:I2SAO|Selector4~18 I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.345 ns " "Info: + Latch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK_24MHZ 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Destination clock \"CLK_24MHZ\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.345 ns " "Info: - Launch edge is 20.345 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK_24MHZ 40.690 ns 20.345 ns inverted 50 " "Info: Clock period of Source clock \"CLK_24MHZ\" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 5.643 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 5.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_120 75 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 75; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.970 ns) 3.318 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] 2 REG LCFF_X27_Y7_N11 4 " "Info: 2: + IC(1.353 ns) + CELL(0.970 ns) = 3.318 ns; Loc. = LCFF_X27_Y7_N11; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.323 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 4.144 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G6 79 " "Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 4.144 ns; Loc. = CLKCTRL_G6; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.826 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 5.643 ns I2SAudioOut:I2SAO\|TLV_state.000 4 REG LCFF_X27_Y7_N25 3 " "Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 5.643 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO\|TLV_state.000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.499 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 46.62 % ) " "Info: Total cell delay = 2.631 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.012 ns ( 53.38 % ) " "Info: Total interconnect delay = 3.012 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.643 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.643 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ source 5.643 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_24MHZ\" to source register is 5.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_120 75 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 75; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.970 ns) 3.318 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] 2 REG LCFF_X27_Y7_N11 4 " "Info: 2: + IC(1.353 ns) + CELL(0.970 ns) = 3.318 ns; Loc. = LCFF_X27_Y7_N11; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.323 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 4.144 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G6 79 " "Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 4.144 ns; Loc. = CLKCTRL_G6; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.826 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 5.643 ns I2SAudioOut:I2SAO\|TLV_state.000 4 REG LCFF_X27_Y7_N25 3 " "Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 5.643 ns; Loc. = LCFF_X27_Y7_N25; Fanout = 3; REG Node = 'I2SAudioOut:I2SAO\|TLV_state.000'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.499 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 46.62 % ) " "Info: Total cell delay = 2.631 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.012 ns ( 53.38 % ) " "Info: Total interconnect delay = 3.012 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.643 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.643 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.643 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.643 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.643 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.643 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "DigAudioOut48k16bI2S.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/DigAudioOut48k16bI2S.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.643 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.643 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.643 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.643 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { I2SAudioOut:I2SAO|TLV_state.000 I2SAudioOut:I2SAO|Selector4~18 I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { I2SAudioOut:I2SAO|TLV_state.000 I2SAudioOut:I2SAO|Selector4~18 I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.643 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.643 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.643 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.643 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl I2SAudioOut:I2SAO|TLV_state.000 } { 0.000ns 0.000ns 1.353ns 0.826ns 0.833ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "FX2_CLK register debounce:de_PTT\|clean_pb register debounce:de_PTT\|clean_pb 499 ps " "Info: Minimum slack time is 499 ps for clock \"FX2_CLK\" between source register \"debounce:de_PTT\|clean_pb\" and destination register \"debounce:de_PTT\|clean_pb\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:de_PTT\|clean_pb 1 REG LCFF_X15_Y3_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N1; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns debounce:de_PTT\|clean_pb~106 2 COMB LCCOMB_X15_Y3_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y3_N0; Fanout = 1; COMB Node = 'debounce:de_PTT\|clean_pb~106'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.393 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~106 } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X15_Y3_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y3_N1; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { debounce:de_PTT|clean_pb~106 debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~106 debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~106 debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source FX2_CLK 41.666 ns 0.000 ns  50 " "Info: Clock period of Source clock \"FX2_CLK\" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.781 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to destination register is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.781 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X15_Y3_N1 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.781 ns; Loc. = LCFF_X15_Y3_N1; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.498 ns" { FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.94 % ) " "Info: Total cell delay = 1.806 ns ( 64.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.06 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.781 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.781 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.781 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2_CLK\" to source register is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.781 ns debounce:de_PTT\|clean_pb 3 REG LCFF_X15_Y3_N1 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.781 ns; Loc. = LCFF_X15_Y3_N1; Fanout = 2; REG Node = 'debounce:de_PTT\|clean_pb'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.498 ns" { FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.94 % ) " "Info: Total cell delay = 1.806 ns ( 64.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.06 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.781 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.781 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.781 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.781 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.781 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.781 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "debounce.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/debounce.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.781 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.781 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.781 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.781 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~106 debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.501 ns" { debounce:de_PTT|clean_pb debounce:de_PTT|clean_pb~106 debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.781 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.781 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.781 ns" { FX2_CLK FX2_CLK~clkctrl debounce:de_PTT|clean_pb } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.781 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl debounce:de_PTT|clean_pb } { 0.000ns 0.000ns 0.143ns 0.832ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "TX_wait\[1\] FLAGC IFCLK 8.199 ns register " "Info: tsu for register \"TX_wait\[1\]\" (data pin = \"FLAGC\", clock pin = \"IFCLK\") is 8.199 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.014 ns + Longest pin register " "Info: + Longest pin to register delay is 11.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.721 ns) + CELL(0.499 ns) 8.235 ns Selector35~214 2 COMB LCCOMB_X4_Y4_N16 4 " "Info: 2: + IC(6.721 ns) + CELL(0.499 ns) = 8.235 ns; Loc. = LCCOMB_X4_Y4_N16; Fanout = 4; COMB Node = 'Selector35~214'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.220 ns" { FLAGC Selector35~214 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 599 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.206 ns) 9.844 ns TX_wait\[0\]~691 3 COMB LCCOMB_X12_Y4_N24 7 " "Info: 3: + IC(1.403 ns) + CELL(0.206 ns) = 9.844 ns; Loc. = LCCOMB_X12_Y4_N24; Fanout = 7; COMB Node = 'TX_wait\[0\]~691'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.609 ns" { Selector35~214 TX_wait[0]~691 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.855 ns) 11.014 ns TX_wait\[1\] 4 REG LCFF_X12_Y4_N3 3 " "Info: 4: + IC(0.315 ns) + CELL(0.855 ns) = 11.014 ns; Loc. = LCFF_X12_Y4_N3; Fanout = 3; REG Node = 'TX_wait\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.170 ns" { TX_wait[0]~691 TX_wait[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.575 ns ( 23.38 % ) " "Info: Total cell delay = 2.575 ns ( 23.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.439 ns ( 76.62 % ) " "Info: Total interconnect delay = 8.439 ns ( 76.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.014 ns" { FLAGC Selector35~214 TX_wait[0]~691 TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.014 ns" { FLAGC FLAGC~combout Selector35~214 TX_wait[0]~691 TX_wait[1] } { 0.000ns 0.000ns 6.721ns 1.403ns 0.315ns } { 0.000ns 1.015ns 0.499ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.775 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.775 ns TX_wait\[1\] 3 REG LCFF_X12_Y4_N3 3 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.775 ns; Loc. = LCFF_X12_Y4_N3; Fanout = 3; REG Node = 'TX_wait\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.505 ns" { IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.72 % ) " "Info: Total cell delay = 1.796 ns ( 64.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 35.28 % ) " "Info: Total interconnect delay = 0.979 ns ( 35.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.775 ns" { IFCLK IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.775 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[1] } { 0.000ns 0.000ns 0.140ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.014 ns" { FLAGC Selector35~214 TX_wait[0]~691 TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.014 ns" { FLAGC FLAGC~combout Selector35~214 TX_wait[0]~691 TX_wait[1] } { 0.000ns 0.000ns 6.721ns 1.403ns 0.315ns } { 0.000ns 1.015ns 0.499ns 0.206ns 0.855ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.775 ns" { IFCLK IFCLK~clkctrl TX_wait[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.775 ns" { IFCLK IFCLK~combout IFCLK~clkctrl TX_wait[1] } { 0.000ns 0.000ns 0.140ns 0.839ns } { 0.000ns 1.130ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK LED\[0\] Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[6\]~_DUP_REG 15.221 ns register " "Info: tco from clock \"IFCLK\" to destination pin \"LED\[0\]\" through register \"Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[6\]~_DUP_REG\" is 15.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 6.105 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to source register is 6.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.270 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.140 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.970 ns) 3.067 ns SLRD~reg0 3 REG LCFF_X4_Y4_N23 3 " "Info: 3: + IC(0.827 ns) + CELL(0.970 ns) = 3.067 ns; Loc. = LCFF_X4_Y4_N23; Fanout = 3; REG Node = 'SLRD~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.797 ns" { IFCLK~clkctrl SLRD~reg0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 677 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.000 ns) 4.618 ns SLRD~reg0clkctrl 4 COMB CLKCTRL_G3 307 " "Info: 4: + IC(1.551 ns) + CELL(0.000 ns) = 4.618 ns; Loc. = CLKCTRL_G3; Fanout = 307; COMB Node = 'SLRD~reg0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.551 ns" { SLRD~reg0 SLRD~reg0clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.666 ns) 6.105 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[6\]~_DUP_REG 5 REG LCFF_X18_Y7_N25 1 " "Info: 5: + IC(0.821 ns) + CELL(0.666 ns) = 6.105 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[6\]~_DUP_REG'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.487 ns" { SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]~_DUP_REG } "NODE_NAME" } } { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 45.31 % ) " "Info: Total cell delay = 2.766 ns ( 45.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.339 ns ( 54.69 % ) " "Info: Total interconnect delay = 3.339 ns ( 54.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.105 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]~_DUP_REG } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.105 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]~_DUP_REG } { 0.000ns 0.000ns 0.140ns 0.827ns 1.551ns 0.821ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.812 ns + Longest register pin " "Info: + Longest register to pin delay is 8.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[6\]~_DUP_REG 1 REG LCFF_X18_Y7_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N25; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|a_graycounter_mk6:wrptr_gp\|power_modified_counter_values\[6\]~_DUP_REG'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]~_DUP_REG } "NODE_NAME" } } { "db/a_graycounter_mk6.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/a_graycounter_mk6.tdf" 106 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.651 ns) 1.121 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|wrfull_eq_comp_aeb_int~99_BDD2 2 COMB LCCOMB_X18_Y7_N28 1 " "Info: 2: + IC(0.470 ns) + CELL(0.651 ns) = 1.121 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|wrfull_eq_comp_aeb_int~99_BDD2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.121 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]~_DUP_REG Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 } "NODE_NAME" } } { "db/dcfifo_q2b1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_q2b1.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.614 ns) 2.440 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|wrfull_eq_comp_aeb_int~96 3 COMB LCCOMB_X18_Y7_N6 2 " "Info: 3: + IC(0.705 ns) + CELL(0.614 ns) = 2.440 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|wrfull_eq_comp_aeb_int~96'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.319 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~96 } "NODE_NAME" } } { "db/dcfifo_q2b1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_q2b1.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.018 ns Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X18_Y7_N0 241 " "Info: 4: + IC(0.372 ns) + CELL(0.206 ns) = 3.018 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 241; COMB Node = 'Rx_fifo:Rx_fifo\|dcfifo:dcfifo_component\|dcfifo_q2b1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.578 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_q2b1.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/dcfifo_q2b1.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(3.296 ns) 8.812 ns LED\[0\] 5 PIN PIN_67 0 " "Info: 5: + IC(2.498 ns) + CELL(3.296 ns) = 8.812 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.794 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 225 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.767 ns ( 54.10 % ) " "Info: Total cell delay = 4.767 ns ( 54.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.045 ns ( 45.90 % ) " "Info: Total interconnect delay = 4.045 ns ( 45.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.812 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]~_DUP_REG Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.812 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]~_DUP_REG Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } { 0.000ns 0.470ns 0.705ns 0.372ns 2.498ns } { 0.000ns 0.651ns 0.614ns 0.206ns 3.296ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.105 ns" { IFCLK IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]~_DUP_REG } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.105 ns" { IFCLK IFCLK~combout IFCLK~clkctrl SLRD~reg0 SLRD~reg0clkctrl Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]~_DUP_REG } { 0.000ns 0.000ns 0.140ns 0.827ns 1.551ns 0.821ns } { 0.000ns 1.130ns 0.000ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.812 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]~_DUP_REG Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.812 ns" { Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|a_graycounter_mk6:wrptr_gp|power_modified_counter_values[6]~_DUP_REG Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~99_BDD2 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~96 Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_q2b1:auto_generated|wrfull_eq_comp_aeb_int~0 LED[0] } { 0.000ns 0.470ns 0.705ns 0.372ns 2.498ns } { 0.000ns 0.651ns 0.614ns 0.206ns 3.296ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGC LED\[1\] 11.668 ns Longest " "Info: Longest tpd from source pin \"FLAGC\" to destination pin \"LED\[1\]\" is 11.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns FLAGC 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.367 ns) + CELL(3.286 ns) 11.668 ns LED\[1\] 2 PIN PIN_68 0 " "Info: 2: + IC(7.367 ns) + CELL(3.286 ns) = 11.668 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.653 ns" { FLAGC LED[1] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 225 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.301 ns ( 36.86 % ) " "Info: Total cell delay = 4.301 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.367 ns ( 63.14 % ) " "Info: Total interconnect delay = 7.367 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.668 ns" { FLAGC LED[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.668 ns" { FLAGC FLAGC~combout LED[1] } { 0.000ns 0.000ns 7.367ns } { 0.000ns 1.015ns 3.286ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Tx_q\[0\] CDOUT CLK_24MHZ -1.722 ns register " "Info: th for register \"Tx_q\[0\]\" (data pin = \"CDOUT\", clock pin = \"CLK_24MHZ\") is -1.722 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_24MHZ destination 5.625 ns + Longest register " "Info: + Longest clock path from clock \"CLK_24MHZ\" to destination register is 5.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLK_24MHZ 1 CLK PIN_120 75 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_120; Fanout = 75; CLK Node = 'CLK_24MHZ'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLK_24MHZ } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.970 ns) 3.318 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\] 2 REG LCFF_X27_Y7_N11 4 " "Info: 2: + IC(1.353 ns) + CELL(0.970 ns) = 3.318 ns; Loc. = LCFF_X27_Y7_N11; Fanout = 4; REG Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.323 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 4.144 ns clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl 3 COMB CLKCTRL_G6 79 " "Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 4.144 ns; Loc. = CLKCTRL_G6; Fanout = 79; COMB Node = 'clocks:clocks\|lpm_counter:lpm_counter_component\|cntr_tkh:auto_generated\|safe_q\[2\]~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.826 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl } "NODE_NAME" } } { "db/cntr_tkh.tdf" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/db/cntr_tkh.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 5.625 ns Tx_q\[0\] 4 REG LCFF_X15_Y6_N29 2 " "Info: 4: + IC(0.815 ns) + CELL(0.666 ns) = 5.625 ns; Loc. = LCFF_X15_Y6_N29; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.481 ns" { clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 517 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 46.77 % ) " "Info: Total cell delay = 2.631 ns ( 46.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.994 ns ( 53.23 % ) " "Info: Total interconnect delay = 2.994 ns ( 53.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.625 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.625 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 1.353ns 0.826ns 0.815ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 517 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.653 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CDOUT 1 PIN PIN_117 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'CDOUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CDOUT } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.198 ns) + CELL(0.460 ns) 7.653 ns Tx_q\[0\] 2 REG LCFF_X15_Y6_N29 2 " "Info: 2: + IC(6.198 ns) + CELL(0.460 ns) = 7.653 ns; Loc. = LCFF_X15_Y6_N29; Fanout = 2; REG Node = 'Tx_q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.658 ns" { CDOUT Tx_q[0] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.v" 517 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 19.01 % ) " "Info: Total cell delay = 1.455 ns ( 19.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.198 ns ( 80.99 % ) " "Info: Total interconnect delay = 6.198 ns ( 80.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.653 ns" { CDOUT Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.653 ns" { CDOUT CDOUT~combout Tx_q[0] } { 0.000ns 0.000ns 6.198ns } { 0.000ns 0.995ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.625 ns" { CLK_24MHZ clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.625 ns" { CLK_24MHZ CLK_24MHZ~combout clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2] clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated|safe_q[2]~clkctrl Tx_q[0] } { 0.000ns 0.000ns 1.353ns 0.826ns 0.815ns } { 0.000ns 0.995ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.653 ns" { CDOUT Tx_q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.653 ns" { CDOUT CDOUT~combout Tx_q[0] } { 0.000ns 0.000ns 6.198ns } { 0.000ns 0.995ns 0.460ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 22:18:11 2006 " "Info: Processing ended: Fri Aug 11 22:18:11 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
