INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SPI_3MHz_20220113/Cmod-A7_SPI_3MHz_20220113.srcs/sources_1/new/CHAT_CHK_BTN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CHAT_CHK_BTN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SPI_3MHz_20220113/Cmod-A7_SPI_3MHz_20220113.srcs/sim_1/new/CMODA7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMODA7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SPI_3MHz_20220113/Cmod-A7_SPI_3MHz_20220113.srcs/sources_1/imports/new/FPGA_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SPI_3MHz_20220113/Cmod-A7_SPI_3MHz_20220113.srcs/sim_1/new/HOST_SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HOST_SPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SPI_3MHz_20220113/Cmod-A7_SPI_3MHz_20220113.srcs/sim_1/new/TOPBOTTOM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPBOTTOM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SPI_3MHz_20220113/Cmod-A7_SPI_3MHz_20220113.srcs/sim_1/imports/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
