
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105359                       # Number of seconds simulated
sim_ticks                                105359465196                       # Number of ticks simulated
final_tick                               632461528104                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121102                       # Simulator instruction rate (inst/s)
host_op_rate                                   156702                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1496303                       # Simulator tick rate (ticks/s)
host_mem_usage                               67348616                       # Number of bytes of host memory used
host_seconds                                 70413.19                       # Real time elapsed on the host
sim_insts                                  8527212523                       # Number of instructions simulated
sim_ops                                   11033900285                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1740800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1233024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1833856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1819520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1224704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1748480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1815552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       969600                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12423552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38016                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4576000                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4576000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13600                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9633                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14327                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14215                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         9568                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        13660                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14184                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         7575                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 97059                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           35750                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                35750                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        44951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16522483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11703021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        42521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17405707                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        40091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17269640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        49810                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11624053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     16595377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        40091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17231978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49810                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9202780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               117915860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        44951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        42521                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        40091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        49810                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        40091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49810                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             360822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43432263                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43432263                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43432263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        44951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16522483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11703021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        42521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17405707                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        40091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17269640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        49810                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11624053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     16595377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        40091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17231978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49810                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9202780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161348123                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               252660589                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20675190                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16957221                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2022260                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8568587                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8087817                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2121291                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90401                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197356074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117492795                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20675190                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10209108                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25850685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5727915                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5920674                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12154221                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2007289                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232801654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206950969     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2799370      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3242595      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1781667      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2069380      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126855      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          766242      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1999387      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12065189      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232801654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081830                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465022                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195774113                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7532620                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25644969                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       194637                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3655309                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3353446                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18912                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143426435                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93829                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3655309                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196077406                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2740321                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3934498                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25549194                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       844920                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143338866                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          224                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        221446                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       393791                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199219123                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667433934                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667433934                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        28927399                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37524                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20908                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2261675                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13676314                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7456629                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197784                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1651424                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143127743                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37600                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135309869                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       184442                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17772792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41093340                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4151                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232801654                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581224                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270400                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175779104     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22940932      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12321439      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8529857      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7456660      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3819189      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       913852      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594177      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       446444      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232801654                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35637     12.22%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        124469     42.69%     54.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131425     45.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113261492     83.71%     83.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2117298      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12510767      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7403728      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135309869                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535540                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291531                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503897362                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160939408                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133083143                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135601400                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       343365                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2392632                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          836                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1279                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155958                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8289                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3655309                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2242767                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       146105                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143165463                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        57546                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13676314                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7456629                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20891                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        103411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1279                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1134592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2307577                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133330664                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11753812                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1979202                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19155529                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18660023                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7401717                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527707                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133085177                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133083143                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79111702                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207173678                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526727                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381862                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20478730                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033980                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229146345                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535413                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354534                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179031564     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23237377     10.14%     88.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9736077      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5855683      2.56%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4052936      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2618855      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1356319      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092888      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2164646      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229146345                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584353                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283682                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607969                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496074                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2164646                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370147650                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          289988644                       # The number of ROB writes
system.switch_cpus0.timesIdled                3019720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19858935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.526606                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.526606                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395788                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395788                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601476302                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184716739                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133869377                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33418                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus1.numCycles               252660589                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20930514                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17126068                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2043748                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8612676                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8231115                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2161966                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93066                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201473956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117076416                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20930514                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10393081                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24435095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5586451                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4253887                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12326721                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2045556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    233679055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       209243960     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1143279      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1809583      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2449385      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2518927      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2130297      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1192333      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1770625      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11420666      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    233679055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082840                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463374                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199424824                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6320328                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24391774                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26387                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3515740                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3445266                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143643970                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1971                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3515740                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199973849                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1341877                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3724826                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23876151                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1246610                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143592422                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          178                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        169686                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       543808                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    200378712                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    668024413                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    668024413                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173694760                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26683927                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35642                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18566                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3730095                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13430927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7284175                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85711                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1729066                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143415738                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35771                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136176871                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18688                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15875759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38050705                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1334                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    233679055                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582752                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273539                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176057851     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23692206     10.14%     85.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11997658      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9061850      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7115196      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2875197      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1811467      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       942812      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       124818      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    233679055                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26301     11.65%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         82873     36.71%     48.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       116607     51.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114526867     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2035255      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17073      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12336502      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7261174      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136176871                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538972                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             225781                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001658                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    506277266                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159327818                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134136076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136402652                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       278075                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2146986                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          552                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       105719                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3515740                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1059254                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120991                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143451654                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        56916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13430927                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7284175                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18569                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        102350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          552                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1187051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1149297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2336348                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134300133                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11608511                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1876738                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18869410                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19084021                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7260899                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.531544                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134136332                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134136076                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77001125                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207479543                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530894                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371126                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101252895                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124590569                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18861112                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34437                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2069582                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    230163315                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541314                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.390342                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    179060232     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25328441     11.00%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9568945      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4560119      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3842981      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2205381      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1930447      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       871782      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2794987      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    230163315                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101252895                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124590569                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18462395                       # Number of memory references committed
system.switch_cpus1.commit.loads             11283939                       # Number of loads committed
system.switch_cpus1.commit.membars              17180                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17966258                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112254515                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2565584                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2794987                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           370819307                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          290419172                       # The number of ROB writes
system.switch_cpus1.timesIdled                3050976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18981534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101252895                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124590569                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101252895                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.495342                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.495342                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400747                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400747                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       604454136                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186851712                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133174046                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34406                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               252660589                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19283974                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17206997                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1532242                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12729647                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12554728                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1158066                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        46134                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    203510257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             109503153                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19283974                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13712794                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24401855                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5028390                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2862775                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12309971                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1504158                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    234262383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.767105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       209860528     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3715906      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1879124      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3668470      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1180440      0.50%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3395503      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          537549      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          876645      0.37%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9148218      3.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    234262383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076324                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.433400                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       201082514                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5337471                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24353310                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19666                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3469421                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1834269                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18075                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     122531401                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        34125                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3469421                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       201355398                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3173726                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1335037                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24105061                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       823734                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     122362176                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          121                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         95026                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       655825                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    160405705                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    554588225                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    554588225                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    130136217                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30269488                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16455                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8322                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1798559                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22007401                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3595995                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        23446                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       820158                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         121723546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16513                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        113985910                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        73674                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21913542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     44906194                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    234262383                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486574                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.099214                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    184275291     78.66%     78.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15780172      6.74%     85.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     16671408      7.12%     92.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9729059      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5000904      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1254771      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1486688      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        34574      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        29516      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    234262383                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         191514     57.51%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         76940     23.10%     80.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        64582     19.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     89420872     78.45%     78.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       896294      0.79%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8135      0.01%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20094307     17.63%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3566302      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     113985910                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.451142                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             333036                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002922                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    462640913                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    143653907                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    111102272                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     114318946                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        91544                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4455098                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        87565                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3469421                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2107696                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       102847                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    121740139                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5100                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22007401                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3595995                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8318                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         40842                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1822                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1031287                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       593864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1625151                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    112539292                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19809193                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1446618                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23375314                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17105797                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3566121                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.445417                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             111126066                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            111102272                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67222556                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        146573398                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.439729                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458627                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88506596                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     99673177                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22071212                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1522580                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    230792962                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.431873                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.302784                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    193665132     83.91%     83.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14595900      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9370741      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2951461      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4892332      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       953207      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       606405      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       554653      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3203131      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    230792962                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88506596                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      99673177                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21060733                       # Number of memory references committed
system.switch_cpus2.commit.loads             17552303                       # Number of loads committed
system.switch_cpus2.commit.membars               8186                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15290272                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         87114132                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1248861                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3203131                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           349333895                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          246960942                       # The number of ROB writes
system.switch_cpus2.timesIdled                4511893                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18398206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88506596                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             99673177                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88506596                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.854709                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.854709                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.350298                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.350298                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       523035614                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      144796680                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      130073289                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16390                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               252660589                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19283265                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17205759                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1531996                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12736579                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12558278                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1159069                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        46126                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    203541961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             109503474                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19283265                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13717347                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24403239                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5026642                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2858550                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12311906                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1504398                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    234289784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.523824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.766930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       209886545     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3715325      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1878152      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3669571      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1183289      0.51%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3396392      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          538107      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          876817      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9145586      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    234289784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076321                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.433401                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       201098063                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5349047                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24355194                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19551                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3467928                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1834383                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18073                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     122534458                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34198                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3467928                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       201372354                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3187616                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1329915                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24106444                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       825521                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     122367028                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         94571                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       658287                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    160409522                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    554612654                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    554612654                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    130159995                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30249525                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16443                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8308                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1797789                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22009138                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3597000                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23114                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       820789                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         121731814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        114003226                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        73318                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21904453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     44875722                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           94                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    234289784                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.486591                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.099208                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184291941     78.66%     78.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15787477      6.74%     85.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16672110      7.12%     92.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9732216      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5000367      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1254274      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1487257      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        34635      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        29507      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    234289784                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         191488     57.44%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77241     23.17%     80.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        64667     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89431829     78.45%     78.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       896316      0.79%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8136      0.01%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20099634     17.63%     96.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3567311      3.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     114003226                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.451211                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             333396                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002924                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    462702950                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    143653056                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    111119917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     114336622                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        90244                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4453725                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        87904                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3467928                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2112997                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       103161                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    121748395                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         5017                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22009138                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3597000                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8305                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40631                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1782                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1032266                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       592847                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1625113                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    112558786                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19814140                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1444440                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23381268                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17108330                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3567128                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.445494                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             111144001                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            111119917                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         67230926                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        146597894                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.439799                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458608                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88522598                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     99691393                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22061316                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1522335                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    230821856                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.431898                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.302771                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    193685067     83.91%     83.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14600089      6.33%     90.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9373868      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2951068      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4893498      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       953912      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       606493      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       555034      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3202827      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    230821856                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88522598                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      99691393                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21064508                       # Number of memory references committed
system.switch_cpus3.commit.loads             17555412                       # Number of loads committed
system.switch_cpus3.commit.membars               8186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15293081                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         87130086                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1249111                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3202827                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           349371413                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          246976027                       # The number of ROB writes
system.switch_cpus3.timesIdled                4511458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18370805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88522598                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             99691393                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88522598                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.854193                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.854193                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.350362                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.350362                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       523125672                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      144818021                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130077399                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16390                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus4.numCycles               252660589                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20905877                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17105733                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2047464                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8736990                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8237119                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2161658                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        93324                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    201499363                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             116864462                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20905877                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10398777                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24408272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5572019                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4257770                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12328572                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2049069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    233663380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.956708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       209255108     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1143463      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1811629      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2450309      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2519691      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2130052      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1187972      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1770571      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11394585      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    233663380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082743                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462535                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       199453679                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6320679                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24364934                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        26487                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3497599                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3440892                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     143417864                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1986                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3497599                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       200001407                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1345112                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3724780                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23850554                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1243926                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     143364980                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          155                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        169431                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       542558                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    200065278                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    666927127                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    666927127                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    173635493                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        26429780                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35874                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18804                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3724017                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13426486                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7274515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        85616                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1723014                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143190522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36003                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        136075035                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18604                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     15685909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     37427037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1577                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    233663380                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582355                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273109                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    176068316     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23691165     10.14%     85.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12004176      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9045515      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7105589      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2868254      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1812064      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       943445      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       124856      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    233663380                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          25445     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         82827     36.63%     47.88% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       117862     52.12%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    114448246     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2027740      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17067      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12330573      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7251409      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     136075035                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538569                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             226134                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    506058188                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    158912991                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    134026022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     136301169                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       275702                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2146408                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          560                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        98518                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3497599                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1063668                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       121090                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143226671                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        54800                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13426486                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7274515                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18807                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        102507                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          560                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1192896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1147602                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2340498                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    134188964                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11602601                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1886071                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18853729                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19074943                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7251128                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531104                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             134026273                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            134026022                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         76938827                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        207309044                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530459                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371131                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    101218340                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    124548031                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18678653                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34426                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2073291                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    230165781                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541123                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.390119                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    179081695     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     25316843     11.00%     88.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9566648      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4557323      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3843307      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2205136      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1929923      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       871771      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2793135      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    230165781                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    101218340                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     124548031                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18456072                       # Number of memory references committed
system.switch_cpus4.commit.loads             11280075                       # Number of loads committed
system.switch_cpus4.commit.membars              17174                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17960127                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        112216180                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2564707                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2793135                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           370598628                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          289951030                       # The number of ROB writes
system.switch_cpus4.timesIdled                3054769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               18997209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          101218340                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            124548031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    101218340                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.496194                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.496194                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400610                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400610                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       603961233                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      186704737                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      132948404                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         34396                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus5.numCycles               252660589                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20676749                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16955374                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2023468                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8577237                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8088666                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2120893                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        90611                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    197339669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             117528161                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20676749                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10209559                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             25854533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5738845                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5905025                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12155967                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2008365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    232783235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       206928702     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         2800677      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         3238881      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         1781537      0.77%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2068546      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1126672      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          767447      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         2002482      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12068291      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    232783235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081836                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465162                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       195756729                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7518064                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25648396                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles       194944                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3665096                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3357085                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18913                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     143469249                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        93483                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3665096                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196060120                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        2739799                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3919720                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         25552795                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       845699                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     143382648                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          205                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        222134                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       393614                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    199260073                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    667639440                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    667639440                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    170210441                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29049632                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        37465                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        20867                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2257896                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13678185                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7459878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       197097                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1657053                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143173141                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        37536                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        135311077                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       186595                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17875866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     41327047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         4104                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    232783235                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581275                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.270470                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    175764063     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22936050      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12321560      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8529737      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7457647      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3819844      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       913906      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       593972      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       446456      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    232783235                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          35683     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        124785     42.76%     54.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       131360     45.01%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    113262220     83.71%     83.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2117091      1.56%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16576      0.01%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12508553      9.24%     94.53% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7406637      5.47%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     135311077                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.535545                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             291828                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002157                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    503883812                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    161087809                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    133077062                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     135602905                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       341805                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2399879                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          891                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1269                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       162678                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8289                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3665096                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2242640                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       147221                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143210800                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        57131                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13678185                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7459878                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        20841                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        103703                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1269                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1173166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1136136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2309302                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133326288                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11748111                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1984789                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19152825                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18655949                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7404714                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.527689                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             133079165                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            133077062                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         79097714                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        207182601                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.526703                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381778                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     99952358                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122629409                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20582625                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        33432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2035110                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    229118139                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.535223                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.354384                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    179028128     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23226336     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9732053      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5852117      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4049682      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2616631      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1355873      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1093057      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2164262      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    229118139                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     99952358                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122629409                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18575506                       # Number of memory references committed
system.switch_cpus5.commit.loads             11278306                       # Number of loads committed
system.switch_cpus5.commit.membars              16680                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17550449                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110555237                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2494881                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2164262                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           370165235                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290089241                       # The number of ROB writes
system.switch_cpus5.timesIdled                3020830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               19877354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           99952358                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122629409                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     99952358                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.527810                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.527810                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.395599                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.395599                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       601435962                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      184700622                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133901633                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         33400                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus6.numCycles               252660589                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19277532                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17206319                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1533106                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     12750560                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        12555327                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1158100                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46247                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    203541843                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             109489742                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19277532                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     13713427                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24407842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5029221                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       2861203                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12312196                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1505034                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    234298355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.523748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.766718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       209890513     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3716101      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1884117      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3674672      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1181945      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3395279      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          537278      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          870386      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         9148064      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    234298355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.076298                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.433347                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       201084287                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5365657                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24359255                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19769                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3469386                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1828226                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18081                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     122518705                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        34100                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3469386                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       201360358                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3193588                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1336071                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24109514                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       829432                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     122349712                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          120                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         94763                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       661879                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    160400349                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    554568304                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    554568304                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    130141700                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30258608                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16458                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8324                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1806567                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     22015357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3595704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        23377                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       820248                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         121718276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        113985407                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        73282                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     21904559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     44907446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          111                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    234298355                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.486497                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.099131                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    184308608     78.66%     78.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15785082      6.74%     85.40% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     16670128      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9727330      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      5002730      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1253562      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1486627      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        34717      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        29571      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    234298355                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         191285     57.47%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         76879     23.10%     80.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        64665     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     89416377     78.45%     78.45% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       896228      0.79%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8135      0.01%     79.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     20098505     17.63%     96.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3566162      3.13%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     113985407                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.451140                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             332829                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    462675279                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    143639658                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    111097691                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     114318236                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        89617                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4462720                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        87072                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3469386                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2114055                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       103850                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    121734876                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        15039                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     22015357                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3595704                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8322                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         40663                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1862                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1031776                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       594019                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1625795                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    112539269                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     19813691                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1446137                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            23379674                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17103716                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3565983                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.445417                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             111121631                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            111097691                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         67226073                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        146580866                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.439711                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.458628                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     88509742                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     99677040                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22062134                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1523432                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    230828969                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.431822                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.302655                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    193697998     83.91%     83.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     14597891      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9370816      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2951273      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4892944      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       954560      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       606701      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       555372      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3201414      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    230828969                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     88509742                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      99677040                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21061266                       # Number of memory references committed
system.switch_cpus6.commit.loads             17552634                       # Number of loads committed
system.switch_cpus6.commit.membars               8186                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15290828                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         87117595                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1248934                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3201414                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           349366404                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          246950504                       # The number of ROB writes
system.switch_cpus6.timesIdled                4511023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               18362234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           88509742                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             99677040                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     88509742                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.854608                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.854608                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.350311                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.350311                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       523041379                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      144791058                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      130059475                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16392                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus7.numCycles               252660589                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        22970312                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19127165                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2088741                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8766640                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8406623                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2471214                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        96686                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    199865292                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             125995842                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           22970312                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10877837                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             26266423                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5813120                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6249962                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12412115                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1996948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    236087123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.655887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.031550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       209820700     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1611031      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2036529      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3234152      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1350949      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1741180      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2030808      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          928854      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13332920      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    236087123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090914                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498676                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       198688117                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7540334                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         26141332                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        12451                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3704887                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3494472                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          559                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     154013977                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2315                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3704887                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       198889846                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         643105                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      6335433                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         25952047                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       561798                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     153063866                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         80949                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       391753                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    213796566                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    711800553                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    711800553                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    178931736                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        34864795                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37093                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19348                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1975865                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     14330559                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7493807                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84065                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1691252                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         149450241                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        143390360                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       144426                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18104714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36835419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1434                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    236087123                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607362                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328134                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    175331745     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     27708276     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11330833      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6349031      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8602195      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2648094      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2605400      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1400717      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       110832      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    236087123                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         990104     79.07%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        134263     10.72%     89.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       127890     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    120804576     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1959934      1.37%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17745      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13137273      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7470832      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     143390360                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567522                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1252257                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008733                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    524264524                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    167592860                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    139662176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     144642617                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       106393                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2700765                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          675                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       103643                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3704887                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         489189                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        61641                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    149487481                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       118241                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     14330559                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7493807                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19348                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         53706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           66                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          675                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1236817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1173888                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2410705                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    140895456                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     12924446                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2494902                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            20394587                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19926413                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7470141                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557647                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             139662629                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            139662176                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         83681849                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        224801769                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552766                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372247                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    104098836                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    128274124                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21213977                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        35798                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2106628                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    232382236                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.551996                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.372549                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178094511     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     27513438     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9987727      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4976442      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4550961      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1911157      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1893380      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       900963      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2553657      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    232382236                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    104098836                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     128274124                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19019955                       # Number of memory references committed
system.switch_cpus7.commit.loads             11629791                       # Number of loads committed
system.switch_cpus7.commit.membars              17858                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18593234                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        115488310                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2648860                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2553657                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           379315952                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          302681132                       # The number of ROB writes
system.switch_cpus7.timesIdled                3032627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16573466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          104098836                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            128274124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    104098836                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.427122                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.427122                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.412011                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.412011                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       633974635                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      195163297                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      142438625                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         35768                       # number of misc regfile writes
system.l2.replacements                          97075                       # number of replacements
system.l2.tagsinuse                      32764.423678                       # Cycle average of tags in use
system.l2.total_refs                          1612782                       # Total number of references to valid blocks.
system.l2.sampled_refs                         129840                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.421303                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           296.905184                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.107879                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3169.043367                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.191757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2293.457016                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.674584                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3260.890019                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.907660                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3225.309664                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     11.010737                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2268.014182                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      9.953072                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3149.787879                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.515542                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3210.846707                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      9.572854                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1730.073236                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1380.121574                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1074.351819                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1400.033693                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1420.413705                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1092.588950                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1393.331306                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1432.389473                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            892.931821                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009061                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.096712                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000281                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.069991                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.099514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000272                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.098429                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000336                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.069214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.096124                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.097987                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.052798                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.042118                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.032787                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.042726                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.043348                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.033343                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.042521                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.043713                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.027250                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999891                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        42435                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31627                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40771                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        40881                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        31677                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        42440                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        40982                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        29025                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  299850                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            92168                       # number of Writeback hits
system.l2.Writeback_hits::total                 92168                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          210                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1047                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        42591                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31782                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40843                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        40955                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        31830                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        42596                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        41053                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        29235                       # number of demand (read+write) hits
system.l2.demand_hits::total                   300897                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        42591                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31782                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40843                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        40955                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        31830                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        42596                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        41053                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        29235                       # number of overall hits
system.l2.overall_hits::total                  300897                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13597                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9633                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14327                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14215                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         9568                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        13658                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        14184                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         7575                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 97054                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13600                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9633                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14327                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14215                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         9568                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        13660                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        14184                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         7575                       # number of demand (read+write) misses
system.l2.demand_misses::total                  97059                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13600                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9633                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14327                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14215                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         9568                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        13660                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        14184                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         7575                       # number of overall misses
system.l2.overall_misses::total                 97059                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5618883                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2256229696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6227623                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1578668789                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5032352                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2340342005                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4888122                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2321840356                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6247075                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1573987780                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5573705                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2260403281                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4968683                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2314380660                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6271415                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1250677833                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     15941358258                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       450469                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data       348083                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        798552                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5618883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2256680165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6227623                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1578668789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5032352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2340342005                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4888122                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2321840356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6247075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1573987780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5573705                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2260751364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4968683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2314380660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6271415                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1250677833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15942156810                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5618883                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2256680165                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6227623                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1578668789                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5032352                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2340342005                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4888122                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2321840356                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6247075                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1573987780                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5573705                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2260751364                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4968683                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2314380660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6271415                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1250677833                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15942156810                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        56032                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41260                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        55098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55096                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        41245                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        56098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        55166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        36600                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              396904                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        92168                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             92168                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           72                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           74                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1052                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        56191                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41415                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        55170                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55170                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        41398                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        56256                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        55237                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        36810                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               397956                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        56191                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41415                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        55170                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55170                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        41398                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        56256                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        55237                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        36810                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              397956                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.242665                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.233471                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.260028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.258004                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.231980                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.243467                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.257115                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.206967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.244528                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.012658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004753                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.242032                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.232597                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.259688                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.257658                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.231122                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.242819                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.256784                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.205786                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.243894                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.242032                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.232597                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.259688                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.257658                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.231122                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.242819                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.256784                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.205786                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.243894                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151861.702703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165935.845848                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155690.575000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163881.323471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 143781.485714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163351.853493                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148124.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163337.344777                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152367.682927                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 164505.411789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150640.675676                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 165500.313443                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150566.151515                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 163168.405245                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152961.341463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 165105.984554                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164252.460053                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 150156.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 174041.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 159710.400000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151861.702703                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165932.365074                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155690.575000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163881.323471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 143781.485714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163351.853493                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148124.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163337.344777                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152367.682927                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 164505.411789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150640.675676                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 165501.563982                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150566.151515                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 163168.405245                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152961.341463                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 165105.984554                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164252.226069                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151861.702703                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165932.365074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155690.575000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163881.323471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 143781.485714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163351.853493                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148124.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163337.344777                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152367.682927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 164505.411789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150640.675676                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 165501.563982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150566.151515                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 163168.405245                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152961.341463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 165105.984554                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164252.226069                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                35750                       # number of writebacks
system.l2.writebacks::total                     35750                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13597                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9633                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14215                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         9568                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        13658                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        14184                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         7575                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            97054                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         9568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        13660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        14184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         7575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             97059                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         9568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        13660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        14184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         7575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            97059                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3465159                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1464157505                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3903413                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1017665170                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2995553                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1505531258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2967208                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1493538215                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3861962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1016705832                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3418493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1464725995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3048257                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1487856076                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3885089                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    809492445                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  10287217630                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       274926                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data       231517                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       506443                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3465159                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1464432431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3903413                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1017665170                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2995553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1505531258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2967208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1493538215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3861962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1016705832                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3418493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1464957512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3048257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1487856076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3885089                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    809492445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10287724073                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3465159                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1464432431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3903413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1017665170                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2995553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1505531258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2967208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1493538215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3861962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1016705832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3418493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1464957512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3048257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1487856076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3885089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    809492445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10287724073                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.242665                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.233471                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.260028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.258004                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.231980                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.243467                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.257115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206967                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.244528                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.012658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.242032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.232597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.259688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.257658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.231122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.242819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.256784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.205786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.243894                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.242032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.232597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.259688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.257658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.231122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.242819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.256784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.205786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.243894                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93652.945946                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107682.393543                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97585.325000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105643.638534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 85587.228571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105083.496754                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 89915.393939                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105067.760464                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94194.195122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106261.061037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92391.702703                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 107243.080612                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92371.424242                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104896.790468                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94758.268293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106863.689109                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105994.782595                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        91642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 115758.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101288.600000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93652.945946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107678.855221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97585.325000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105643.638534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 85587.228571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105083.496754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 89915.393939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105067.760464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94194.195122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106261.061037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92391.702703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 107244.327379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92371.424242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104896.790468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94758.268293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106863.689109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105994.540156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93652.945946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107678.855221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97585.325000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105643.638534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 85587.228571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105083.496754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 89915.393939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105067.760464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94194.195122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106261.061037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92391.702703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 107244.327379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92371.424242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104896.790468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94758.268293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106863.689109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105994.540156                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.938613                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012162266                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1946465.896154                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.938613                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059196                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.831632                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12154174                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12154174                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12154174                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12154174                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12154174                       # number of overall hits
system.cpu0.icache.overall_hits::total       12154174                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7488050                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7488050                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7488050                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7488050                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7488050                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7488050                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12154221                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12154221                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12154221                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12154221                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12154221                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12154221                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159320.212766                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159320.212766                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159320.212766                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159320.212766                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159320.212766                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159320.212766                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6129977                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6129977                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6129977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6129977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6129977                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6129977                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161315.184211                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161315.184211                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161315.184211                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161315.184211                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161315.184211                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161315.184211                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56191                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172656821                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56447                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3058.742201                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.853147                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.146853                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913489                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086511                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8577069                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8577069                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7261078                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7261078                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17705                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17705                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16709                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15838147                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15838147                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15838147                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15838147                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       192166                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       192166                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3802                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3802                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       195968                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        195968                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       195968                       # number of overall misses
system.cpu0.dcache.overall_misses::total       195968                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22875201167                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22875201167                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    476985257                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    476985257                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23352186424                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23352186424                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23352186424                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23352186424                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8769235                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8769235                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16034115                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16034115                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16034115                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16034115                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021914                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021914                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000523                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000523                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012222                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012222                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012222                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012222                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 119038.753822                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 119038.753822                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 125456.406365                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 125456.406365                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 119163.263512                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 119163.263512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 119163.263512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 119163.263512                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22422                       # number of writebacks
system.cpu0.dcache.writebacks::total            22422                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       136134                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       136134                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3643                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3643                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       139777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       139777                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139777                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56032                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56032                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56191                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56191                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56191                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56191                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5196671339                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5196671339                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     10698622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10698622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5207369961                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5207369961                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5207369961                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5207369961                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006390                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006390                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003504                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003504                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003504                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003504                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92744.705508                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92744.705508                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 67286.930818                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67286.930818                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92672.669306                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92672.669306                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92672.669306                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92672.669306                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.178938                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011022503                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1951780.893822                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.178938                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067594                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828812                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12326668                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12326668                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12326668                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12326668                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12326668                       # number of overall hits
system.cpu1.icache.overall_hits::total       12326668                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8712697                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8712697                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8712697                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8712697                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8712697                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8712697                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12326721                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12326721                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12326721                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12326721                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12326721                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12326721                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164390.509434                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164390.509434                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164390.509434                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164390.509434                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164390.509434                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164390.509434                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7181337                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7181337                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7181337                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7181337                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7181337                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7181337                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 167007.837209                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 167007.837209                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 167007.837209                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 167007.837209                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 167007.837209                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 167007.837209                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41415                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166563086                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41671                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3997.098366                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.357207                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.642793                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911552                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088448                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8487326                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8487326                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7144496                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7144496                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18435                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18435                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17203                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15631822                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15631822                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15631822                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15631822                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       132536                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       132536                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          913                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          913                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133449                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133449                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133449                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133449                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14928529649                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14928529649                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     77555800                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     77555800                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15006085449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15006085449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15006085449                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15006085449                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8619862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8619862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7145409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7145409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17203                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17203                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15765271                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15765271                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15765271                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15765271                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015376                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015376                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008465                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008465                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008465                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008465                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112637.544886                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112637.544886                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84946.111720                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84946.111720                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112448.092148                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112448.092148                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112448.092148                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112448.092148                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8709                       # number of writebacks
system.cpu1.dcache.writebacks::total             8709                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91276                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91276                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          758                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          758                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92034                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92034                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92034                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92034                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41260                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41260                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          155                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41415                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41415                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3751133213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3751133213                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10119902                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10119902                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3761253115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3761253115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3761253115                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3761253115                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002627                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002627                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90914.522855                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90914.522855                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65289.690323                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65289.690323                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90818.619220                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90818.619220                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90818.619220                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90818.619220                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               559.357435                       # Cycle average of tags in use
system.cpu2.icache.total_refs               931007109                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1653653.834813                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.206520                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.150916                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.054818                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841588                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.896406                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12309926                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12309926                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12309926                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12309926                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12309926                       # number of overall hits
system.cpu2.icache.overall_hits::total       12309926                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6431201                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6431201                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6431201                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6431201                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6431201                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6431201                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12309971                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12309971                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12309971                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12309971                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12309971                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12309971                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 142915.577778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 142915.577778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 142915.577778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 142915.577778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 142915.577778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 142915.577778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5432827                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5432827                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5432827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5432827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5432827                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5432827                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150911.861111                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 150911.861111                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 150911.861111                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 150911.861111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 150911.861111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 150911.861111                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55170                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               224667656                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55426                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4053.470501                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   202.026617                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    53.973383                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.789166                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.210834                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18090146                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18090146                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3491512                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3491512                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8249                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8249                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8195                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8195                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21581658                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21581658                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21581658                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21581658                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       186395                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       186395                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          351                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          351                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       186746                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        186746                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       186746                       # number of overall misses
system.cpu2.dcache.overall_misses::total       186746                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19636027414                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19636027414                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     30532772                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30532772                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19666560186                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19666560186                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19666560186                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19666560186                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18276541                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18276541                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3491863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3491863                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8195                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8195                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21768404                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21768404                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21768404                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21768404                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010199                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010199                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000101                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000101                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008579                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008579                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008579                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008579                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105346.320524                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105346.320524                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86987.954416                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86987.954416                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105311.814904                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105311.814904                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105311.814904                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105311.814904                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7161                       # number of writebacks
system.cpu2.dcache.writebacks::total             7161                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       131297                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       131297                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          279                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       131576                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       131576                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       131576                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       131576                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55098                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55098                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55170                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55170                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55170                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55170                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5170537188                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5170537188                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4804577                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4804577                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5175341765                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5175341765                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5175341765                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5175341765                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93842.556681                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93842.556681                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66730.236111                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66730.236111                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93807.173554                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93807.173554                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93807.173554                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93807.173554                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               558.586478                       # Cycle average of tags in use
system.cpu3.icache.total_refs               931009046                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1659552.666667                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    32.553261                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.033217                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.052169                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843002                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.895171                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12311863                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12311863                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12311863                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12311863                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12311863                       # number of overall hits
system.cpu3.icache.overall_hits::total       12311863                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6410545                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6410545                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6410545                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6410545                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6410545                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6410545                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12311906                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12311906                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12311906                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12311906                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12311906                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12311906                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 149082.441860                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 149082.441860                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 149082.441860                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 149082.441860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 149082.441860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 149082.441860                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5299999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5299999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5299999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5299999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5299999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5299999                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 155882.323529                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 155882.323529                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 155882.323529                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 155882.323529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 155882.323529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 155882.323529                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55170                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224674064                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55426                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4053.586115                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   201.971818                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    54.028182                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.788952                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.211048                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18095911                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18095911                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3492161                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3492161                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8243                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8243                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8195                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     21588072                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21588072                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     21588072                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21588072                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       186266                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       186266                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          367                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          367                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       186633                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        186633                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       186633                       # number of overall misses
system.cpu3.dcache.overall_misses::total       186633                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  19581752863                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19581752863                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     32166212                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     32166212                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19613919075                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19613919075                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19613919075                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19613919075                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18282177                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18282177                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3492528                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3492528                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8195                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8195                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21774705                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21774705                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21774705                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21774705                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010188                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010188                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000105                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000105                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008571                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008571                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008571                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008571                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 105127.897002                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105127.897002                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87646.354223                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87646.354223                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 105093.520840                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 105093.520840                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 105093.520840                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 105093.520840                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7274                       # number of writebacks
system.cpu3.dcache.writebacks::total             7274                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       131170                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       131170                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          293                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          293                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       131463                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       131463                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       131463                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       131463                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55096                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55096                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           74                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           74                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55170                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55170                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55170                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55170                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5157460117                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5157460117                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4921538                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4921538                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5162381655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5162381655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5162381655                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5162381655                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002534                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002534                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93608.612549                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93608.612549                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66507.270270                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66507.270270                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93572.261283                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93572.261283                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93572.261283                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93572.261283                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.105020                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1011024355                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1951784.469112                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    42.105020                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.067476                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.828694                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12328520                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12328520                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12328520                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12328520                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12328520                       # number of overall hits
system.cpu4.icache.overall_hits::total       12328520                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8223181                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8223181                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8223181                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8223181                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8223181                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8223181                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12328572                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12328572                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12328572                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12328572                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12328572                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12328572                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 158138.096154                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 158138.096154                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 158138.096154                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 158138.096154                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 158138.096154                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 158138.096154                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6983109                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6983109                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6983109                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6983109                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6983109                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6983109                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 162397.883721                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 162397.883721                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 162397.883721                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 162397.883721                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 162397.883721                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 162397.883721                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 41398                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166558005                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 41654                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3998.607697                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.357494                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.642506                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911553                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088447                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8484445                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8484445                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7142063                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7142063                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18673                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18673                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17198                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17198                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15626508                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15626508                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15626508                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15626508                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       132552                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       132552                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          897                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          897                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       133449                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        133449                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       133449                       # number of overall misses
system.cpu4.dcache.overall_misses::total       133449                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  14929754825                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  14929754825                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     76159099                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     76159099                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  15005913924                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  15005913924                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  15005913924                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  15005913924                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8616997                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8616997                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7142960                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7142960                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17198                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17198                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15759957                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15759957                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15759957                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15759957                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015383                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015383                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000126                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008468                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008468                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008468                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008468                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112633.191691                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112633.191691                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84904.235229                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84904.235229                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112446.806825                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112446.806825                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112446.806825                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112446.806825                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8704                       # number of writebacks
system.cpu4.dcache.writebacks::total             8704                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        91307                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        91307                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          744                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          744                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        92051                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        92051                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        92051                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        92051                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        41245                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        41245                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          153                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        41398                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        41398                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        41398                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        41398                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3749207088                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3749207088                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9982999                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9982999                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3759190087                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3759190087                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3759190087                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3759190087                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002627                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002627                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90900.887089                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90900.887089                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65248.359477                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65248.359477                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90806.079690                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90806.079690                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90806.079690                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90806.079690                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               518.412256                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1012164012                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1946469.253846                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    36.412256                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.058353                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.830789                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12155920                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12155920                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12155920                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12155920                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12155920                       # number of overall hits
system.cpu5.icache.overall_hits::total       12155920                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7436966                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7436966                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7436966                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7436966                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7436966                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7436966                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12155967                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12155967                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12155967                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12155967                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12155967                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12155967                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 158233.319149                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 158233.319149                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 158233.319149                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 158233.319149                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 158233.319149                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 158233.319149                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6062212                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6062212                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6062212                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6062212                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6062212                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6062212                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159531.894737                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159531.894737                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159531.894737                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159531.894737                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159531.894737                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159531.894737                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 56256                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               172650503                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 56512                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3055.112242                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.807875                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.192125                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.913312                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.086688                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8574192                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8574192                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7257621                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7257621                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        17730                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        17730                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16700                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16700                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15831813                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15831813                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15831813                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15831813                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       192153                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       192153                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         3805                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         3805                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       195958                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        195958                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       195958                       # number of overall misses
system.cpu5.dcache.overall_misses::total       195958                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  22859574506                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  22859574506                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    477938200                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    477938200                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  23337512706                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  23337512706                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  23337512706                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  23337512706                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8766345                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8766345                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7261426                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7261426                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        17730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        17730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16700                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16700                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16027771                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16027771                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16027771                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16027771                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021919                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021919                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000524                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000524                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012226                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012226                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012226                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012226                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 118965.483266                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 118965.483266                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 125607.936925                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 125607.936925                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 119094.462620                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 119094.462620                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 119094.462620                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 119094.462620                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        22386                       # number of writebacks
system.cpu5.dcache.writebacks::total            22386                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       136055                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       136055                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         3647                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         3647                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       139702                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       139702                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       139702                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       139702                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        56098                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        56098                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          158                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        56256                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        56256                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        56256                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        56256                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5202605804                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5202605804                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     10634034                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     10634034                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5213239838                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5213239838                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5213239838                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5213239838                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006399                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006399                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003510                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003510                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003510                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003510                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92741.377661                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 92741.377661                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 67304.012658                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 67304.012658                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 92669.934549                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 92669.934549                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 92669.934549                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 92669.934549                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               558.510665                       # Cycle average of tags in use
system.cpu6.icache.total_refs               931009336                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1659553.183601                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    32.477408                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   526.033257                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.052047                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.843002                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.895049                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12312153                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12312153                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12312153                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12312153                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12312153                       # number of overall hits
system.cpu6.icache.overall_hits::total       12312153                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6560574                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6560574                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6560574                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6560574                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6560574                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6560574                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12312196                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12312196                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12312196                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12312196                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12312196                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12312196                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152571.488372                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152571.488372                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152571.488372                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152571.488372                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152571.488372                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152571.488372                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5381538                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5381538                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5381538                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5381538                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5381538                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5381538                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158280.529412                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158280.529412                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158280.529412                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158280.529412                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158280.529412                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158280.529412                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 55237                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               224674043                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 55493                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4048.691601                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   202.481676                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    53.518324                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.790944                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.209056                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     18096319                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       18096319                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3491721                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3491721                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8253                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8253                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8196                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8196                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     21588040                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21588040                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     21588040                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21588040                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       186287                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       186287                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          343                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          343                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       186630                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        186630                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       186630                       # number of overall misses
system.cpu6.dcache.overall_misses::total       186630                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  19560194972                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  19560194972                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     29854857                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     29854857                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  19590049829                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  19590049829                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  19590049829                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  19590049829                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     18282606                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     18282606                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3492064                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3492064                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     21774670                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21774670                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     21774670                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21774670                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010189                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010189                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000098                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008571                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008571                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008571                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008571                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 105000.321933                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 105000.321933                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87040.399417                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87040.399417                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 104967.314092                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 104967.314092                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 104967.314092                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 104967.314092                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7456                       # number of writebacks
system.cpu6.dcache.writebacks::total             7456                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       131121                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       131121                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          272                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       131393                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       131393                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       131393                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       131393                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        55166                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        55166                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           71                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        55237                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        55237                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        55237                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        55237                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5158381671                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5158381671                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4709775                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4709775                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5163091446                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5163091446                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5163091446                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5163091446                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002537                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002537                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002537                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002537                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93506.537922                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 93506.537922                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66334.859155                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66334.859155                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 93471.612253                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 93471.612253                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 93471.612253                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 93471.612253                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               496.921204                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014201021                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2036548.234940                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.921204                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067181                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.796348                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12412063                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12412063                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12412063                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12412063                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12412063                       # number of overall hits
system.cpu7.icache.overall_hits::total       12412063                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8220420                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8220420                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8220420                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8220420                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8220420                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8220420                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12412115                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12412115                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12412115                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12412115                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12412115                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12412115                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst       158085                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total       158085                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst       158085                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total       158085                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst       158085                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total       158085                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6840260                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6840260                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6840260                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6840260                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6840260                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6840260                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 159075.813953                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 159075.813953                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 159075.813953                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 159075.813953                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 159075.813953                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 159075.813953                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 36810                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               164322240                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 37066                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4433.233691                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.465951                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.534049                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.911976                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.088024                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9896431                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9896431                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7351903                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7351903                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19064                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19064                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17884                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17884                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17248334                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17248334                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17248334                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17248334                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        94322                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        94322                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2128                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2128                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        96450                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         96450                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        96450                       # number of overall misses
system.cpu7.dcache.overall_misses::total        96450                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   9257246379                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   9257246379                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    138903316                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    138903316                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   9396149695                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   9396149695                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   9396149695                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   9396149695                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9990753                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9990753                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7354031                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7354031                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17884                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17884                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17344784                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17344784                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17344784                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17344784                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009441                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009441                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000289                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000289                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005561                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005561                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005561                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005561                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 98145.145131                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 98145.145131                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 65274.114662                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 65274.114662                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 97419.903525                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 97419.903525                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 97419.903525                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 97419.903525                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        12709                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets  2541.800000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8056                       # number of writebacks
system.cpu7.dcache.writebacks::total             8056                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        57722                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        57722                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1918                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1918                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        59640                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        59640                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        59640                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        59640                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        36600                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        36600                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          210                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          210                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        36810                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        36810                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        36810                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        36810                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3229193426                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3229193426                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     15526937                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     15526937                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3244720363                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3244720363                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3244720363                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3244720363                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002122                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002122                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88229.328579                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88229.328579                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73937.795238                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73937.795238                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88147.795789                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88147.795789                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88147.795789                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88147.795789                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
