Analysis & Synthesis report for CALC_MODEL_FLOAT
Wed Nov 30 19:08:06 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|altsyncram_tfc1:altsyncram5
 17. Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|cntr_73h:cntr6
 18. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|altsyncram_pfc1:altsyncram5
 19. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|cntr_53h:cntr6
 20. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated|altsyncram_3jc1:altsyncram5
 21. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated|cntr_43h:cntr6
 22. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|altsyncram_ufc1:altsyncram5
 23. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_13h:cntr6
 24. Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated|altsyncram_vfc1:altsyncram5
 25. Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated|cntr_03h:cntr6
 26. Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|altsyncram_lic1:altsyncram5
 27. Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|cntr_v2h:cntr6
 28. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated|altsyncram_9ic1:altsyncram5
 29. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated|cntr_m1h:cntr6
 30. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1|shift_taps_rvv:auto_generated|altsyncram_jic1:altsyncram5
 31. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1|shift_taps_rvv:auto_generated|cntr_l1h:cntr6
 32. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated|altsyncram_qfc1:altsyncram4
 33. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated|cntr_i1h:cntr5
 34. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3|shift_taps_kuv:auto_generated|altsyncram_3gc1:altsyncram5
 35. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3|shift_taps_kuv:auto_generated|cntr_g1h:cntr6
 36. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated|altsyncram_4gc1:altsyncram5
 37. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated|cntr_e1h:cntr6
 38. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5|shift_taps_cuv:auto_generated|altsyncram_hfc1:altsyncram4
 39. Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5|shift_taps_cuv:auto_generated|cntr_d1h:cntr5
 40. Parameter Settings for Inferred Entity Instance: nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0
 41. Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0
 42. Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0
 43. Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0
 44. Parameter Settings for Inferred Entity Instance: nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0
 45. Parameter Settings for Inferred Entity Instance: nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0
 46. Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0
 47. Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1
 48. Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2
 49. Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3
 50. Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4
 51. Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5
 52. altshift_taps Parameter Settings by Entity Instance
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 30 19:08:06 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; CALC_MODEL_FLOAT                            ;
; Top-level Entity Name           ; CALC_MAGNITUDE_AND_PHASE_FLOAT              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4766                                        ;
; Total pins                      ; 134                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,989                                       ;
; Total DSP Blocks                ; 10                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                         ;
+---------------------------------------------------------------------------------+--------------------------------+--------------------+
; Option                                                                          ; Setting                        ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6                   ;                    ;
; Top-level entity name                                                           ; CALC_MAGNITUDE_AND_PHASE_FLOAT ; CALC_MODEL_FLOAT   ;
; Family name                                                                     ; Cyclone V                      ; Cyclone V          ;
; Use smart compilation                                                           ; Off                            ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                             ; On                 ;
; Enable compact report table                                                     ; Off                            ; Off                ;
; Restructure Multiplexers                                                        ; Auto                           ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                            ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                            ; Off                ;
; Preserve fewer node names                                                       ; On                             ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                         ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001                   ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                      ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                           ; Auto               ;
; Safe State Machine                                                              ; Off                            ; Off                ;
; Extract Verilog State Machines                                                  ; On                             ; On                 ;
; Extract VHDL State Machines                                                     ; On                             ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                            ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                           ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                            ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                             ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                             ; On                 ;
; Parallel Synthesis                                                              ; On                             ; On                 ;
; DSP Block Balancing                                                             ; Auto                           ; Auto               ;
; NOT Gate Push-Back                                                              ; On                             ; On                 ;
; Power-Up Don't Care                                                             ; On                             ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                            ; Off                ;
; Remove Duplicate Registers                                                      ; On                             ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                            ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                            ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                            ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                            ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                            ; Off                ;
; Ignore SOFT Buffers                                                             ; On                             ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                            ; Off                ;
; Optimization Technique                                                          ; Balanced                       ; Balanced           ;
; Carry Chain Length                                                              ; 70                             ; 70                 ;
; Auto Carry Chains                                                               ; On                             ; On                 ;
; Auto Open-Drain Pins                                                            ; On                             ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                            ; Off                ;
; Auto ROM Replacement                                                            ; On                             ; On                 ;
; Auto RAM Replacement                                                            ; On                             ; On                 ;
; Auto DSP Block Replacement                                                      ; On                             ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                           ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                           ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                             ; On                 ;
; Strict RAM Replacement                                                          ; Off                            ; Off                ;
; Allow Synchronous Control Signals                                               ; On                             ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                            ; Off                ;
; Auto Resource Sharing                                                           ; Off                            ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                            ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                            ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                            ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                             ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                            ; Off                ;
; Timing-Driven Synthesis                                                         ; On                             ; On                 ;
; Report Parameter Settings                                                       ; On                             ; On                 ;
; Report Source Assignments                                                       ; On                             ; On                 ;
; Report Connectivity Checks                                                      ; On                             ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                            ; Off                ;
; Synchronization Register Chain Length                                           ; 3                              ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation             ; Normal compilation ;
; HDL message level                                                               ; Level2                         ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                            ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                           ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                           ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                            ; 100                ;
; Clock MUX Protection                                                            ; On                             ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                            ; Off                ;
; Block Design Naming                                                             ; Auto                           ; Auto               ;
; SDC constraint protection                                                       ; Off                            ; Off                ;
; Synthesis Effort                                                                ; Auto                           ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                             ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                            ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                         ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                           ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                             ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                             ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                            ; Off                ;
+---------------------------------------------------------------------------------+--------------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+---------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+---------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; CALC_MODEL_FLOAT/nfp_sqrt_single.v                ; yes             ; User Verilog HDL File        ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/nfp_sqrt_single.v                ;         ;
; CALC_MODEL_FLOAT/nfp_mul_single.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/nfp_mul_single.v                 ;         ;
; CALC_MODEL_FLOAT/nfp_atan2_single.v               ; yes             ; User Verilog HDL File        ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/nfp_atan2_single.v               ;         ;
; CALC_MODEL_FLOAT/nfp_add_single.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/nfp_add_single.v                 ;         ;
; CALC_MODEL_FLOAT/CALC_MAGNITUDE_AND_PHASE_FLOAT.v ; yes             ; User Verilog HDL File        ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/CALC_MAGNITUDE_AND_PHASE_FLOAT.v ;         ;
; altshift_taps.tdf                                 ; yes             ; Megafunction                 ; c:/quartus/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                              ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                 ; c:/quartus/20.1/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; lpm_counter.inc                                   ; yes             ; Megafunction                 ; c:/quartus/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                ;         ;
; lpm_compare.inc                                   ; yes             ; Megafunction                 ; c:/quartus/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                ;         ;
; lpm_constant.inc                                  ; yes             ; Megafunction                 ; c:/quartus/20.1/quartus/libraries/megafunctions/lpm_constant.inc                               ;         ;
; db/shift_taps_euv.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_euv.tdf                             ;         ;
; db/altsyncram_tfc1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_tfc1.tdf                            ;         ;
; db/cntr_jjf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_jjf.tdf                                   ;         ;
; db/cmpr_e9c.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cmpr_e9c.tdf                                   ;         ;
; db/cntr_73h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_73h.tdf                                   ;         ;
; db/shift_taps_duv.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_duv.tdf                             ;         ;
; db/altsyncram_pfc1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_pfc1.tdf                            ;         ;
; db/cntr_hjf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_hjf.tdf                                   ;         ;
; db/cmpr_d9c.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cmpr_d9c.tdf                                   ;         ;
; db/cntr_53h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_53h.tdf                                   ;         ;
; db/shift_taps_2001.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_2001.tdf                            ;         ;
; db/altsyncram_3jc1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_3jc1.tdf                            ;         ;
; db/cntr_gjf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_gjf.tdf                                   ;         ;
; db/cntr_43h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_43h.tdf                                   ;         ;
; db/shift_taps_fuv.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_fuv.tdf                             ;         ;
; db/altsyncram_ufc1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_ufc1.tdf                            ;         ;
; db/cntr_djf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_djf.tdf                                   ;         ;
; db/cntr_13h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_13h.tdf                                   ;         ;
; db/shift_taps_guv.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_guv.tdf                             ;         ;
; db/altsyncram_vfc1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_vfc1.tdf                            ;         ;
; db/cntr_cjf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_cjf.tdf                                   ;         ;
; db/cmpr_c9c.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cmpr_c9c.tdf                                   ;         ;
; db/cntr_03h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_03h.tdf                                   ;         ;
; db/shift_taps_svv.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_svv.tdf                             ;         ;
; db/altsyncram_lic1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_lic1.tdf                            ;         ;
; db/cntr_bjf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_bjf.tdf                                   ;         ;
; db/cntr_v2h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_v2h.tdf                                   ;         ;
; db/shift_taps_mvv.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_mvv.tdf                             ;         ;
; db/altsyncram_9ic1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_9ic1.tdf                            ;         ;
; db/cntr_9jf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_9jf.tdf                                   ;         ;
; db/cntr_m1h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_m1h.tdf                                   ;         ;
; db/shift_taps_rvv.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_rvv.tdf                             ;         ;
; db/altsyncram_jic1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_jic1.tdf                            ;         ;
; db/cntr_8jf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_8jf.tdf                                   ;         ;
; db/cntr_l1h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_l1h.tdf                                   ;         ;
; db/shift_taps_huv.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_huv.tdf                             ;         ;
; db/altsyncram_qfc1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_qfc1.tdf                            ;         ;
; db/cntr_uhf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_uhf.tdf                                   ;         ;
; db/cntr_i1h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_i1h.tdf                                   ;         ;
; db/shift_taps_kuv.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_kuv.tdf                             ;         ;
; db/altsyncram_3gc1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_3gc1.tdf                            ;         ;
; db/cntr_shf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_shf.tdf                                   ;         ;
; db/cmpr_b9c.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cmpr_b9c.tdf                                   ;         ;
; db/cntr_g1h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_g1h.tdf                                   ;         ;
; db/shift_taps_luv.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_luv.tdf                             ;         ;
; db/altsyncram_4gc1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_4gc1.tdf                            ;         ;
; db/cntr_rhf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_rhf.tdf                                   ;         ;
; db/cntr_e1h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_e1h.tdf                                   ;         ;
; db/shift_taps_cuv.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_cuv.tdf                             ;         ;
; db/altsyncram_hfc1.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_hfc1.tdf                            ;         ;
; db/cntr_phf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_phf.tdf                                   ;         ;
; db/cntr_d1h.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_d1h.tdf                                   ;         ;
+---------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2915      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 3453      ;
;     -- 7 input functions                    ; 26        ;
;     -- 6 input functions                    ; 668       ;
;     -- 5 input functions                    ; 589       ;
;     -- 4 input functions                    ; 279       ;
;     -- <=3 input functions                  ; 1891      ;
;                                             ;           ;
; Dedicated logic registers                   ; 4766      ;
;                                             ;           ;
; I/O pins                                    ; 134       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 2989      ;
;                                             ;           ;
; Total DSP Blocks                            ; 10        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 5045      ;
; Total fan-out                               ; 37535     ;
; Average fan-out                             ; 4.28      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                            ; Entity Name                    ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |CALC_MAGNITUDE_AND_PHASE_FLOAT              ; 3453 (1)            ; 4766 (47)                 ; 2989              ; 10         ; 134  ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT                                                                                                                                ; CALC_MAGNITUDE_AND_PHASE_FLOAT ; work         ;
;    |nfp_add_single:u_nfp_add_comp|           ; 437 (437)           ; 513 (513)                 ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp                                                                                                  ; nfp_add_single                 ; work         ;
;    |nfp_atan2_single:u_nfp_atan2_comp|       ; 1959 (1881)         ; 2600 (2555)               ; 629               ; 8          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp                                                                                              ; nfp_atan2_single               ; work         ;
;       |altshift_taps:Delay15_reg_rtl_0|      ; 31 (0)              ; 19 (0)                    ; 74                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0                                                              ; altshift_taps                  ; work         ;
;          |shift_taps_euv:auto_generated|     ; 31 (12)             ; 19 (7)                    ; 74                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated                                ; shift_taps_euv                 ; work         ;
;             |altsyncram_tfc1:altsyncram5|    ; 0 (0)               ; 0 (0)                     ; 74                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|altsyncram_tfc1:altsyncram5    ; altsyncram_tfc1                ; work         ;
;             |cntr_73h:cntr6|                 ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|cntr_73h:cntr6                 ; cntr_73h                       ; work         ;
;             |cntr_jjf:cntr1|                 ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|cntr_jjf:cntr1                 ; cntr_jjf                       ; work         ;
;       |altshift_taps:Delay1_reg_1_rtl_0|     ; 23 (0)              ; 13 (0)                    ; 126               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0                                                             ; altshift_taps                  ; work         ;
;          |shift_taps_guv:auto_generated|     ; 23 (9)              ; 13 (5)                    ; 126               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated                               ; shift_taps_guv                 ; work         ;
;             |altsyncram_vfc1:altsyncram5|    ; 0 (0)               ; 0 (0)                     ; 126               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated|altsyncram_vfc1:altsyncram5   ; altsyncram_vfc1                ; work         ;
;             |cntr_03h:cntr6|                 ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated|cntr_03h:cntr6                ; cntr_03h                       ; work         ;
;             |cntr_cjf:cntr1|                 ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated|cntr_cjf:cntr1                ; cntr_cjf                       ; work         ;
;       |altshift_taps:Delay4_reg_1_rtl_0|     ; 24 (0)              ; 13 (0)                    ; 429               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0                                                             ; altshift_taps                  ; work         ;
;          |shift_taps_svv:auto_generated|     ; 24 (9)              ; 13 (5)                    ; 429               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated                               ; shift_taps_svv                 ; work         ;
;             |altsyncram_lic1:altsyncram5|    ; 0 (0)               ; 0 (0)                     ; 429               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|altsyncram_lic1:altsyncram5   ; altsyncram_lic1                ; work         ;
;             |cntr_bjf:cntr1|                 ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|cntr_bjf:cntr1                ; cntr_bjf                       ; work         ;
;             |cntr_v2h:cntr6|                 ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|cntr_v2h:cntr6                ; cntr_v2h                       ; work         ;
;    |nfp_mul_single:u_nfp_mul_comp_1|         ; 175 (175)           ; 335 (335)                 ; 0                 ; 1          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_mul_single:u_nfp_mul_comp_1                                                                                                ; nfp_mul_single                 ; work         ;
;    |nfp_mul_single:u_nfp_mul_comp|           ; 184 (184)           ; 326 (326)                 ; 0                 ; 1          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_mul_single:u_nfp_mul_comp                                                                                                  ; nfp_mul_single                 ; work         ;
;    |nfp_sqrt_single:u_nfp_sqrt_comp|         ; 697 (503)           ; 945 (835)                 ; 2360              ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp                                                                                                ; nfp_sqrt_single                ; work         ;
;       |altshift_taps:Delay22_PS26_reg_rtl_0| ; 27 (0)              ; 16 (0)                    ; 184               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0                                                           ; altshift_taps                  ; work         ;
;          |shift_taps_fuv:auto_generated|     ; 27 (10)             ; 16 (6)                    ; 184               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated                             ; shift_taps_fuv                 ; work         ;
;             |altsyncram_ufc1:altsyncram5|    ; 0 (0)               ; 0 (0)                     ; 184               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|altsyncram_ufc1:altsyncram5 ; altsyncram_ufc1                ; work         ;
;             |cntr_13h:cntr6|                 ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_13h:cntr6              ; cntr_13h                       ; work         ;
;             |cntr_djf:cntr1|                 ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_djf:cntr1              ; cntr_djf                       ; work         ;
;       |altshift_taps:Delay2_reg_rtl_0|       ; 27 (0)              ; 16 (0)                    ; 54                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0                                                                 ; altshift_taps                  ; work         ;
;          |shift_taps_duv:auto_generated|     ; 27 (10)             ; 16 (6)                    ; 54                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated                                   ; shift_taps_duv                 ; work         ;
;             |altsyncram_pfc1:altsyncram5|    ; 0 (0)               ; 0 (0)                     ; 54                ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|altsyncram_pfc1:altsyncram5       ; altsyncram_pfc1                ; work         ;
;             |cntr_53h:cntr6|                 ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|cntr_53h:cntr6                    ; cntr_53h                       ; work         ;
;             |cntr_hjf:cntr1|                 ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|cntr_hjf:cntr1                    ; cntr_hjf                       ; work         ;
;       |altshift_taps:Delay6_reg_rtl_0|       ; 26 (0)              ; 16 (0)                    ; 910               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0                                                                 ; altshift_taps                  ; work         ;
;          |shift_taps_2001:auto_generated|    ; 26 (10)             ; 16 (6)                    ; 910               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated                                  ; shift_taps_2001                ; work         ;
;             |altsyncram_3jc1:altsyncram5|    ; 0 (0)               ; 0 (0)                     ; 910               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated|altsyncram_3jc1:altsyncram5      ; altsyncram_3jc1                ; work         ;
;             |cntr_43h:cntr6|                 ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated|cntr_43h:cntr6                   ; cntr_43h                       ; work         ;
;             |cntr_gjf:cntr1|                 ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated|cntr_gjf:cntr1                   ; cntr_gjf                       ; work         ;
;       |altshift_taps:Delay_out1_rtl_0|       ; 23 (0)              ; 13 (0)                    ; 121               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0                                                                 ; altshift_taps                  ; work         ;
;          |shift_taps_mvv:auto_generated|     ; 23 (9)              ; 13 (5)                    ; 121               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated                                   ; shift_taps_mvv                 ; work         ;
;             |altsyncram_9ic1:altsyncram5|    ; 0 (0)               ; 0 (0)                     ; 121               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated|altsyncram_9ic1:altsyncram5       ; altsyncram_9ic1                ; work         ;
;             |cntr_9jf:cntr1|                 ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated|cntr_9jf:cntr1                    ; cntr_9jf                       ; work         ;
;             |cntr_m1h:cntr6|                 ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated|cntr_m1h:cntr6                    ; cntr_m1h                       ; work         ;
;       |altshift_taps:Delay_out1_rtl_1|       ; 21 (0)              ; 13 (0)                    ; 260               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1                                                                 ; altshift_taps                  ; work         ;
;          |shift_taps_rvv:auto_generated|     ; 21 (8)              ; 13 (5)                    ; 260               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1|shift_taps_rvv:auto_generated                                   ; shift_taps_rvv                 ; work         ;
;             |altsyncram_jic1:altsyncram5|    ; 0 (0)               ; 0 (0)                     ; 260               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1|shift_taps_rvv:auto_generated|altsyncram_jic1:altsyncram5       ; altsyncram_jic1                ; work         ;
;             |cntr_8jf:cntr1|                 ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1|shift_taps_rvv:auto_generated|cntr_8jf:cntr1                    ; cntr_8jf                       ; work         ;
;             |cntr_l1h:cntr6|                 ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1|shift_taps_rvv:auto_generated|cntr_l1h:cntr6                    ; cntr_l1h                       ; work         ;
;       |altshift_taps:Delay_out1_rtl_2|       ; 16 (0)              ; 10 (0)                    ; 112               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2                                                                 ; altshift_taps                  ; work         ;
;          |shift_taps_huv:auto_generated|     ; 16 (6)              ; 10 (4)                    ; 112               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated                                   ; shift_taps_huv                 ; work         ;
;             |altsyncram_qfc1:altsyncram4|    ; 0 (0)               ; 0 (0)                     ; 112               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated|altsyncram_qfc1:altsyncram4       ; altsyncram_qfc1                ; work         ;
;             |cntr_i1h:cntr5|                 ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated|cntr_i1h:cntr5                    ; cntr_i1h                       ; work         ;
;             |cntr_uhf:cntr1|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated|cntr_uhf:cntr1                    ; cntr_uhf                       ; work         ;
;       |altshift_taps:Delay_out1_rtl_3|       ; 20 (0)              ; 10 (0)                    ; 342               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3                                                                 ; altshift_taps                  ; work         ;
;          |shift_taps_kuv:auto_generated|     ; 20 (7)              ; 10 (4)                    ; 342               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3|shift_taps_kuv:auto_generated                                   ; shift_taps_kuv                 ; work         ;
;             |altsyncram_3gc1:altsyncram5|    ; 0 (0)               ; 0 (0)                     ; 342               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3|shift_taps_kuv:auto_generated|altsyncram_3gc1:altsyncram5       ; altsyncram_3gc1                ; work         ;
;             |cntr_g1h:cntr6|                 ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3|shift_taps_kuv:auto_generated|cntr_g1h:cntr6                    ; cntr_g1h                       ; work         ;
;             |cntr_shf:cntr1|                 ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3|shift_taps_kuv:auto_generated|cntr_shf:cntr1                    ; cntr_shf                       ; work         ;
;       |altshift_taps:Delay_out1_rtl_4|       ; 21 (0)              ; 9 (0)                     ; 245               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4                                                                 ; altshift_taps                  ; work         ;
;          |shift_taps_luv:auto_generated|     ; 21 (8)              ; 9 (4)                     ; 245               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated                                   ; shift_taps_luv                 ; work         ;
;             |altsyncram_4gc1:altsyncram5|    ; 0 (0)               ; 0 (0)                     ; 245               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated|altsyncram_4gc1:altsyncram5       ; altsyncram_4gc1                ; work         ;
;             |cntr_e1h:cntr6|                 ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated|cntr_e1h:cntr6                    ; cntr_e1h                       ; work         ;
;             |cntr_rhf:cntr1|                 ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated|cntr_rhf:cntr1                    ; cntr_rhf                       ; work         ;
;       |altshift_taps:Delay_out1_rtl_5|       ; 13 (0)              ; 7 (0)                     ; 132               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5                                                                 ; altshift_taps                  ; work         ;
;          |shift_taps_cuv:auto_generated|     ; 13 (5)              ; 7 (3)                     ; 132               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5|shift_taps_cuv:auto_generated                                   ; shift_taps_cuv                 ; work         ;
;             |altsyncram_hfc1:altsyncram4|    ; 1 (1)               ; 0 (0)                     ; 132               ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5|shift_taps_cuv:auto_generated|altsyncram_hfc1:altsyncram4       ; altsyncram_hfc1                ; work         ;
;             |cntr_d1h:cntr5|                 ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5|shift_taps_cuv:auto_generated|cntr_d1h:cntr5                    ; cntr_d1h                       ; work         ;
;             |cntr_phf:cntr1|                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5|shift_taps_cuv:auto_generated|cntr_phf:cntr1                    ; cntr_phf                       ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|altsyncram_tfc1:altsyncram5|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 37           ; 2            ; 37           ; 2            ; 74   ; None ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated|altsyncram_vfc1:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 14           ; 9            ; 14           ; 9            ; 126  ; None ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|altsyncram_lic1:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 13           ; 33           ; 13           ; 33           ; 429  ; None ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|altsyncram_ufc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 23           ; 8            ; 23           ; 8            ; 184  ; None ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|altsyncram_pfc1:altsyncram5|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 27           ; 2            ; 27           ; 2            ; 54   ; None ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated|altsyncram_3jc1:altsyncram5|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 26           ; 35           ; 26           ; 35           ; 910  ; None ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated|altsyncram_9ic1:altsyncram5|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 11           ; 11           ; 11           ; 11           ; 121  ; None ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1|shift_taps_rvv:auto_generated|altsyncram_jic1:altsyncram5|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 10           ; 26           ; 10           ; 26           ; 260  ; None ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated|altsyncram_qfc1:altsyncram4|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 8            ; 14           ; 8            ; 14           ; 112  ; None ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3|shift_taps_kuv:auto_generated|altsyncram_3gc1:altsyncram5|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 6            ; 57           ; 6            ; 57           ; 342  ; None ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated|altsyncram_4gc1:altsyncram5|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 5            ; 49           ; 5            ; 49           ; 245  ; None ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5|shift_taps_cuv:auto_generated|altsyncram_hfc1:altsyncram4|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 4            ; 33           ; 4            ; 33           ; 132  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 27x27                 ; 10          ;
; Total number of DSP blocks        ; 10          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 3           ;
; Fixed Point Mixed Sign Multiplier ; 7           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal                                                 ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------+
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1[0,26]                         ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay29_PS4_out1[0,26]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS5_out1[0..2]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS5_out1[3,4]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[0..4]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS6_out1[5,6]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[0..5]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay11_PS7_out1[6,7]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[0..6]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS8_out1[7,8]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[0..7]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS9_out1[8,9]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[0..8]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS10_out1[9,10]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[0..9]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS11_out1[10,11]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[0..10]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS12_out1[11,12]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[0..11]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS13_out1[12,13]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[0..11]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS14_out1[13,14]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[0..10]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS15_out1[14,15]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[0..9]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS16_out1[15,16]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS17_out1[0..8]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS17_out1[16,17]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[0..7]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS18_out1[17,18]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS19_out1[0..6]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS19_out1[18,19]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS20_out1[0..5]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS20_out1[19,20]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS21_out1[0..4]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS21_out1[20,21]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS22_out1[0..3]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS22_out1[21,22]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_PS23_out1[0..2]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay7_PS23_out1[22,23]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS24_out1[0,1]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS24_out1[23,24]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS25_out1[0]                       ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS25_out1[24,25]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_3[0,1,26,27]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][27]                          ; Stuck at GND due to stuck port data_in                             ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][26]                          ; Stuck at GND due to stuck port data_in                             ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][1]                           ; Stuck at GND due to stuck port data_in                             ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][0]                           ; Stuck at GND due to stuck port data_in                             ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][27]                          ; Stuck at GND due to stuck port data_in                             ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][26]                          ; Stuck at GND due to stuck port data_in                             ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][1]                           ; Stuck at GND due to stuck port data_in                             ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][0]                           ; Stuck at GND due to stuck port data_in                             ;
; nfp_add_single:u_nfp_add_comp|Delay1_out1_2[0,1,26,27]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay3_out1_2[0]                         ; Stuck at GND due to stuck port data_in                             ;
; nfp_mul_single:u_nfp_mul_comp|Delay3_out1_2[0]                           ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_4[0,1,26]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_2[5..7]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_reg_1[0][26]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_reg_1[1][26]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_1[0]                       ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_1[0][0]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_1[1][0]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_1[2][0]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay7_reg[0][1]                       ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay7_reg[0][0]                       ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay7_reg[1][1]                       ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay7_reg[1][0]                       ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1_1[0..2]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_6[2..4]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_2[4]                       ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[0..12]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[0,1,26]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][26]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][1]                      ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][0]                      ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][26]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][1]                      ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][0]                      ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][26]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][1]                      ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][0]                      ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_3[6,7]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][7]                      ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][6]                      ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][7]                      ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][6]                      ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[0][26]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[0][24]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[0][23]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[0][22]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[1][26]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[1][24]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[1][23]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[1][22]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[2][26]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[2][24]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[2][23]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[2][22]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_6[3..5]                    ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_6[4,5]                     ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_8[5]                       ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_5[5]                       ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_5[4]                       ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_11[0..6]                   ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[2,5,12..15,17,18,20,21]  ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[2,5,12..15,17,18,20,21] ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_11[0..22]                  ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][63]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][62]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][61]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][60]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][59]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][58]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][57]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][56]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][55]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][54]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][53]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][52]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][51]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][50]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][49]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][48]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][47]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][46]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][45]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][44]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][43]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][42]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][41]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][40]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][39]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][38]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][37]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][36]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][35]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][34]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][33]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][32]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][31]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][30]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][29]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][28]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][27]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][26]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][26]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][25]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][25]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][24]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][24]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][23]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][23]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][22]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][22]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][21]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][21]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][20]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][20]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][19]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][19]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][18]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][18]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][17]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][17]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][16]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][16]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][15]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][15]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][14]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][14]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][13]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][13]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][12]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][12]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][11]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][11]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][10]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][10]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][9]                 ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][9]                      ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][8]                 ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][8]                      ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][7]                 ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][7]                      ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][6]                 ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][6]                      ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][5]                 ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][5]                      ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][4]                 ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][4]                      ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][3]                 ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][3]                      ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][2]                 ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][2]                      ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][1]                 ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][1]                      ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][0]                 ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][0]                      ; Lost fanout                                                        ;
; nfp_add_single:u_nfp_add_comp|Delay1_out1_3[27]                          ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_reg[1][26]                      ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_reg[0][26]                      ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[1][37]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[0][37]                ; Lost fanout                                                        ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay2_out1_1[8]                         ; Stuck at GND due to stuck port data_in                             ;
; nfp_mul_single:u_nfp_mul_comp|Delay2_out1_1[8]                           ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_7[7]                       ; Stuck at GND due to stuck port data_in                             ;
; nfp_add_single:u_nfp_add_comp|Delay6_out1_1[0]                           ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[1][35]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[0][35]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[1][36]                ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[0][36]                ; Lost fanout                                                        ;
; nfp_add_single:u_nfp_add_comp|Delay6_out1_1[1]                           ; Stuck at GND due to stuck port data_in                             ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS25_out1[1,2]                     ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS25_out1[0]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS24_out1[3]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS24_out1[2]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS24_out1[0]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS24_out1[2]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_PS23_out1[4]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_PS23_out1[3]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay7_PS23_out1[0]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_PS23_out1[3]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS22_out1[5]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS22_out1[4]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS22_out1[0]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS22_out1[4]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS21_out1[5,6]                     ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS21_out1[0]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[24]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[23]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[47]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_17[5]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[46]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[45]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[45]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[44]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[44]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[43]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[43]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[42]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[42]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[41]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[41]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[40]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[40]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[39]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[39]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[38]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[38]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[37]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[37]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[36]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[36]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[35]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[35]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[34]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[34]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[33]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[33]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[32]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[32]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[31]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[31]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[30]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[30]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[29]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[29]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[28]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[28]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[27]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[27]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[26]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[26]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[25]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[25]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[24]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[23]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[22]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[22]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[21]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[21]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[20]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[20]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[19]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[19]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[18]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[18]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[17]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[17]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[16]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[16]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[15]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[15]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[14]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[14]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[13]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[13]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[12]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[12]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[11]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[11]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[10]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[10]                  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[9]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[9]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[8]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[8]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[7]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[7]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[6]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[6]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[5]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[5]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[4]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[4]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[3]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[3]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[2]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[2]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[1]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Mantissa_Cal_out1[1]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_14[0]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS20_out1[7]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS20_out1[6]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS20_out1[0]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS20_out1[6]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS19_out1[8]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS19_out1[7]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS19_out1[0]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS19_out1[7]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[9]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[8]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS18_out1[0]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[8]    ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][0]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[0]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[1][25]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[1][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[1][26]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[1][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[0,1,3,4,6..11,16,19,22] ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[1][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[1][25]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[1][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_reg_1[1][25]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[1][24] ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS6_out1[4]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[1][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][1]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[1]      ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][2]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[2]      ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][3]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[3]      ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][4]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[4]      ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][5]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[5]      ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][6]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[6]      ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][7]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[7]      ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][8]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[8]      ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][9]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[9]      ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][10]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[10]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][11]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[11]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][12]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[12]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][13]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[13]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][14]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[14]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][15]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[15]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][16]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[16]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][17]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[17]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][18]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[18]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][19]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[19]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][20]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[20]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][21]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[21]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[0][22]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay_out1_1[22]     ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_1[0]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_7        ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS17_out1[9,10]                    ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS17_out1[0]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][25]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][26]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_out1_1[23]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[0][25]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_5[25,26]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_11[7]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_5[5]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[0,1,3,4,6..11,16,19,22]  ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_5[5]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_reg_1[0][25]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_5[4]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_2[4]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_4[4,5]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay2_out1_1[2..7]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_mul_single:u_nfp_mul_comp|Delay2_out1_1[2..7]                        ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS5_out1[2]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][24] ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[11]                     ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[10]   ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS16_out1[0]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[10]   ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[12]                     ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[11]   ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS15_out1[0]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[11]   ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS14_out1[0]                      ; Merged with nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[12]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_11[4]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_11[3]    ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay11_PS7_out1[5]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[2][25]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][13]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][2]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][14]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][3]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][15]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][4]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][16]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][5]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][17]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][6]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][18]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][7]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][19]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][8]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][20]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][9]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][21]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][10]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][22]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][11]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][23]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][12]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][24]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][13]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][25]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][14]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][26]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][15]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][27]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][16]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][28]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][17]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][29]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][18]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][30]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][19]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][31]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][20]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][32]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][21]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][33]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][22]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][34]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][23]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][35]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][24]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[3][36]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][25]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][13]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][2]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][14]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][3]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][15]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][4]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][16]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][5]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][17]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][6]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][18]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][7]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][19]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][8]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][20]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][9]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][21]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][10]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][22]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][11]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][23]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][12]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][24]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][13]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][25]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][14]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][26]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][15]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][20]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][1]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][31]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][1]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][24]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][5]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][35]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][5]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][23]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][4]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][34]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][4]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][22]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][3]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][33]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][3]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][21]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][2]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][32]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][2]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][19]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][0]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][30]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][0]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][27]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][16]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][28]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][17]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][29]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][18]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[2][36]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][25]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][13]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][2]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][14]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][3]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][15]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][4]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][16]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][5]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][17]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][6]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][18]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][7]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][19]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][8]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][20]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][9]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][21]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][10]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][22]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][11]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][23]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][12]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][24]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][13]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][25]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][14]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][26]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][15]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][20]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][1]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][31]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][1]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][24]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][5]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][35]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][5]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][23]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][4]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][34]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][4]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][22]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][3]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][33]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][3]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][21]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][2]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][32]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][2]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][19]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][0]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][30]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][0]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][27]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][16]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][28]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][17]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][29]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][18]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[1][36]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][25]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[2]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][13]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[3]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][14]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[4]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][15]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[5]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][16]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[6]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][17]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[7]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][18]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[8]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][19]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[9]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][20]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[10]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][21]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[11]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][22]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[12]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][23]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[13]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][24]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[14]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][25]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[15]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][26]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[20]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][31]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_3[1]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][31]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[24]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][35]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_3[5]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][35]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[23]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][34]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_3[4]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][34]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[22]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][33]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_3[3]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][33]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[21]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][32]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_3[2]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][32]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[19]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][30]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_3[0]                       ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][30]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[16]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][27]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[17]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][28]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[18]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][29]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[25]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][36]   ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][0]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[13]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][22]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[35]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][21]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[34]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][20]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[33]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][19]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[32]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][18]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[31]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][17]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[30]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][16]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[29]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][15]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[28]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][14]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[27]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][13]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[26]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][12]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[25]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][11]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[24]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][10]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[23]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][9]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[22]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][8]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[21]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][7]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[20]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][6]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[19]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][5]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[18]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][4]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[17]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][3]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[16]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][2]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[15]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][1]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[14]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[0][23]                    ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[36]    ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_3[7,8]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_3[6]     ;
; nfp_add_single:u_nfp_add_comp|Delay9_reg[1]                              ; Merged with nfp_add_single:u_nfp_add_comp|Delay7_reg[1][26]        ;
; nfp_add_single:u_nfp_add_comp|Delay9_reg[0]                              ; Merged with nfp_add_single:u_nfp_add_comp|Delay7_reg[0][26]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][2]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][0]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][3]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][1]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][4]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][2]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][5]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][3]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][6]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][4]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][7]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][5]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][8]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][6]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][9]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][7]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][10]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][8]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][11]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][9]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][12]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][10]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][13]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][11]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][14]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][12]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][15]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][13]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][16]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][14]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][17]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][15]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][18]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][16]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][19]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][17]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][20]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][18]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][21]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][19]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][22]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][20]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][23]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[1][21]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][2]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][0]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][3]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][1]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][4]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][2]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][5]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][3]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][6]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][4]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][7]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][5]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][8]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][6]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][9]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][7]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][10]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][8]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][11]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][9]        ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][12]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][10]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][13]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][11]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][14]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][12]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][15]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][13]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][16]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][14]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][17]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][15]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][18]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][16]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][19]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][17]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][20]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][18]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][21]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][19]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][22]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][20]       ;
; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][23]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay17_reg[0][21]       ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[0]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[2]         ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[1]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[3]         ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[2]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[4]         ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[3]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[5]         ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[4]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[6]         ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[5]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[7]         ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[6]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[8]         ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[7]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[9]         ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[8]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[10]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[9]                           ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[11]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[10]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[12]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[11]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[13]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[12]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[14]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[13]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[15]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[14]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[16]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[15]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[17]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[16]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[18]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[17]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[19]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[18]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[20]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[19]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[21]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[20]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[22]        ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[21]                          ; Merged with nfp_add_single:u_nfp_add_comp|Delay2_out1_3[23]        ;
; nfp_mul_single:u_nfp_mul_comp|Delay3_out1_1[7]                           ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay3_out1_1[7]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay3_out1_1[6]                           ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay3_out1_1[6]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay3_out1_1[5]                           ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay3_out1_1[5]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay3_out1_1[4]                           ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay3_out1_1[4]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay3_out1_1[3]                           ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay3_out1_1[3]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay3_out1_1[2]                           ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay3_out1_1[2]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay3_out1_1[1]                           ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay3_out1_1[1]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay3_out1_1[0]                           ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay3_out1_1[0]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay4_out1                                ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay4_out1            ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay16_out1                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1_1       ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_4[20]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_2[0]     ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_4[24]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_2[4]     ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_4[23]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_2[3]     ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_4[22]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_2[2]     ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_4[21]                      ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_2[1]     ;
; nfp_mul_single:u_nfp_mul_comp|Delay4_out1_2[7]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[7]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay5_out1[7]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[7]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay4_out1_2[6]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[6]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay5_out1[6]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[6]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay4_out1_2[5]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[5]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay5_out1[5]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[5]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay4_out1_2[4]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[4]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay5_out1[4]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[4]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay4_out1_2[3]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[3]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay5_out1[3]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[3]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay4_out1_2[2]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[2]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay5_out1[2]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[2]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay4_out1_2[1]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[1]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay5_out1[1]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[1]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay4_out1_2[0]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[0]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay5_out1[0]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1[0]       ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay4_out1_2[7]                         ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[7]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay5_out1[7]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[7]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay4_out1_2[6]                         ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[6]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay5_out1[6]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[6]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay4_out1_2[5]                         ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[5]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay5_out1[5]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[5]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay4_out1_2[4]                         ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[4]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay5_out1[4]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[4]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay4_out1_2[3]                         ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[3]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay5_out1[3]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[3]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay4_out1_2[2]                         ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[2]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay5_out1[2]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[2]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay4_out1_2[1]                         ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[1]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay5_out1[1]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[1]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay4_out1_2[0]                         ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[0]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay5_out1[0]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1[0]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[22]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[22]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[22]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[22]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[21]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[21]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[21]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[21]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[20]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[20]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[20]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[20]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[19]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[19]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[19]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[19]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[18]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[18]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[18]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[18]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[17]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[17]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[17]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[17]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[16]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[16]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[16]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[16]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[15]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[15]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[15]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[15]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[14]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[14]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[14]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[14]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[13]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[13]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[13]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[13]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[12]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[12]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[12]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[12]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[11]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[11]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[11]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[11]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[10]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[10]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[10]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[10]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[9]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[9]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[9]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[9]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[8]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[8]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[8]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[8]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[7]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[7]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[7]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[7]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[6]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[6]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[6]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[6]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[5]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[5]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[5]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[5]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[4]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[4]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[4]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[4]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[3]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[3]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[3]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[3]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[2]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[2]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[2]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[2]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[1]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[1]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[1]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[1]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay6_out1[0]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[0]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_out1[0]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1[0]       ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[22]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[22]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[22]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[22]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[21]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[21]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[21]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[21]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[20]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[20]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[20]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[20]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[19]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[19]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[19]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[19]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[18]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[18]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[18]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[18]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[17]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[17]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[17]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[17]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[16]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[16]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[16]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[16]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[15]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[15]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[15]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[15]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[14]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[14]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[14]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[14]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[13]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[13]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[13]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[13]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[12]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[12]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[12]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[12]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[11]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[11]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[11]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[11]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[10]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[10]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[10]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[10]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[9]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[9]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[9]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[9]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[8]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[8]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[8]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[8]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[7]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[7]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[7]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[7]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[6]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[6]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[6]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[6]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[5]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[5]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[5]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[5]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[4]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[4]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[4]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[4]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[3]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[3]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[3]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[3]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[2]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[2]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[2]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[2]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[1]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[1]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[1]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[1]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay6_out1[0]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[0]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_out1[0]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1[0]      ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay3_out1                              ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_reg[0]        ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay7_out1                              ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_reg[0]        ;
; nfp_mul_single:u_nfp_mul_comp|Delay3_out1                                ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg[0]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay7_out1                                ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg[0]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay23_out1                               ; Merged with nfp_mul_single:u_nfp_mul_comp|Delay20_out1             ;
; nfp_mul_single:u_nfp_mul_comp|Delay21_out1                               ; Merged with nfp_mul_single:u_nfp_mul_comp|Delay16_out1             ;
; nfp_mul_single:u_nfp_mul_comp|Delay19_out1                               ; Merged with nfp_mul_single:u_nfp_mul_comp|Delay14_out1             ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay23_out1                             ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay20_out1           ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay21_out1                             ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay16_out1           ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay19_out1                             ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay14_out1           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_4[25,26]                   ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_4[24]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay2_out1_1[0]                         ; Stuck at GND due to stuck port data_in                             ;
; nfp_mul_single:u_nfp_mul_comp|Delay2_out1_1[0]                           ; Stuck at GND due to stuck port data_in                             ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay_out1_1[0]                          ; Stuck at GND due to stuck port data_in                             ;
; nfp_mul_single:u_nfp_mul_comp|Delay_out1_1[0]                            ; Stuck at GND due to stuck port data_in                             ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_reg_4[1][0]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_reg_4[0][0]                     ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_reg_3[1][61]                    ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_reg_3[0][61]                    ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_reg_1[1][26]                    ; Lost fanout                                                        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_reg_1[0][26]                    ; Lost fanout                                                        ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay2_out1_1[1]                         ; Merged with nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[23]        ;
; nfp_mul_single:u_nfp_mul_comp|Delay2_out1_1[1]                           ; Merged with nfp_mul_single:u_nfp_mul_comp|Delay1_out1[23]          ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[22]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[22]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[21]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[21]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[20]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[20]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[19]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[19]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[18]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[18]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[17]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[17]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[16]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[16]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[15]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[15]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[14]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[14]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[13]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[13]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[12]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[12]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[11]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[11]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[10]                            ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[10]      ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[9]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[9]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[8]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[8]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[7]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[7]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[6]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[6]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[5]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[5]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[4]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[4]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[3]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[3]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[2]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[2]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[1]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[1]       ;
; nfp_mul_single:u_nfp_mul_comp|Delay1_out1[0]                             ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1[0]       ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[22]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[22]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[21]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[21]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[20]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[20]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[19]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[19]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[18]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[18]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[17]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[17]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[16]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[16]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[15]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[15]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[14]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[14]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[13]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[13]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[12]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[12]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[11]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[11]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[10]                          ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[10]    ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[9]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[9]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[8]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[8]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[7]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[7]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[6]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[6]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[5]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[5]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[4]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[4]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[3]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[3]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[2]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[2]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[1]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[1]     ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1[0]                           ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_1[0]     ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[23]                     ; Merged with nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[1][24] ;
; Total Number of Removed Registers = 1014                                 ;                                                                    ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+-----------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                    ;
+-----------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS5_out1[4]        ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS6_out1[6],       ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay11_PS7_out1[7],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS8_out1[8],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS9_out1[9],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS10_out1[10],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS11_out1[11],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS12_out1[12],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS13_out1[13],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS14_out1[14],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS15_out1[15],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS16_out1[16],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS17_out1[17],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS18_out1[18],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS19_out1[19],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS20_out1[20],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS21_out1[21],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS22_out1[22],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay7_PS23_out1[23],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS24_out1[24],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS25_out1[25]      ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS5_out1[3]        ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS6_out1[5],       ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay11_PS7_out1[6],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS8_out1[7],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS9_out1[8],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS10_out1[9],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS11_out1[10],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS12_out1[11],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS13_out1[12],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS14_out1[13],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS15_out1[14],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS16_out1[15],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS17_out1[16],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS18_out1[17],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS19_out1[18],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS20_out1[19],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS21_out1[20],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS22_out1[21],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay7_PS23_out1[22],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS24_out1[23],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_PS25_out1[24]      ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1[0]             ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay29_PS4_out1[0],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS5_out1[2],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[4],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[5],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[6],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[7],        ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[8],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[9],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[10],     ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[11]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS5_out1[1]        ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[3],       ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[4],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[5],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[6],        ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[7],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[8],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[9],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[10],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[11]      ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS5_out1[0]        ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[2],       ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[3],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[4],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[5],        ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[6],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[7],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[8],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[9],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[10]      ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[1]        ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[2],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[3],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[4],        ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[5],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[6],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[7],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[8],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[9],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[10]      ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[0]        ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[1],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[2],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[3],        ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[4],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[5],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[6],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[7],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[8],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[9]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[0]       ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[1],       ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[2],        ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[3],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[4],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[5],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[6],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[7],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[8],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[9]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[0]         ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[1],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[2],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[3],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[4],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[5],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[6],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[7],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS17_out1[8]        ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[0]        ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[1],        ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[2],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[3],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[4],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[5],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[6],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[7],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[8]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[0]       ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[1],       ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[2],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[3],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[4],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[5],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[6],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS17_out1[7]        ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[0]        ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[1],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[2],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[3],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[4],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[5],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS17_out1[6],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[7]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[0]       ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[1],       ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[2],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[3],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[4],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS17_out1[5],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[6]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[0]        ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[1],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[2],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[3],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS17_out1[4],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[5],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS19_out1[6]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS14_out1[0]       ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[1],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[2],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS17_out1[3],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[4],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS19_out1[5]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS15_out1[0]       ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[1],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS17_out1[2],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[3],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS19_out1[4],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS20_out1[5]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS17_out1[0]        ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[1],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS19_out1[2],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS20_out1[3],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS21_out1[4]        ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS16_out1[0]       ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS17_out1[1],       ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[2],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS19_out1[3],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS20_out1[4]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS19_out1[0]       ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS20_out1[1],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS21_out1[2],       ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS22_out1[3]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS18_out1[0]       ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS19_out1[1],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS20_out1[2],      ;
;                                                           ;                           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS21_out1[3]        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_4[1]        ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay7_reg[0][1],       ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay7_reg[1][1],       ;
;                                                           ;                           ; nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1_1[2]        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_4[0]        ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay7_reg[0][0],       ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay7_reg[1][0],       ;
;                                                           ;                           ; nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1_1[1]        ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_1[0]        ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_1[0][0],    ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_1[1][0],    ;
;                                                           ;                           ; nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_1[2][0]     ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[26]       ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][26],     ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][26],     ;
;                                                           ;                           ; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][26]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[1]        ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][1],      ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][1],      ;
;                                                           ;                           ; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][1]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_4[0]        ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[0][0],      ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[1][0],      ;
;                                                           ;                           ; nfp_atan2_single:u_nfp_atan2_comp|Delay16_reg[2][0]       ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_3[26]           ; Stuck at GND              ; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][26],          ;
;                                                           ; due to stuck port data_in ; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][26]           ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_3[1]            ; Stuck at GND              ; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][1],           ;
;                                                           ; due to stuck port data_in ; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][1]            ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_3[0]            ; Stuck at GND              ; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][0],           ;
;                                                           ; due to stuck port data_in ; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][0]            ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[0][24]      ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[1][24],     ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[2][24]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[0][23]      ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[1][23],     ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[2][23]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_3[7]        ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][7],      ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][7]       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS20_out1[0]       ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS21_out1[1],       ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS22_out1[2]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[0][22]      ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[1][22],     ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[2][22]      ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS21_out1[0]        ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS22_out1[1],      ;
;                                                           ; due to stuck port data_in ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_PS23_out1[2]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_3[6]        ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[0][6],      ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay14_reg[1][6]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[0][26]      ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[1][26],     ;
;                                                           ; due to stuck port data_in ; nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[2][26]      ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_3[27]           ; Stuck at GND              ; nfp_add_single:u_nfp_add_comp|Delay5_reg[0][27],          ;
;                                                           ; due to stuck port data_in ; nfp_add_single:u_nfp_add_comp|Delay5_reg[1][27]           ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1[26]            ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay29_PS4_out1[26]      ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay4_PS22_out1[0]       ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_PS23_out1[1]       ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_PS23_out1[0]       ; Stuck at GND              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS24_out1[1]       ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_add_single:u_nfp_add_comp|Delay1_out1_2[1]            ; Stuck at GND              ; nfp_add_single:u_nfp_add_comp|Delay6_out1_1[1]            ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_add_single:u_nfp_add_comp|Delay1_out1_2[0]            ; Stuck at GND              ; nfp_add_single:u_nfp_add_comp|Delay6_out1_1[0]            ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_reg_1[0][26]     ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay6_reg_1[1][26]     ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[21]       ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[21]      ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[20]       ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[20]      ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[18]       ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[18]      ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[17]       ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[17]      ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[15]       ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[15]      ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[14]       ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[14]      ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[13]       ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[13]      ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[12]       ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[12]      ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[5]        ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[5]       ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_7[2]        ; Stuck at GND              ; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_12[2]       ;
;                                                           ; due to stuck port data_in ;                                                           ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][26] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][26]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][25] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][25]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][24] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][24]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][23] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][23]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][22] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][22]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][21] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][21]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][20] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][20]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][19] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][19]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][18] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][18]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][17] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][17]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][16] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][16]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][15] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][15]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][14] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][14]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][13] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][13]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][12] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][12]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][11] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][11]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][10] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][10]      ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][9]  ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][9]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][8]  ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][8]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][7]  ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][7]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][6]  ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][6]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][5]  ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][5]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][4]  ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][4]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][3]  ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][3]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][2]  ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][2]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][1]  ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][1]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_ll_pl[1][0]  ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay24_reg[0][0]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_reg[1][26]       ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay5_reg[0][26]       ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[1][37] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[0][37] ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[1][35] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[0][35] ;
; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[1][36] ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Mult6~mult_hl_pl[0][36] ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_reg_4[1][0]      ; Lost Fanouts              ; nfp_atan2_single:u_nfp_atan2_comp|Delay4_reg_4[0][0]      ;
+-----------------------------------------------------------+---------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4766  ;
; Number of registers using Synchronous Clear  ; 397   ;
; Number of registers using Synchronous Load   ; 704   ;
; Number of registers using Asynchronous Clear ; 4670  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4766  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                  ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3|shift_taps_kuv:auto_generated|dffe7                                 ; 57      ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|dffe7                                 ; 2       ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|dffe7                              ; 2       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated|dffe7                                 ; 49      ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated|dffe7                                ; 35      ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|dffe7                           ; 8       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3|shift_taps_kuv:auto_generated|cntr_g1h:cntr6|counter_reg_bit2       ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5|shift_taps_cuv:auto_generated|dffe6                                 ; 33      ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|cntr_53h:cntr6|counter_reg_bit4       ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated|dffe6                                 ; 14      ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|cntr_73h:cntr6|counter_reg_bit5    ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated|cntr_e1h:cntr6|counter_reg_bit1       ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated|dffe7                                 ; 11      ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated|cntr_43h:cntr6|counter_reg_bit4      ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|cntr_53h:cntr6|counter_reg_bit3       ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated|cntr_e1h:cntr6|counter_reg_bit0       ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated|cntr_43h:cntr6|counter_reg_bit3      ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_13h:cntr6|counter_reg_bit4 ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5|shift_taps_cuv:auto_generated|cntr_d1h:cntr5|counter_reg_bit1       ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated|cntr_i1h:cntr5|counter_reg_bit2       ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated|cntr_m1h:cntr6|counter_reg_bit3       ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_13h:cntr6|counter_reg_bit2 ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|cntr_53h:cntr6|counter_reg_bit0       ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated|cntr_i1h:cntr5|counter_reg_bit1       ; 1       ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|cntr_73h:cntr6|counter_reg_bit1    ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1|shift_taps_rvv:auto_generated|dffe7                                 ; 26      ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|dffe7                             ; 33      ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|cntr_73h:cntr6|counter_reg_bit0    ; 1       ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated|dffe7                             ; 9       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_13h:cntr6|counter_reg_bit0 ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated|cntr_m1h:cntr6|counter_reg_bit0       ; 1       ;
; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1|shift_taps_rvv:auto_generated|cntr_l1h:cntr6|counter_reg_bit3       ; 1       ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|cntr_v2h:cntr6|counter_reg_bit3   ; 1       ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated|cntr_03h:cntr6|counter_reg_bit3   ; 1       ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|cntr_v2h:cntr6|counter_reg_bit1   ; 1       ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated|cntr_03h:cntr6|counter_reg_bit2   ; 1       ;
; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|cntr_v2h:cntr6|counter_reg_bit0   ; 1       ;
; Total number of inverted registers = 37                                                                                            ;         ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                        ;
+---------------------------------------------------------------+--------------------------------------------------------+------------+
; Register Name                                                 ; Megafunction                                           ; Type       ;
+---------------------------------------------------------------+--------------------------------------------------------+------------+
; nfp_atan2_single:u_nfp_atan2_comp|Delay15_reg[0..36]          ; nfp_atan2_single:u_nfp_atan2_comp|Delay15_reg_rtl_0    ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg[0..36]          ; nfp_atan2_single:u_nfp_atan2_comp|Delay15_reg_rtl_0    ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_reg[0..26]             ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_reg_rtl_0       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay3_reg_2[0..26]         ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_reg_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_reg[0..25]             ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_reg_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay7_reg[0..25]             ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_reg_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay9_reg[0..25][0..7]       ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_reg_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay8_reg[0..25][0..22]      ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_reg_rtl_0       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_reg[0..25]           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_reg_rtl_0       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay8_reg[0..25]           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_reg_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay22_PS26_reg[0..22][0..7] ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay22_PS26_reg_rtl_0 ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay1_reg_1[0..13][0..8]   ; nfp_atan2_single:u_nfp_atan2_comp|Delay1_reg_1_rtl_0   ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_reg_1[0..12][0..23]  ; nfp_atan2_single:u_nfp_atan2_comp|Delay4_reg_1_rtl_0   ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay17_reg[0..12][0..8]    ; nfp_atan2_single:u_nfp_atan2_comp|Delay4_reg_1_rtl_0   ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS13_out1[12]           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[11]          ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[10]           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[9]           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[8]             ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[7]            ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[6]           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[5]            ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS5_out1[3]            ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay29_PS4_out1[1]           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1[1]                 ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_reg_2[0..8][0..9]    ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay7_reg_1[0,1][0..9]     ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_PS12_out1[12,13]       ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS11_out1[11,12]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[10,11]       ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[9,10]          ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[8,9]          ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[7,8]         ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[6,7]          ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS5_out1[4,5]          ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay29_PS4_out1[2,3]         ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1[2,3]               ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_reg_2[0..8][0..23]   ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_reg_1[1][0..23]      ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS10_out1[14,15]       ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_PS9_out1[13,14]         ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[12,13]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[11,12]       ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[10,11]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS5_out1[8,9]          ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay29_PS4_out1[6,7]         ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1[6,7]               ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_add_single:u_nfp_add_comp|Delay18_reg[0..7]               ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_add_single:u_nfp_add_comp|Delay14_reg[0..7]               ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_add_single:u_nfp_add_comp|Delay13_reg[0..7]               ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_add_single:u_nfp_add_comp|Delay15_reg[0..7][0..7]         ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_add_single:u_nfp_add_comp|Delay17_reg[0..6][22]           ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_add_single:u_nfp_add_comp|Delay2_out1_5[22]               ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS8_out1[16,17]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[15,16]       ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[14,15]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS5_out1[12,13]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay29_PS4_out1[10,11]       ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1[10,11]             ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay13_reg[0..5]             ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_mul_single:u_nfp_mul_comp|Delay13_reg[0..5]               ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0..5][0..12]    ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; delayMatch_reg[0..4][0..31]                                   ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_9               ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_2[0..5][0..7]   ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_10[0..7]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_8[0..22]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay10_PS7_out1[17,18]       ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[16,17]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS5_out1[14,15]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay29_PS4_out1[12,13]       ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1[12,13]             ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_add_single:u_nfp_add_comp|Delay17_reg[2..6][0..21]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_8               ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_9               ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay9_reg[1..3]            ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay12_out1_3              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay11_reg_1[0,1]          ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay9_out1_3               ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_13              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|reduced_reg_3[1..5][0..22]  ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay5_PS6_out1[18,19]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_5       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay3_PS5_out1[16,17]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_5       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay29_PS4_out1[14,15]       ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_5       ; SHIFT_TAPS ;
; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1[14,15]             ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_5       ; SHIFT_TAPS ;
; nfp_add_single:u_nfp_add_comp|Delay2_reg[0..3][0..7]          ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_5       ; SHIFT_TAPS ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay8_reg[0..3]              ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_5       ; SHIFT_TAPS ;
; nfp_mul_single:u_nfp_mul_comp_1|Delay4_reg_1[0..3][0..9]      ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_5       ; SHIFT_TAPS ;
; nfp_mul_single:u_nfp_mul_comp|Delay8_reg[0..3]                ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_5       ; SHIFT_TAPS ;
; nfp_mul_single:u_nfp_mul_comp|Delay4_reg_1[0..3][0..9]        ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_5       ; SHIFT_TAPS ;
; nfp_atan2_single:u_nfp_atan2_comp|Delay7_reg_2[0..3]          ; nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_5       ; SHIFT_TAPS ;
+---------------------------------------------------------------+--------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay14_out1_2[9]          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_10[10]         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|Delay15_out1[3]                ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay11_out1_2[1]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_15[4]          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_15[17]         ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_5[26]          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg[0][29]         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_18[4]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_6[8]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_7[3]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_5[31]          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_5[17]          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_12[0]          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_12[23]         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_6[31]          ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_6[36]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_1[11]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_1[14]          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_1[21]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_15[11]         ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|Delay1_out1_3[12]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_mul_single:u_nfp_mul_comp|Delay1_out1_3[4]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_mul_single:u_nfp_mul_comp_1|Delay1_out1_3[0]             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|Delay14_out1[3]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_12[4]          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_5[1]           ;
; 6:1                ; 22 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_mul_single:u_nfp_mul_comp|Delay2_out1_3[13]              ;
; 6:1                ; 22 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_mul_single:u_nfp_mul_comp_1|Delay2_out1_3[7]             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|Delay15_out1[10]               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|Delay15_out1[14]               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|Delay15_out1[18]               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_15[14]         ;
; 5:1                ; 23 bits   ; 69 LEs        ; 0 LEs                ; 69 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_2[15]             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_sqrt_single:u_nfp_sqrt_comp|Delay1_out1_2[7]             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_2[3]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_2[3]           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_5[6]           ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_5[13]          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_5[4]           ;
; 7:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_12[40]         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_6[47]          ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_6[56]          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_1[22]          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|Delay1_out1_3[2]               ;
; 32:1               ; 2 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][23]       ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay6_reg_1[0][17]        ;
; 32:1               ; 3 bits    ; 63 LEs        ; 48 LEs               ; 15 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_5[9]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay1_out1_6[1]           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|Delay15_out1[24]               ;
; 64:1               ; 2 bits    ; 84 LEs        ; 68 LEs               ; 16 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[0][0]          ;
; 64:1               ; 3 bits    ; 126 LEs       ; 105 LEs              ; 21 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay21_reg[0][8]          ;
; 64:1               ; 3 bits    ; 126 LEs       ; 105 LEs              ; 21 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][6]        ;
; 64:1               ; 2 bits    ; 84 LEs        ; 52 LEs               ; 32 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay13_reg_2[0][13]       ;
; 64:1               ; 3 bits    ; 126 LEs       ; 102 LEs              ; 24 LEs                 ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_4[17]          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay8_out1_4[0]           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_12[45]         ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_6[57]          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay2_out1_6[0]           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay4_out1_8[0]           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_5[0]           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_11[0]          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay5_out1_5[0]           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay6_out1_5[0]           ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_5[24]          ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay7_out1_4[23]          ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_17[2]          ;
; 25:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay3_out1_17[3]          ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftRight0                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftRight0                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftRight0                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftRight0                ;
; 4:1                ; 39 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftLeft2                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftLeft2                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftLeft2                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftLeft2                 ;
; 4:1                ; 54 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftLeft1                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftLeft1                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftLeft1                 ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftLeft1                 ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|ShiftLeft0                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|ShiftLeft0                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|ShiftLeft0                     ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftLeft0                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftLeft0                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftLeft0                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftRight1                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftRight1                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftRight1                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftRight1                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|ShiftRight1                ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|ShiftRight0                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|ShiftRight0                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_add_single:u_nfp_add_comp|ShiftRight0                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|coeffs_table_domain_2_out1 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|coeffs_table_domain_1_out1 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Delay25_reg_next[0][34]    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|if_x_exp_36_out1[1]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Switch6_out1_dtc[2]        ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Subtract_3[13]             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Subtract_3[44]             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CALC_MAGNITUDE_AND_PHASE_FLOAT|nfp_atan2_single:u_nfp_atan2_comp|Switch3_out1_12[17]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|altsyncram_tfc1:altsyncram5 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0|shift_taps_euv:auto_generated|cntr_73h:cntr6 ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                                      ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|altsyncram_pfc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_duv:auto_generated|cntr_53h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated|altsyncram_3jc1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0|shift_taps_2001:auto_generated|cntr_43h:cntr6 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|altsyncram_ufc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_13h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated|altsyncram_vfc1:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0|shift_taps_guv:auto_generated|cntr_03h:cntr6 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|altsyncram_lic1:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0|shift_taps_svv:auto_generated|cntr_v2h:cntr6 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated|altsyncram_9ic1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0|shift_taps_mvv:auto_generated|cntr_m1h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1|shift_taps_rvv:auto_generated|altsyncram_jic1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1|shift_taps_rvv:auto_generated|cntr_l1h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated|altsyncram_qfc1:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2|shift_taps_huv:auto_generated|cntr_i1h:cntr5 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3|shift_taps_kuv:auto_generated|altsyncram_3gc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3|shift_taps_kuv:auto_generated|cntr_g1h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated|altsyncram_4gc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4|shift_taps_luv:auto_generated|cntr_e1h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5|shift_taps_cuv:auto_generated|altsyncram_hfc1:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5|shift_taps_cuv:auto_generated|cntr_d1h:cntr5 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                             ;
+----------------+----------------+----------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                          ;
; TAP_DISTANCE   ; 37             ; Untyped                                                                          ;
; WIDTH          ; 2              ; Untyped                                                                          ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                          ;
; CBXI_PARAMETER ; shift_taps_euv ; Untyped                                                                          ;
+----------------+----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                       ;
; TAP_DISTANCE   ; 27             ; Untyped                                                                       ;
; WIDTH          ; 2              ; Untyped                                                                       ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_duv ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0 ;
+----------------+-----------------+------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                         ;
+----------------+-----------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                      ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                      ;
; TAP_DISTANCE   ; 26              ; Untyped                                                                      ;
; WIDTH          ; 35              ; Untyped                                                                      ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                      ;
; CBXI_PARAMETER ; shift_taps_2001 ; Untyped                                                                      ;
+----------------+-----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                ;
+----------------+----------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                             ;
; TAP_DISTANCE   ; 23             ; Untyped                                                                             ;
; WIDTH          ; 8              ; Untyped                                                                             ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                             ;
; CBXI_PARAMETER ; shift_taps_fuv ; Untyped                                                                             ;
+----------------+----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                           ;
; TAP_DISTANCE   ; 14             ; Untyped                                                                           ;
; WIDTH          ; 9              ; Untyped                                                                           ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                           ;
; CBXI_PARAMETER ; shift_taps_guv ; Untyped                                                                           ;
+----------------+----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                           ;
; TAP_DISTANCE   ; 13             ; Untyped                                                                           ;
; WIDTH          ; 33             ; Untyped                                                                           ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                           ;
; CBXI_PARAMETER ; shift_taps_svv ; Untyped                                                                           ;
+----------------+----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                       ;
; TAP_DISTANCE   ; 11             ; Untyped                                                                       ;
; WIDTH          ; 11             ; Untyped                                                                       ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_mvv ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1 ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                       ;
; TAP_DISTANCE   ; 10             ; Untyped                                                                       ;
; WIDTH          ; 26             ; Untyped                                                                       ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_rvv ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2 ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                       ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                       ;
; WIDTH          ; 14             ; Untyped                                                                       ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_huv ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3 ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                       ;
; TAP_DISTANCE   ; 6              ; Untyped                                                                       ;
; WIDTH          ; 57             ; Untyped                                                                       ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_kuv ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4 ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                       ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                       ;
; WIDTH          ; 49             ; Untyped                                                                       ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_luv ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5 ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                       ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                       ;
; WIDTH          ; 33             ; Untyped                                                                       ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_cuv ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                               ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 12                                                                   ;
; Entity Instance            ; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0    ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 37                                                                   ;
;     -- WIDTH               ; 2                                                                    ;
; Entity Instance            ; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 27                                                                   ;
;     -- WIDTH               ; 2                                                                    ;
; Entity Instance            ; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 26                                                                   ;
;     -- WIDTH               ; 35                                                                   ;
; Entity Instance            ; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 23                                                                   ;
;     -- WIDTH               ; 8                                                                    ;
; Entity Instance            ; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 14                                                                   ;
;     -- WIDTH               ; 9                                                                    ;
; Entity Instance            ; nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 13                                                                   ;
;     -- WIDTH               ; 33                                                                   ;
; Entity Instance            ; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 11                                                                   ;
;     -- WIDTH               ; 11                                                                   ;
; Entity Instance            ; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 10                                                                   ;
;     -- WIDTH               ; 26                                                                   ;
; Entity Instance            ; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 8                                                                    ;
;     -- WIDTH               ; 14                                                                   ;
; Entity Instance            ; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 6                                                                    ;
;     -- WIDTH               ; 57                                                                   ;
; Entity Instance            ; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 5                                                                    ;
;     -- WIDTH               ; 49                                                                   ;
; Entity Instance            ; nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5       ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 4                                                                    ;
;     -- WIDTH               ; 33                                                                   ;
+----------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4766                        ;
;     ENA               ; 59                          ;
;     ENA CLR           ; 3701                        ;
;     ENA CLR SCLR      ; 265                         ;
;     ENA CLR SCLR SLD  ; 95                          ;
;     ENA CLR SLD       ; 609                         ;
;     ENA SCLR          ; 37                          ;
; arriav_lcell_comb     ; 3453                        ;
;     arith             ; 1164                        ;
;         0 data inputs ; 31                          ;
;         1 data inputs ; 415                         ;
;         2 data inputs ; 574                         ;
;         3 data inputs ; 89                          ;
;         4 data inputs ; 31                          ;
;         5 data inputs ; 24                          ;
;     extend            ; 26                          ;
;         7 data inputs ; 26                          ;
;     normal            ; 2194                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 108                         ;
;         2 data inputs ; 240                         ;
;         3 data inputs ; 364                         ;
;         4 data inputs ; 248                         ;
;         5 data inputs ; 565                         ;
;         6 data inputs ; 668                         ;
;     shared            ; 69                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 46                          ;
; arriav_mac            ; 10                          ;
; boundary_port         ; 134                         ;
; stratixv_ram_block    ; 279                         ;
;                       ;                             ;
; Max LUT depth         ; 10.90                       ;
; Average LUT depth     ; 2.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 30 19:07:53 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CALC_MODEL_FLOAT -c CALC_MODEL_FLOAT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file calc_model_float/nfp_sqrt_single.v
    Info (12023): Found entity 1: nfp_sqrt_single File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/nfp_sqrt_single.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file calc_model_float/nfp_mul_single.v
    Info (12023): Found entity 1: nfp_mul_single File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/nfp_mul_single.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file calc_model_float/nfp_atan2_single.v
    Info (12023): Found entity 1: nfp_atan2_single File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/nfp_atan2_single.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file calc_model_float/nfp_add_single.v
    Info (12023): Found entity 1: nfp_add_single File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/nfp_add_single.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file calc_model_float/calc_magnitude_and_phase_float.v
    Info (12023): Found entity 1: CALC_MAGNITUDE_AND_PHASE_FLOAT File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/CALC_MAGNITUDE_AND_PHASE_FLOAT.v Line: 42
Info (12127): Elaborating entity "CALC_MAGNITUDE_AND_PHASE_FLOAT" for the top level hierarchy
Info (12128): Elaborating entity "nfp_atan2_single" for hierarchy "nfp_atan2_single:u_nfp_atan2_comp" File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/CALC_MAGNITUDE_AND_PHASE_FLOAT.v Line: 87
Warning (10764): Verilog HDL warning at nfp_atan2_single.v(3729): converting signed shift amount to unsigned File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/nfp_atan2_single.v Line: 3729
Info (12128): Elaborating entity "nfp_mul_single" for hierarchy "nfp_mul_single:u_nfp_mul_comp" File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/CALC_MAGNITUDE_AND_PHASE_FLOAT.v Line: 126
Info (12128): Elaborating entity "nfp_add_single" for hierarchy "nfp_add_single:u_nfp_add_comp" File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/CALC_MAGNITUDE_AND_PHASE_FLOAT.v Line: 142
Info (12128): Elaborating entity "nfp_sqrt_single" for hierarchy "nfp_sqrt_single:u_nfp_sqrt_comp" File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/CALC_MODEL_FLOAT/CALC_MAGNITUDE_AND_PHASE_FLOAT.v Line: 149
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 12 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_atan2_single:u_nfp_atan2_comp|Delay15_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 37
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_sqrt_single:u_nfp_sqrt_comp|Delay2_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 27
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_sqrt_single:u_nfp_sqrt_comp|Delay6_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 26
        Info (286033): Parameter WIDTH set to 35
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_sqrt_single:u_nfp_sqrt_comp|Delay22_PS26_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 23
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_atan2_single:u_nfp_atan2_comp|Delay1_reg_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 14
        Info (286033): Parameter WIDTH set to 9
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_atan2_single:u_nfp_atan2_comp|Delay4_reg_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 13
        Info (286033): Parameter WIDTH set to 33
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 11
        Info (286033): Parameter WIDTH set to 11
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 10
        Info (286033): Parameter WIDTH set to 26
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 14
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_3"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 57
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_4"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 49
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nfp_sqrt_single:u_nfp_sqrt_comp|Delay_out1_rtl_5"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 33
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0"
Info (12133): Instantiated megafunction "nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay15_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "37"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_euv.tdf
    Info (12023): Found entity 1: shift_taps_euv File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_euv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tfc1.tdf
    Info (12023): Found entity 1: altsyncram_tfc1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_tfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jjf.tdf
    Info (12023): Found entity 1: cntr_jjf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_jjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_73h.tdf
    Info (12023): Found entity 1: cntr_73h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_73h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0"
Info (12133): Instantiated megafunction "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay2_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "27"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_duv.tdf
    Info (12023): Found entity 1: shift_taps_duv File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_duv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pfc1.tdf
    Info (12023): Found entity 1: altsyncram_pfc1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_pfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf
    Info (12023): Found entity 1: cntr_hjf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_hjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_53h.tdf
    Info (12023): Found entity 1: cntr_53h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_53h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0"
Info (12133): Instantiated megafunction "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay6_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "26"
    Info (12134): Parameter "WIDTH" = "35"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_2001.tdf
    Info (12023): Found entity 1: shift_taps_2001 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_2001.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3jc1.tdf
    Info (12023): Found entity 1: altsyncram_3jc1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_3jc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf
    Info (12023): Found entity 1: cntr_gjf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_gjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_43h.tdf
    Info (12023): Found entity 1: cntr_43h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_43h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0"
Info (12133): Instantiated megafunction "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay22_PS26_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "23"
    Info (12134): Parameter "WIDTH" = "8"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_fuv.tdf
    Info (12023): Found entity 1: shift_taps_fuv File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_fuv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ufc1.tdf
    Info (12023): Found entity 1: altsyncram_ufc1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_ufc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf
    Info (12023): Found entity 1: cntr_djf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_djf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_13h.tdf
    Info (12023): Found entity 1: cntr_13h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_13h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0"
Info (12133): Instantiated megafunction "nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay1_reg_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "14"
    Info (12134): Parameter "WIDTH" = "9"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_guv.tdf
    Info (12023): Found entity 1: shift_taps_guv File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_guv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vfc1.tdf
    Info (12023): Found entity 1: altsyncram_vfc1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_vfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cjf.tdf
    Info (12023): Found entity 1: cntr_cjf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_cjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_03h.tdf
    Info (12023): Found entity 1: cntr_03h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_03h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0"
Info (12133): Instantiated megafunction "nfp_atan2_single:u_nfp_atan2_comp|altshift_taps:Delay4_reg_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "13"
    Info (12134): Parameter "WIDTH" = "33"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_svv.tdf
    Info (12023): Found entity 1: shift_taps_svv File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_svv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf
    Info (12023): Found entity 1: altsyncram_lic1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_lic1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf
    Info (12023): Found entity 1: cntr_bjf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_bjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v2h.tdf
    Info (12023): Found entity 1: cntr_v2h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_v2h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0"
Info (12133): Instantiated megafunction "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "11"
    Info (12134): Parameter "WIDTH" = "11"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_mvv.tdf
    Info (12023): Found entity 1: shift_taps_mvv File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_mvv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ic1.tdf
    Info (12023): Found entity 1: altsyncram_9ic1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_9ic1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9jf.tdf
    Info (12023): Found entity 1: cntr_9jf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_9jf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m1h.tdf
    Info (12023): Found entity 1: cntr_m1h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_m1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1"
Info (12133): Instantiated megafunction "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "10"
    Info (12134): Parameter "WIDTH" = "26"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rvv.tdf
    Info (12023): Found entity 1: shift_taps_rvv File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_rvv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jic1.tdf
    Info (12023): Found entity 1: altsyncram_jic1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_jic1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8jf.tdf
    Info (12023): Found entity 1: cntr_8jf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_8jf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_l1h.tdf
    Info (12023): Found entity 1: cntr_l1h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_l1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2"
Info (12133): Instantiated megafunction "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "14"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_huv.tdf
    Info (12023): Found entity 1: shift_taps_huv File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_huv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qfc1.tdf
    Info (12023): Found entity 1: altsyncram_qfc1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_qfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_uhf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i1h.tdf
    Info (12023): Found entity 1: cntr_i1h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_i1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3"
Info (12133): Instantiated megafunction "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_3" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "57"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_kuv.tdf
    Info (12023): Found entity 1: shift_taps_kuv File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_kuv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3gc1.tdf
    Info (12023): Found entity 1: altsyncram_3gc1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_3gc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf
    Info (12023): Found entity 1: cntr_shf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_shf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cmpr_b9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf
    Info (12023): Found entity 1: cntr_g1h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_g1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4"
Info (12133): Instantiated megafunction "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_4" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "49"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_luv.tdf
    Info (12023): Found entity 1: shift_taps_luv File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_luv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4gc1.tdf
    Info (12023): Found entity 1: altsyncram_4gc1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_4gc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf
    Info (12023): Found entity 1: cntr_rhf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_rhf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e1h.tdf
    Info (12023): Found entity 1: cntr_e1h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_e1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5"
Info (12133): Instantiated megafunction "nfp_sqrt_single:u_nfp_sqrt_comp|altshift_taps:Delay_out1_rtl_5" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "33"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_cuv.tdf
    Info (12023): Found entity 1: shift_taps_cuv File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/shift_taps_cuv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hfc1.tdf
    Info (12023): Found entity 1: altsyncram_hfc1 File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/altsyncram_hfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_phf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf
    Info (12023): Found entity 1: cntr_d1h File: C:/Users/Mykyta/Documents/MATLAB/lab_2/float/db/cntr_d1h.tdf Line: 28
Info (17049): 106 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7075 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 6652 logic cells
    Info (21064): Implemented 279 RAM segments
    Info (21062): Implemented 10 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4986 megabytes
    Info: Processing ended: Wed Nov 30 19:08:06 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:08


