 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : APB
Version: K-2015.06
Date   : Thu Oct 24 23:26:47 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: u0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u0/current_state_reg[0]/CK (DFFRQX2M)                   0.00 #     0.00 r
  u0/current_state_reg[0]/Q (DFFRQX2M)                    0.39       0.39 r
  u0/U22/Y (INVX2M)                                       0.05       0.44 f
  u0/U13/Y (OAI2B1X2M)                                    0.06       0.51 r
  u0/U14/Y (NOR2BX2M)                                     0.04       0.55 f
  u0/current_state_reg[0]/D (DFFRQX2M)                    0.00       0.55 f
  data arrival time                                                  0.55

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u0/current_state_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: u2/PREADY2_reg
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u2/PREADY2_reg/CK (DFFRQX2M)                            0.00 #     0.00 r
  u2/PREADY2_reg/Q (DFFRQX2M)                             0.36       0.36 r
  u2/PREADY2 (slave2_WIDTH7)                              0.00       0.36 r
  U36/Y (AO22X1M)                                         0.15       0.52 r
  u0/PREADY (masterAPB_WIDTH7)                            0.00       0.52 r
  u0/U13/Y (OAI2B1X2M)                                    0.08       0.60 f
  u0/current_state_reg[1]/D (DFFRQX2M)                    0.00       0.60 f
  data arrival time                                                  0.60

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u0/current_state_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: u2/prdata2_reg[6]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u2/prdata2_reg[6]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u2/prdata2_reg[6]/CK (DFFRQX2M)          0.00 #     0.00 r
  u2/prdata2_reg[6]/Q (DFFRQX2M)           0.37       0.37 r
  u2/U879/Y (AO22X1M)                      0.15       0.52 r
  u2/prdata2_reg[6]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u2/prdata2_reg[6]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u2/prdata2_reg[5]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u2/prdata2_reg[5]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u2/prdata2_reg[5]/CK (DFFRQX2M)          0.00 #     0.00 r
  u2/prdata2_reg[5]/Q (DFFRQX2M)           0.37       0.37 r
  u2/U875/Y (AO22X1M)                      0.15       0.52 r
  u2/prdata2_reg[5]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u2/prdata2_reg[5]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u2/prdata2_reg[4]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u2/prdata2_reg[4]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u2/prdata2_reg[4]/CK (DFFRQX2M)          0.00 #     0.00 r
  u2/prdata2_reg[4]/Q (DFFRQX2M)           0.37       0.37 r
  u2/U871/Y (AO22X1M)                      0.15       0.52 r
  u2/prdata2_reg[4]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u2/prdata2_reg[4]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u2/prdata2_reg[3]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u2/prdata2_reg[3]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u2/prdata2_reg[3]/CK (DFFRQX2M)          0.00 #     0.00 r
  u2/prdata2_reg[3]/Q (DFFRQX2M)           0.37       0.37 r
  u2/U867/Y (AO22X1M)                      0.15       0.52 r
  u2/prdata2_reg[3]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u2/prdata2_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u2/prdata2_reg[2]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u2/prdata2_reg[2]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u2/prdata2_reg[2]/CK (DFFRQX2M)          0.00 #     0.00 r
  u2/prdata2_reg[2]/Q (DFFRQX2M)           0.37       0.37 r
  u2/U863/Y (AO22X1M)                      0.15       0.52 r
  u2/prdata2_reg[2]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u2/prdata2_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u2/prdata2_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u2/prdata2_reg[1]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u2/prdata2_reg[1]/CK (DFFRQX2M)          0.00 #     0.00 r
  u2/prdata2_reg[1]/Q (DFFRQX2M)           0.37       0.37 r
  u2/U859/Y (AO22X1M)                      0.15       0.52 r
  u2/prdata2_reg[1]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u2/prdata2_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u2/prdata2_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u2/prdata2_reg[0]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u2/prdata2_reg[0]/CK (DFFRQX2M)          0.00 #     0.00 r
  u2/prdata2_reg[0]/Q (DFFRQX2M)           0.37       0.37 r
  u2/U575/Y (AO22X1M)                      0.15       0.52 r
  u2/prdata2_reg[0]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u2/prdata2_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u1/prdata1_reg[6]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u1/prdata1_reg[6]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/prdata1_reg[6]/CK (DFFRQX2M)          0.00 #     0.00 r
  u1/prdata1_reg[6]/Q (DFFRQX2M)           0.37       0.37 r
  u1/U889/Y (AO22X1M)                      0.15       0.53 r
  u1/prdata1_reg[6]/D (DFFRQX2M)           0.00       0.53 r
  data arrival time                                   0.53

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u1/prdata1_reg[6]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u1/prdata1_reg[5]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u1/prdata1_reg[5]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/prdata1_reg[5]/CK (DFFRQX2M)          0.00 #     0.00 r
  u1/prdata1_reg[5]/Q (DFFRQX2M)           0.37       0.37 r
  u1/U885/Y (AO22X1M)                      0.15       0.53 r
  u1/prdata1_reg[5]/D (DFFRQX2M)           0.00       0.53 r
  data arrival time                                   0.53

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u1/prdata1_reg[5]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u1/prdata1_reg[4]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u1/prdata1_reg[4]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/prdata1_reg[4]/CK (DFFRQX2M)          0.00 #     0.00 r
  u1/prdata1_reg[4]/Q (DFFRQX2M)           0.37       0.37 r
  u1/U881/Y (AO22X1M)                      0.15       0.53 r
  u1/prdata1_reg[4]/D (DFFRQX2M)           0.00       0.53 r
  data arrival time                                   0.53

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u1/prdata1_reg[4]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u1/prdata1_reg[3]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u1/prdata1_reg[3]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/prdata1_reg[3]/CK (DFFRQX2M)          0.00 #     0.00 r
  u1/prdata1_reg[3]/Q (DFFRQX2M)           0.37       0.37 r
  u1/U877/Y (AO22X1M)                      0.15       0.53 r
  u1/prdata1_reg[3]/D (DFFRQX2M)           0.00       0.53 r
  data arrival time                                   0.53

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u1/prdata1_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u1/prdata1_reg[2]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u1/prdata1_reg[2]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/prdata1_reg[2]/CK (DFFRQX2M)          0.00 #     0.00 r
  u1/prdata1_reg[2]/Q (DFFRQX2M)           0.37       0.37 r
  u1/U873/Y (AO22X1M)                      0.15       0.53 r
  u1/prdata1_reg[2]/D (DFFRQX2M)           0.00       0.53 r
  data arrival time                                   0.53

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u1/prdata1_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u1/prdata1_reg[1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u1/prdata1_reg[1]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/prdata1_reg[1]/CK (DFFRQX2M)          0.00 #     0.00 r
  u1/prdata1_reg[1]/Q (DFFRQX2M)           0.37       0.37 r
  u1/U869/Y (AO22X1M)                      0.15       0.53 r
  u1/prdata1_reg[1]/D (DFFRQX2M)           0.00       0.53 r
  data arrival time                                   0.53

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u1/prdata1_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u1/prdata1_reg[0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u1/prdata1_reg[0]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/prdata1_reg[0]/CK (DFFRQX2M)          0.00 #     0.00 r
  u1/prdata1_reg[0]/Q (DFFRQX2M)           0.37       0.37 r
  u1/U893/Y (AO22X1M)                      0.15       0.53 r
  u1/prdata1_reg[0]/D (DFFRQX2M)           0.00       0.53 r
  data arrival time                                   0.53

  clock PCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  u1/prdata1_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: u1/slave_memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u1/slave_memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/slave_memory_reg[2][3]/CK (DFFRQX2M)                 0.00 #     0.00 r
  u1/slave_memory_reg[2][3]/Q (DFFRQX2M)                  0.38       0.38 r
  u1/U914/Y (OAI2BB2X1M)                                  0.15       0.53 r
  u1/slave_memory_reg[2][3]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u1/slave_memory_reg[2][3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: u1/slave_memory_reg[2][2]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u1/slave_memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/slave_memory_reg[2][2]/CK (DFFRQX2M)                 0.00 #     0.00 r
  u1/slave_memory_reg[2][2]/Q (DFFRQX2M)                  0.38       0.38 r
  u1/U913/Y (OAI2BB2X1M)                                  0.15       0.53 r
  u1/slave_memory_reg[2][2]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u1/slave_memory_reg[2][2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: u1/slave_memory_reg[2][1]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u1/slave_memory_reg[2][1]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/slave_memory_reg[2][1]/CK (DFFRQX2M)                 0.00 #     0.00 r
  u1/slave_memory_reg[2][1]/Q (DFFRQX2M)                  0.38       0.38 r
  u1/U912/Y (OAI2BB2X1M)                                  0.15       0.53 r
  u1/slave_memory_reg[2][1]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u1/slave_memory_reg[2][1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: u1/slave_memory_reg[2][0]
              (rising edge-triggered flip-flop clocked by PCLK)
  Endpoint: u1/slave_memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by PCLK)
  Path Group: PCLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/slave_memory_reg[2][0]/CK (DFFRQX2M)                 0.00 #     0.00 r
  u1/slave_memory_reg[2][0]/Q (DFFRQX2M)                  0.38       0.38 r
  u1/U911/Y (OAI2BB2X1M)                                  0.15       0.53 r
  u1/slave_memory_reg[2][0]/D (DFFRQX2M)                  0.00       0.53 r
  data arrival time                                                  0.53

  clock PCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u1/slave_memory_reg[2][0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


1
