<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4735" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4735{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4735{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4735{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4735{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_4735{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4735{left:152px;bottom:1061px;letter-spacing:0.15px;}
#t7_4735{left:70px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_4735{left:591px;bottom:1044px;}
#t9_4735{left:606px;bottom:1037px;letter-spacing:-0.28px;}
#ta_4735{left:640px;bottom:1044px;}
#tb_4735{left:656px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_4735{left:70px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_4735{left:70px;bottom:1004px;letter-spacing:-0.17px;word-spacing:-0.56px;}
#te_4735{left:70px;bottom:987px;letter-spacing:-0.28px;word-spacing:-0.31px;}
#tf_4735{left:107px;bottom:942px;letter-spacing:0.11px;word-spacing:-0.07px;}
#tg_4735{left:193px;bottom:942px;letter-spacing:0.12px;word-spacing:0.01px;}
#th_4735{left:399px;bottom:924px;letter-spacing:0.13px;}
#ti_4735{left:101px;bottom:901px;letter-spacing:-0.12px;}
#tj_4735{left:102px;bottom:885px;letter-spacing:-0.14px;}
#tk_4735{left:225px;bottom:885px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tl_4735{left:244px;bottom:868px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#tm_4735{left:455px;bottom:885px;letter-spacing:-0.13px;}
#tn_4735{left:640px;bottom:885px;letter-spacing:-0.12px;word-spacing:0.05px;}
#to_4735{left:88px;bottom:860px;letter-spacing:-0.17px;}
#tp_4735{left:144px;bottom:860px;letter-spacing:-0.16px;}
#tq_4735{left:87px;bottom:836px;letter-spacing:-0.16px;}
#tr_4735{left:147px;bottom:836px;letter-spacing:-0.12px;}
#ts_4735{left:190px;bottom:836px;letter-spacing:-0.14px;}
#tt_4735{left:190px;bottom:814px;letter-spacing:-0.14px;}
#tu_4735{left:433px;bottom:836px;letter-spacing:-0.13px;}
#tv_4735{left:526px;bottom:836px;letter-spacing:-0.12px;}
#tw_4735{left:526px;bottom:819px;letter-spacing:-0.13px;}
#tx_4735{left:190px;bottom:790px;}
#ty_4735{left:526px;bottom:790px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_4735{left:526px;bottom:768px;letter-spacing:-0.12px;}
#t10_4735{left:190px;bottom:744px;}
#t11_4735{left:526px;bottom:744px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_4735{left:526px;bottom:723px;letter-spacing:-0.12px;}
#t13_4735{left:190px;bottom:698px;letter-spacing:-0.14px;}
#t14_4735{left:526px;bottom:698px;letter-spacing:-0.14px;}
#t15_4735{left:87px;bottom:674px;letter-spacing:-0.16px;}
#t16_4735{left:147px;bottom:674px;letter-spacing:-0.12px;}
#t17_4735{left:190px;bottom:674px;letter-spacing:-0.14px;}
#t18_4735{left:190px;bottom:652px;letter-spacing:-0.13px;}
#t19_4735{left:433px;bottom:674px;letter-spacing:-0.13px;}
#t1a_4735{left:526px;bottom:674px;letter-spacing:-0.12px;}
#t1b_4735{left:190px;bottom:628px;letter-spacing:-0.14px;}
#t1c_4735{left:526px;bottom:628px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1d_4735{left:526px;bottom:606px;letter-spacing:-0.12px;}
#t1e_4735{left:87px;bottom:582px;letter-spacing:-0.17px;}
#t1f_4735{left:143px;bottom:582px;letter-spacing:-0.15px;}
#t1g_4735{left:190px;bottom:582px;letter-spacing:-0.16px;}
#t1h_4735{left:433px;bottom:582px;letter-spacing:-0.12px;}
#t1i_4735{left:526px;bottom:582px;letter-spacing:-0.12px;}
#t1j_4735{left:526px;bottom:561px;letter-spacing:-0.12px;}
#t1k_4735{left:526px;bottom:544px;letter-spacing:-0.11px;}
#t1l_4735{left:190px;bottom:519px;letter-spacing:-0.11px;}
#t1m_4735{left:526px;bottom:519px;letter-spacing:-0.14px;}
#t1n_4735{left:190px;bottom:495px;letter-spacing:-0.14px;}
#t1o_4735{left:433px;bottom:495px;letter-spacing:-0.14px;}
#t1p_4735{left:526px;bottom:495px;letter-spacing:-0.12px;}
#t1q_4735{left:526px;bottom:474px;letter-spacing:-0.11px;}
#t1r_4735{left:526px;bottom:457px;letter-spacing:-0.12px;}
#t1s_4735{left:190px;bottom:432px;letter-spacing:-0.14px;}
#t1t_4735{left:526px;bottom:432px;letter-spacing:-0.14px;}
#t1u_4735{left:190px;bottom:408px;letter-spacing:-0.17px;}
#t1v_4735{left:433px;bottom:408px;letter-spacing:-0.13px;}
#t1w_4735{left:526px;bottom:408px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_4735{left:526px;bottom:386px;letter-spacing:-0.11px;}
#t1y_4735{left:526px;bottom:370px;letter-spacing:-0.11px;}
#t1z_4735{left:526px;bottom:353px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t20_4735{left:526px;bottom:336px;letter-spacing:-0.13px;}
#t21_4735{left:526px;bottom:315px;letter-spacing:-0.11px;}
#t22_4735{left:526px;bottom:298px;letter-spacing:-0.12px;}
#t23_4735{left:526px;bottom:281px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t24_4735{left:190px;bottom:257px;letter-spacing:-0.14px;}
#t25_4735{left:526px;bottom:257px;letter-spacing:-0.14px;}
#t26_4735{left:190px;bottom:232px;letter-spacing:-0.17px;}
#t27_4735{left:433px;bottom:232px;letter-spacing:-0.13px;}
#t28_4735{left:526px;bottom:232px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t29_4735{left:526px;bottom:211px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#t2a_4735{left:526px;bottom:194px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2b_4735{left:526px;bottom:177px;letter-spacing:-0.11px;}

.s1_4735{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4735{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4735{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4735{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4735{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4735{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4735{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_4735{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4735" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4735Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4735" style="-webkit-user-select: none;"><object width="935" height="1210" data="4735/4735.svg" type="image/svg+xml" id="pdf4735" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4735" class="t s1_4735">Vol. 4 </span><span id="t2_4735" class="t s1_4735">2-213 </span>
<span id="t3_4735" class="t s2_4735">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4735" class="t s3_4735">2.12.1 </span><span id="t5_4735" class="t s3_4735">MSRs in the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E </span>
<span id="t6_4735" class="t s3_4735">Microarchitecture </span>
<span id="t7_4735" class="t s4_4735">Table 2-26 lists model-specific registers (MSRs) that are specific to the Intel </span>
<span id="t8_4735" class="t s5_4735">® </span>
<span id="t9_4735" class="t s4_4735">Xeon </span>
<span id="ta_4735" class="t s5_4735">® </span>
<span id="tb_4735" class="t s4_4735">Processor E5 v2 Product </span>
<span id="tc_4735" class="t s4_4735">Family (based on Ivy Bridge-E microarchitecture). These processors have a CPUID Signature </span>
<span id="td_4735" class="t s4_4735">DisplayFamily_DisplayModel value of 06_3EH; see Table 2-1. These processors supports the MSR interfaces listed </span>
<span id="te_4735" class="t s4_4735">in Table 2-20 and Table 2-26. </span>
<span id="tf_4735" class="t s6_4735">Table 2-26. </span><span id="tg_4735" class="t s6_4735">MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E </span>
<span id="th_4735" class="t s6_4735">Microarchitecture </span>
<span id="ti_4735" class="t s7_4735">Register </span>
<span id="tj_4735" class="t s7_4735">Address </span><span id="tk_4735" class="t s7_4735">Register Name / Bit Fields </span>
<span id="tl_4735" class="t s7_4735">(Former MSR Name) </span>
<span id="tm_4735" class="t s7_4735">Scope </span><span id="tn_4735" class="t s7_4735">Bit Description </span>
<span id="to_4735" class="t s7_4735">Hex </span><span id="tp_4735" class="t s7_4735">Dec </span>
<span id="tq_4735" class="t s8_4735">4EH </span><span id="tr_4735" class="t s8_4735">78 </span><span id="ts_4735" class="t s8_4735">IA32_PPIN_CTL </span>
<span id="tt_4735" class="t s8_4735">(MSR_PPIN_CTL) </span>
<span id="tu_4735" class="t s8_4735">Package </span><span id="tv_4735" class="t s8_4735">Protected Processor Inventory Number Enable Control </span>
<span id="tw_4735" class="t s8_4735">(R/W) </span>
<span id="tx_4735" class="t s8_4735">0 </span><span id="ty_4735" class="t s8_4735">LockOut (R/WO) </span>
<span id="tz_4735" class="t s8_4735">See Table 2-2. </span>
<span id="t10_4735" class="t s8_4735">1 </span><span id="t11_4735" class="t s8_4735">Enable_PPIN (R/W) </span>
<span id="t12_4735" class="t s8_4735">See Table 2-2. </span>
<span id="t13_4735" class="t s8_4735">63:2 </span><span id="t14_4735" class="t s8_4735">Reserved </span>
<span id="t15_4735" class="t s8_4735">4FH </span><span id="t16_4735" class="t s8_4735">79 </span><span id="t17_4735" class="t s8_4735">IA32_PPIN </span>
<span id="t18_4735" class="t s8_4735">(MSR_PPIN) </span>
<span id="t19_4735" class="t s8_4735">Package </span><span id="t1a_4735" class="t s8_4735">Protected Processor Inventory Number (R/O) </span>
<span id="t1b_4735" class="t s8_4735">63:0 </span><span id="t1c_4735" class="t s8_4735">Protected Processor Inventory Number (R/O) </span>
<span id="t1d_4735" class="t s8_4735">See Table 2-2. </span>
<span id="t1e_4735" class="t s8_4735">CEH </span><span id="t1f_4735" class="t s8_4735">206 </span><span id="t1g_4735" class="t s8_4735">MSR_PLATFORM_INFO </span><span id="t1h_4735" class="t s8_4735">Package </span><span id="t1i_4735" class="t s8_4735">Platform Information </span>
<span id="t1j_4735" class="t s8_4735">Contains power management and other model specific </span>
<span id="t1k_4735" class="t s8_4735">features enumeration. See http://biosbits.org. </span>
<span id="t1l_4735" class="t s8_4735">7:0 </span><span id="t1m_4735" class="t s8_4735">Reserved </span>
<span id="t1n_4735" class="t s8_4735">15:8 </span><span id="t1o_4735" class="t s8_4735">Package </span><span id="t1p_4735" class="t s8_4735">Maximum Non-Turbo Ratio (R/O) </span>
<span id="t1q_4735" class="t s8_4735">This is the ratio of the frequency that invariant TSC </span>
<span id="t1r_4735" class="t s8_4735">runs at. Frequency = ratio * 100 MHz. </span>
<span id="t1s_4735" class="t s8_4735">22:16 </span><span id="t1t_4735" class="t s8_4735">Reserved </span>
<span id="t1u_4735" class="t s8_4735">23 </span><span id="t1v_4735" class="t s8_4735">Package </span><span id="t1w_4735" class="t s8_4735">PPIN_CAP (R/O) </span>
<span id="t1x_4735" class="t s8_4735">When set to 1, indicates that Protected Processor </span>
<span id="t1y_4735" class="t s8_4735">Inventory Number (PPIN) capability can be enabled for </span>
<span id="t1z_4735" class="t s8_4735">a privileged system inventory agent to read PPIN from </span>
<span id="t20_4735" class="t s8_4735">MSR_PPIN. </span>
<span id="t21_4735" class="t s8_4735">When set to 0, PPIN capability is not supported. An </span>
<span id="t22_4735" class="t s8_4735">attempt to access MSR_PPIN_CTL or MSR_PPIN will </span>
<span id="t23_4735" class="t s8_4735">cause #GP. </span>
<span id="t24_4735" class="t s8_4735">27:24 </span><span id="t25_4735" class="t s8_4735">Reserved </span>
<span id="t26_4735" class="t s8_4735">28 </span><span id="t27_4735" class="t s8_4735">Package </span><span id="t28_4735" class="t s8_4735">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="t29_4735" class="t s8_4735">When set to 1, indicates that Programmable Ratio Limit </span>
<span id="t2a_4735" class="t s8_4735">for Turbo mode is enabled. When set to 0, indicates </span>
<span id="t2b_4735" class="t s8_4735">Programmable Ratio Limit for Turbo mode is disabled. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
