Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Mar 12 10:44:30 2024
| Host         : cse-HP-ProDesk-600-G3-MT running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_timing_summary_routed.rpt -pb design_1_timing_summary_routed.pb -rpx design_1_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b0_0
                            (input port)
  Destination:            s0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.039ns  (logic 5.367ns (53.463%)  route 4.672ns (46.537%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b0_0 (IN)
                         net (fo=0)                   0.000     0.000    b0_0
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  b0_0_IBUF_inst/O
                         net (fo=4, routed)           2.349     3.842    fourbit_adder_0/inst/b0[0]
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.152     3.994 r  fourbit_adder_0/inst/s0[0]_INST_0/O
                         net (fo=1, routed)           2.322     6.316    s0_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.722    10.039 r  s0_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.039    s0_0
    H17                                                               r  s0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2_0
                            (input port)
  Destination:            c3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.976ns  (logic 5.490ns (55.033%)  route 4.486ns (44.967%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  b2_0 (IN)
                         net (fo=0)                   0.000     0.000    b2_0
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  b2_0_IBUF_inst/O
                         net (fo=2, routed)           2.155     3.649    fourbit_adder_0/inst/b2[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.773 r  fourbit_adder_0/inst/s3[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.631     4.404    fourbit_adder_0/inst/c2_fu_212_p2
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.118     4.522 r  fourbit_adder_0/inst/c3[0]_INST_0/O
                         net (fo=1, routed)           1.700     6.222    c3_0_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.754     9.976 r  c3_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.976    c3_0
    R18                                                               r  c3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b2_0
                            (input port)
  Destination:            s3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.748ns  (logic 5.293ns (54.295%)  route 4.455ns (45.705%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  b2_0 (IN)
                         net (fo=0)                   0.000     0.000    b2_0
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  b2_0_IBUF_inst/O
                         net (fo=2, routed)           2.155     3.649    fourbit_adder_0/inst/b2[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.773 r  fourbit_adder_0/inst/s3[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.631     4.404    fourbit_adder_0/inst/c2_fu_212_p2
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     4.528 r  fourbit_adder_0/inst/s3[0]_INST_0/O
                         net (fo=1, routed)           1.670     6.197    s3_0_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.551     9.748 r  s3_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.748    s3_0
    N14                                                               r  s3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0_0
                            (input port)
  Destination:            s1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.551ns  (logic 5.152ns (53.943%)  route 4.399ns (46.057%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b0_0 (IN)
                         net (fo=0)                   0.000     0.000    b0_0
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  b0_0_IBUF_inst/O
                         net (fo=4, routed)           2.349     3.842    fourbit_adder_0/inst/b0[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     3.966 r  fourbit_adder_0/inst/s1[0]_INST_0/O
                         net (fo=1, routed)           2.049     6.015    s1_0_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     9.551 r  s1_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.551    s1_0
    K15                                                               r  s1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0_0
                            (input port)
  Destination:            s2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 5.169ns (54.872%)  route 4.251ns (45.128%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b0_0 (IN)
                         net (fo=0)                   0.000     0.000    b0_0
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  b0_0_IBUF_inst/O
                         net (fo=4, routed)           1.937     3.429    fourbit_adder_0/inst/b0[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I1_O)        0.124     3.553 r  fourbit_adder_0/inst/s2[0]_INST_0/O
                         net (fo=1, routed)           2.314     5.868    s2_0_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.420 r  s2_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.420    s2_0
    J13                                                               r  s2_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b3_0
                            (input port)
  Destination:            s3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.572ns (66.000%)  route 0.810ns (34.000%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  b3_0 (IN)
                         net (fo=0)                   0.000     0.000    b3_0
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  b3_0_IBUF_inst/O
                         net (fo=2, routed)           0.474     0.750    fourbit_adder_0/inst/b3[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.045     0.795 r  fourbit_adder_0/inst/s3[0]_INST_0/O
                         net (fo=1, routed)           0.336     1.130    s3_0_OBUF
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.381 r  s3_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.381    s3_0
    N14                                                               r  s3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b3_0
                            (input port)
  Destination:            c3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.636ns (66.555%)  route 0.822ns (33.445%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  b3_0 (IN)
                         net (fo=0)                   0.000     0.000    b3_0
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  b3_0_IBUF_inst/O
                         net (fo=2, routed)           0.474     0.750    fourbit_adder_0/inst/b3[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.046     0.796 r  fourbit_adder_0/inst/c3[0]_INST_0/O
                         net (fo=1, routed)           0.348     1.144    c3_0_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.314     2.458 r  c3_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.458    c3_0
    R18                                                               r  c3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1_0
                            (input port)
  Destination:            s1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.546ns (60.557%)  route 1.007ns (39.443%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b1_0 (IN)
                         net (fo=0)                   0.000     0.000    b1_0
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  b1_0_IBUF_inst/O
                         net (fo=3, routed)           0.515     0.780    fourbit_adder_0/inst/b1[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.045     0.825 r  fourbit_adder_0/inst/s1[0]_INST_0/O
                         net (fo=1, routed)           0.492     1.317    s1_0_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.553 r  s1_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.553    s1_0
    K15                                                               r  s1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0_0
                            (input port)
  Destination:            s2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.544ns (58.077%)  route 1.114ns (41.923%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a0_0 (IN)
                         net (fo=0)                   0.000     0.000    a0_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  a0_0_IBUF_inst/O
                         net (fo=4, routed)           0.499     0.744    fourbit_adder_0/inst/a0[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.045     0.789 r  fourbit_adder_0/inst/s2[0]_INST_0/O
                         net (fo=1, routed)           0.615     1.405    s2_0_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.658 r  s2_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.658    s2_0
    J13                                                               r  s2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0_0
                            (input port)
  Destination:            s0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.575ns (56.633%)  route 1.206ns (43.367%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a0_0 (IN)
                         net (fo=0)                   0.000     0.000    a0_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  a0_0_IBUF_inst/O
                         net (fo=4, routed)           0.588     0.833    fourbit_adder_0/inst/a0[0]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.046     0.879 r  fourbit_adder_0/inst/s0[0]_INST_0/O
                         net (fo=1, routed)           0.618     1.497    s0_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.283     2.781 r  s0_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.781    s0_0
    H17                                                               r  s0_0 (OUT)
  -------------------------------------------------------------------    -------------------





