FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 53;
0"NC";
1"A7_7511_LRCLK_R";
2"A7_FPGA_7511_ISO0_R";
3"A7_FPGA_7511_ISO1_R";
4"A7_FPGA_7511_ISO2_R";
5"A7_FPGA_7511_ISO3_R";
6"A7_7511_DSD_CLK_R";
7"A7_7511_DSD5_R";
8"A7_7511_DSD4_R";
9"A7_7511_DSD3_R";
10"A7_7511_MCLK_R";
11"A7_7511_DSD0_R";
12"A7_7511_DSD1_R";
13"A7_7511_DSD2_R";
14"A7_7511_SCLK_R";
%"XC7A200TFFG1156"
"3","(-6000,4050)","0","ic","I2";
;
$LOCATION"U28"
CDS_SEC"3"
$SEC"3"
CDS_LOCATION"U28"
VALUE"XC7A200TFFG1156"
CDS_LIB"ic"
CDS_LMAN_SYM_OUTLINE"-125,1250,800,-100";
"AF24"
$PN"AF24"0;
"AE25"
$PN"AE25"0;
"AD25"
$PN"AD25"0;
"AG25"
$PN"AG25"0;
"AF25"
$PN"AF25"0;
"AD24"
$PN"AD24"0;
"AC24"
$PN"AC24"0;
"AH24"
$PN"AH24"0;
"AG24"
$PN"AG24"0;
"AF23"
$PN"AF23"0;
"AE23"
$PN"AE23"0;
"AH26"
$PN"AH26"0;
"AG26"
$PN"AG26"0;
"AF27"
$PN"AF27"0;
"AE27"
$PN"AE27"0;
"AH27"
$PN"AH27"0;
"AG27"
$PN"AG27"0;
"AC27"
$PN"AC27"0;
"AC26"
$PN"AC26"0;
"AE26"
$PN"AE26"0;
"AD26"
$PN"AD26"0;
"AF28"
$PN"AF28"0;
"AE28"
$PN"AE28"0;
"AH29"
$PN"AH29"0;
"AH28"
$PN"AH28"0;
"AG30"
$PN"AG30"0;
"AG29"
$PN"AG29"0;
"AF30"
$PN"AF30"0;
"AF29"
$PN"AF29"0;
"AH31"
$PN"AH31"0;
"AG31"
$PN"AG31"0;
"AD29"
$PN"AD29"0;
"AD28"
$PN"AD28"0;
"AE30"
$PN"AE30"0;
"AD30"
$PN"AD30"0;
"AE31"
$PN"AE31"0;
"AD31"
$PN"AD31"7;
"AF32"
$PN"AF32"8;
"AE32"
$PN"AE32"9;
"AH32"
$PN"AH32"13;
"AG32"
$PN"AG32"12;
"AF33"
$PN"AF33"11;
"AE33"
$PN"AE33"6;
"AH34"
$PN"AH34"5;
"AH33"
$PN"AH33"4;
"AD34"
$PN"AD34"3;
"AD33"
$PN"AD33"2;
"AG34"
$PN"AG34"10;
"AF34"
$PN"AF34"1;
"AD23"
$PN"AD23"14;
END.
