{"name":"SPDIF","description":"SPDIF","groupName":"SPDIF","baseAddress":"0x40380000","registers":[{"name":"SCR","description":"SPDIF Configuration Register","addressOffset":0,"size":32,"access":"read-write","resetValue":"0x400","resetMask":"0xFFFFFFFF","fields":[{"name":"USrc_Sel","description":"USrc_Sel","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"none","description":"No embedded U channel","value":0},{"name":"spdif_rxblock","description":"U channel from SPDIF receive block (CD mode)","value":1},{"name":"chip_transmit","description":"U channel from on chip transmitter","value":3}]},{"name":"TxSel","description":"TxSel","bitOffset":2,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"off_out0","description":"Off and output 0","value":0},{"name":"feedthru","description":"Feed-through SPDIFIN","value":1},{"name":"normal_op","description":"Tx Normal operation","value":5}]},{"name":"ValCtrl","description":"ValCtrl","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"always_set","description":"Outgoing Validity always set","value":0},{"name":"always_clear","description":"Outgoing Validity always clear","value":1}]},{"name":"InputSrcSel","description":"InputSrcSel","bitOffset":6,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"spdif_in","description":"SPDIF_IN","value":0},{"name":"none_sel_1","description":"None","value":1},{"name":"none_sel_2","description":"None","value":2},{"name":"none_sel_3","description":"None","value":3}]},{"name":"DMA_TX_En","description":"DMA_TX_En","bitOffset":8,"bitWidth":1,"access":"read-write"},{"name":"DMA_Rx_En","description":"DMA_Rx_En","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"TxFIFO_Ctrl","description":"TxFIFO_Ctrl","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"send_zero","description":"Send out digital zero on SPDIF Tx","value":0},{"name":"normal","description":"Tx Normal operation","value":1},{"name":"reset_one","description":"Reset to 1 sample remaining","value":2}]},{"name":"soft_reset","description":"soft_reset","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"LOW_POWER","description":"LOW_POWER","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"TxFIFOEmpty_Sel","description":"TxFIFOEmpty_Sel","bitOffset":15,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"empty_int_0","description":"Empty interrupt if 0 sample in Tx left and right FIFOs","value":0},{"name":"empty_int_4","description":"Empty interrupt if at most 4 sample in Tx left and right FIFOs","value":1},{"name":"empty_int_8","description":"Empty interrupt if at most 8 sample in Tx left and right FIFOs","value":2},{"name":"empty_int_12","description":"Empty interrupt if at most 12 sample in Tx left and right FIFOs","value":3}]},{"name":"TxAutoSync","description":"TxAutoSync","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"off","description":"Tx FIFO auto sync off","value":0},{"name":"on","description":"Tx FIFO auto sync on","value":1}]},{"name":"RxAutoSync","description":"RxAutoSync","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"off","description":"Rx FIFO auto sync off","value":0},{"name":"on","description":"RxFIFO auto sync on","value":1}]},{"name":"RxFIFOFull_Sel","description":"RxFIFOFull_Sel","bitOffset":19,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"full_int_1","description":"Full interrupt if at least 1 sample in Rx left and right FIFOs","value":0},{"name":"full_int_4","description":"Full interrupt if at least 4 sample in Rx left and right FIFOs","value":1},{"name":"full_int_8","description":"Full interrupt if at least 8 sample in Rx left and right FIFOs","value":2},{"name":"full_int_16","description":"Full interrupt if at least 16 sample in Rx left and right FIFO","value":3}]},{"name":"RxFIFO_Rst","description":"RxFIFO_Rst","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"normal","description":"Normal operation","value":0},{"name":"reset_one","description":"Reset register to 1 sample remaining","value":1}]},{"name":"RxFIFO_Off_On","description":"RxFIFO_Off_On","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"on_0","description":"SPDIF Rx FIFO is on","value":0},{"name":"off_1","description":"SPDIF Rx FIFO is off. Does not accept data from interface","value":1}]},{"name":"RxFIFO_Ctrl","description":"RxFIFO_Ctrl","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"normal","description":"Normal operation","value":0},{"name":"always_zero","description":"Always read zero from Rx data register","value":1}]}]},{"name":"SRCD","description":"CDText Control Register","addressOffset":4,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"USyncMode","description":"USyncMode","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"non_cddata","description":"Non-CD data","value":0},{"name":"cduser_chsubcode","description":"CD user channel subcode","value":1}]}]},{"name":"SRPC","description":"PhaseConfig Register","addressOffset":8,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"GainSel","description":"GainSel","bitOffset":3,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"gainsel_0b000","description":"24*(2**10)","value":0},{"name":"gainsel_0b001","description":"16*(2**10)","value":1},{"name":"gainsel_0b010","description":"12*(2**10)","value":2},{"name":"gainsel_0b011","description":"8*(2**10)","value":3},{"name":"gainsel_0b100","description":"6*(2**10)","value":4},{"name":"gainsel_0b101","description":"4*(2**10)","value":5},{"name":"gainsel_0b110","description":"3*(2**10)","value":6}]},{"name":"LOCK","description":"LOCK","bitOffset":6,"bitWidth":1,"access":"read-only"},{"name":"ClkSrc_Sel","description":"ClkSrc_Sel","bitOffset":7,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"clksrc_0b0000","description":"if (DPLL Locked) SPDIF_RxClk else REF_CLK_32K (XTALOSC)","value":0},{"name":"clksrc_0b0001","description":"if (DPLL Locked) SPDIF_RxClk else tx_clk (SPDIF0_CLK_ROOT)","value":1},{"name":"clksrc_0b0011","description":"if (DPLL Locked) SPDIF_RxClk else SPDIF_EXT_CLK","value":3},{"name":"clksrc_0b0101","description":"REF_CLK_32K (XTALOSC)","value":5},{"name":"clksrc_0b0110","description":"tx_clk (SPDIF0_CLK_ROOT)","value":6},{"name":"clksrc_0b1000","description":"SPDIF_EXT_CLK","value":8}]}]},{"name":"SIE","description":"InterruptEn Register","addressOffset":12,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RxFIFOFul","description":"RxFIFOFul","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"TxEm","description":"TxEm","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"LockLoss","description":"LockLoss","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"RxFIFOResyn","description":"RxFIFOResyn","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"RxFIFOUnOv","description":"RxFIFOUnOv","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"UQErr","description":"UQErr","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"UQSync","description":"UQSync","bitOffset":6,"bitWidth":1,"access":"read-write"},{"name":"QRxOv","description":"QRxOv","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"QRxFul","description":"QRxFul","bitOffset":8,"bitWidth":1,"access":"read-write"},{"name":"URxOv","description":"URxOv","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"URxFul","description":"URxFul","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"BitErr","description":"BitErr","bitOffset":14,"bitWidth":1,"access":"read-write"},{"name":"SymErr","description":"SymErr","bitOffset":15,"bitWidth":1,"access":"read-write"},{"name":"ValNoGood","description":"ValNoGood","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"CNew","description":"CNew","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"TxResyn","description":"TxResyn","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"TxUnOv","description":"TxUnOv","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"Lock","description":"Lock","bitOffset":20,"bitWidth":1,"access":"read-write"}]},{"name":"SIC","description":"InterruptClear Register","addressOffset":16,"size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LockLoss","description":"LockLoss","bitOffset":2,"bitWidth":1,"access":"write-only"},{"name":"RxFIFOResyn","description":"RxFIFOResyn","bitOffset":3,"bitWidth":1,"access":"write-only"},{"name":"RxFIFOUnOv","description":"RxFIFOUnOv","bitOffset":4,"bitWidth":1,"access":"write-only"},{"name":"UQErr","description":"UQErr","bitOffset":5,"bitWidth":1,"access":"write-only"},{"name":"UQSync","description":"UQSync","bitOffset":6,"bitWidth":1,"access":"write-only"},{"name":"QRxOv","description":"QRxOv","bitOffset":7,"bitWidth":1,"access":"write-only"},{"name":"URxOv","description":"URxOv","bitOffset":9,"bitWidth":1,"access":"write-only"},{"name":"BitErr","description":"BitErr","bitOffset":14,"bitWidth":1,"access":"write-only"},{"name":"SymErr","description":"SymErr","bitOffset":15,"bitWidth":1,"access":"write-only"},{"name":"ValNoGood","description":"ValNoGood","bitOffset":16,"bitWidth":1,"access":"write-only"},{"name":"CNew","description":"CNew","bitOffset":17,"bitWidth":1,"access":"write-only"},{"name":"TxResyn","description":"TxResyn","bitOffset":18,"bitWidth":1,"access":"write-only"},{"name":"TxUnOv","description":"TxUnOv","bitOffset":19,"bitWidth":1,"access":"write-only"},{"name":"Lock","description":"Lock","bitOffset":20,"bitWidth":1,"access":"write-only"}]},{"name":"SIS","description":"InterruptStat Register","addressOffset":16,"size":32,"access":"read-only","resetValue":"0x2","resetMask":"0xFFFFFFFF","fields":[{"name":"RxFIFOFul","description":"RxFIFOFul","bitOffset":0,"bitWidth":1,"access":"read-only"},{"name":"TxEm","description":"TxEm","bitOffset":1,"bitWidth":1,"access":"read-only"},{"name":"LockLoss","description":"LockLoss","bitOffset":2,"bitWidth":1,"access":"read-only"},{"name":"RxFIFOResyn","description":"RxFIFOResyn","bitOffset":3,"bitWidth":1,"access":"read-only"},{"name":"RxFIFOUnOv","description":"RxFIFOUnOv","bitOffset":4,"bitWidth":1,"access":"read-only"},{"name":"UQErr","description":"UQErr","bitOffset":5,"bitWidth":1,"access":"read-only"},{"name":"UQSync","description":"UQSync","bitOffset":6,"bitWidth":1,"access":"read-only"},{"name":"QRxOv","description":"QRxOv","bitOffset":7,"bitWidth":1,"access":"read-only"},{"name":"QRxFul","description":"QRxFul","bitOffset":8,"bitWidth":1,"access":"read-only"},{"name":"URxOv","description":"URxOv","bitOffset":9,"bitWidth":1,"access":"read-only"},{"name":"URxFul","description":"URxFul","bitOffset":10,"bitWidth":1,"access":"read-only"},{"name":"BitErr","description":"BitErr","bitOffset":14,"bitWidth":1,"access":"read-only"},{"name":"SymErr","description":"SymErr","bitOffset":15,"bitWidth":1,"access":"read-only"},{"name":"ValNoGood","description":"ValNoGood","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"CNew","description":"CNew","bitOffset":17,"bitWidth":1,"access":"read-only"},{"name":"TxResyn","description":"TxResyn","bitOffset":18,"bitWidth":1,"access":"read-only"},{"name":"TxUnOv","description":"TxUnOv","bitOffset":19,"bitWidth":1,"access":"read-only"},{"name":"Lock","description":"Lock","bitOffset":20,"bitWidth":1,"access":"read-only"}]},{"name":"SRL","description":"SPDIFRxLeft Register","addressOffset":20,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RxDataLeft","description":"RxDataLeft","bitOffset":0,"bitWidth":24,"access":"read-only"}]},{"name":"SRR","description":"SPDIFRxRight Register","addressOffset":24,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RxDataRight","description":"RxDataRight","bitOffset":0,"bitWidth":24,"access":"read-only"}]},{"name":"SRCSH","description":"SPDIFRxCChannel_h Register","addressOffset":28,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RxCChannel_h","description":"RxCChannel_h","bitOffset":0,"bitWidth":24,"access":"read-only"}]},{"name":"SRCSL","description":"SPDIFRxCChannel_l Register","addressOffset":32,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RxCChannel_l","description":"RxCChannel_l","bitOffset":0,"bitWidth":24,"access":"read-only"}]},{"name":"SRU","description":"UchannelRx Register","addressOffset":36,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RxUChannel","description":"RxUChannel","bitOffset":0,"bitWidth":24,"access":"read-only"}]},{"name":"SRQ","description":"QchannelRx Register","addressOffset":40,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RxQChannel","description":"RxQChannel","bitOffset":0,"bitWidth":24,"access":"read-only"}]},{"name":"STL","description":"SPDIFTxLeft Register","addressOffset":44,"size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TxDataLeft","description":"TxDataLeft","bitOffset":0,"bitWidth":24,"access":"write-only"}]},{"name":"STR","description":"SPDIFTxRight Register","addressOffset":48,"size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TxDataRight","description":"TxDataRight","bitOffset":0,"bitWidth":24,"access":"write-only"}]},{"name":"STCSCH","description":"SPDIFTxCChannelCons_h Register","addressOffset":52,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TxCChannelCons_h","description":"TxCChannelCons_h","bitOffset":0,"bitWidth":24,"access":"read-write"}]},{"name":"STCSCL","description":"SPDIFTxCChannelCons_l Register","addressOffset":56,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TxCChannelCons_l","description":"TxCChannelCons_l","bitOffset":0,"bitWidth":24,"access":"read-write"}]},{"name":"SRFM","description":"FreqMeas Register","addressOffset":68,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"FreqMeas","description":"FreqMeas","bitOffset":0,"bitWidth":24,"access":"read-only"}]},{"name":"STC","description":"SPDIFTxClk Register","addressOffset":80,"size":32,"access":"read-write","resetValue":"0x20F00","resetMask":"0xFFFFFFFF","fields":[{"name":"TxClk_DF","description":"TxClk_DF","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[{"name":"div1","description":"divider factor is 1","value":0},{"name":"div2","description":"divider factor is 2","value":1},{"name":"div128","description":"divider factor is 128","value":127}]},{"name":"tx_all_clk_en","description":"tx_all_clk_en","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"disable","description":"disable transfer clock.","value":0},{"name":"enable","description":"enable transfer clock.","value":1}]},{"name":"TxClk_Source","description":"TxClk_Source","bitOffset":8,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"txclk_src_0b000","description":"REF_CLK_32K input (XTALOSC 32 kHz clock)","value":0},{"name":"txclk_src_0b001","description":"tx_clk input (from SPDIF0_CLK_ROOT. See clock control block for more information.)","value":1},{"name":"txclk_src_0b011","description":"SPDIF_EXT_CLK, from pads","value":3},{"name":"txclk_src_0b101","description":"ipg_clk input (frequency divided)","value":5}]},{"name":"SYSCLK_DF","description":"SYSCLK_DF","bitOffset":11,"bitWidth":9,"access":"read-write","enumeratedValues":[{"name":"no_clk","description":"no clock signal","value":0},{"name":"div2","description":"divider factor is 2","value":1},{"name":"div512","description":"divider factor is 512","value":511}]}]}],"addressBlock":{"offset":"0","size":"0x54","usage":"registers"}}