TimeQuest Timing Analyzer report for esl_demonstrator
Fri May 18 14:39:29 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. MTBF Summary
 28. Synchronizer Summary
 29. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 45. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. MTBF Summary
 55. Synchronizer Summary
 56. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 67. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 69. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 71. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. MTBF Summary
 81. Synchronizer Summary
 82. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 87. Multicorner Timing Analysis Summary
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Board Trace Model Assignments
 93. Input Transition Times
 94. Signal Integrity Metrics (Slow 1200mv 0c Model)
 95. Signal Integrity Metrics (Slow 1200mv 85c Model)
 96. Signal Integrity Metrics (Fast 1200mv 0c Model)
 97. Setup Transfers
 98. Hold Transfers
 99. Recovery Transfers
100. Removal Transfers
101. Report TCCS
102. Report RSKM
103. Unconstrained Paths
104. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; esl_demonstrator                                   ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; Quad_Dec.sdc                                              ; OK     ; Fri May 18 14:39:14 2018 ;
; Quad_Dec/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri May 18 14:39:14 2018 ;
; Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc            ; OK     ; Fri May 18 14:39:14 2018 ;
+-----------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 15.82 MHz ; 15.82 MHz       ; altera_reserved_tck ;      ;
; 85.06 MHz ; 85.06 MHz       ; CLOCK_50            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 8.244  ; 0.000         ;
; altera_reserved_tck ; 18.394 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.299 ; 0.000         ;
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 14.247 ; 0.000         ;
; altera_reserved_tck ; 46.817 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.178 ; 0.000         ;
; CLOCK_50            ; 3.068 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.575  ; 0.000              ;
; altera_reserved_tck ; 49.625 ; 0.000              ;
+---------------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.244 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.714     ;
; 8.398 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.554     ;
; 8.450 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[21]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.508     ;
; 8.450 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[19]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.508     ;
; 8.450 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.508     ;
; 8.497 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.449     ;
; 8.534 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.402     ;
; 8.534 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[17]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.424     ;
; 8.534 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.424     ;
; 8.534 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.424     ;
; 8.534 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.424     ;
; 8.540 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.396     ;
; 8.550 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.401     ;
; 8.572 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[8]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.350     ;
; 8.572 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[9]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.350     ;
; 8.572 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[11]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.350     ;
; 8.572 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 11.350     ;
; 8.591 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 11.364     ;
; 8.591 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[12]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 11.364     ;
; 8.591 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot_right      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 11.364     ;
; 8.591 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[13]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 11.364     ;
; 8.593 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[21]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.366     ;
; 8.593 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.366     ;
; 8.593 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[24]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.366     ;
; 8.593 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.366     ;
; 8.599 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[21]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.353     ;
; 8.599 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[19]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.353     ;
; 8.599 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.353     ;
; 8.611 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.348     ;
; 8.611 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.348     ;
; 8.611 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.348     ;
; 8.611 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.348     ;
; 8.619 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.340     ;
; 8.619 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[9]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.340     ;
; 8.619 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.340     ;
; 8.619 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.340     ;
; 8.619 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[10]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.340     ;
; 8.619 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[9]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.340     ;
; 8.619 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.340     ;
; 8.619 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.340     ;
; 8.646 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 11.294     ;
; 8.650 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 11.280     ;
; 8.650 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 11.280     ;
; 8.650 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[25]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 11.280     ;
; 8.650 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 11.280     ;
; 8.650 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[9]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 11.280     ;
; 8.650 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 11.280     ;
; 8.650 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 11.280     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[29]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[21]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[22]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[23]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[24]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[25]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[26]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[27]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[28]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[30]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.652 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.308     ;
; 8.665 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.294     ;
; 8.665 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[12]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.294     ;
; 8.665 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.294     ;
; 8.665 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.294     ;
; 8.665 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.294     ;
; 8.665 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[13]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.294     ;
; 8.668 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.268     ;
; 8.674 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.262     ;
; 8.683 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[17]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.269     ;
; 8.683 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.269     ;
; 8.683 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.269     ;
; 8.683 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.269     ;
; 8.684 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 11.267     ;
; 8.689 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.263     ;
; 8.706 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.221     ;
; 8.706 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[25]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.221     ;
; 8.712 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 11.240     ;
; 8.716 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 11.242     ;
; 8.721 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[8]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 11.195     ;
; 8.721 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[9]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 11.195     ;
; 8.721 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[11]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 11.195     ;
; 8.721 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 11.195     ;
; 8.740 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 11.209     ;
; 8.740 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[12]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 11.209     ;
; 8.740 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot_right      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 11.209     ;
; 8.740 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[13]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 11.209     ;
; 8.743 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[21]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.210     ;
; 8.743 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.210     ;
; 8.743 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[24]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.210     ;
; 8.743 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.210     ;
; 8.760 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.193     ;
; 8.760 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.193     ;
; 8.760 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.193     ;
; 8.760 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.193     ;
; 8.768 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.185     ;
; 8.768 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[9]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.185     ;
; 8.768 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.185     ;
; 8.768 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 11.185     ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 18.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                  ; altera_reserved_tdo                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.562     ; 8.044      ;
; 45.530 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 4.614      ;
; 45.936 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 4.211      ;
; 45.947 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 4.197      ;
; 46.193 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 3.938      ;
; 46.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 3.423      ;
; 46.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 3.404      ;
; 46.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 3.317      ;
; 46.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.093      ; 3.239      ;
; 46.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 3.200      ;
; 47.262 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 2.867      ;
; 47.297 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 2.834      ;
; 47.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.761      ;
; 47.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.670      ;
; 47.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 2.670      ;
; 47.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.650      ;
; 47.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 2.537      ;
; 47.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 2.469      ;
; 47.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 2.426      ;
; 47.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 2.297      ;
; 47.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 2.276      ;
; 47.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.209      ;
; 48.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 1.549      ;
; 49.276 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 0.843      ;
; 72.859 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 10.415     ;
; 72.859 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 10.415     ;
; 72.859 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 10.415     ;
; 72.859 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 10.415     ;
; 72.859 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 10.415     ;
; 73.124 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 10.141     ;
; 73.124 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 10.141     ;
; 73.124 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 10.141     ;
; 73.124 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 10.141     ;
; 73.124 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 10.141     ;
; 73.313 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 9.953      ;
; 73.313 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 9.953      ;
; 73.313 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 9.953      ;
; 73.313 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 9.953      ;
; 73.313 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 9.953      ;
; 73.332 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 9.920      ;
; 73.332 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 9.920      ;
; 73.332 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 9.920      ;
; 73.443 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 9.831      ;
; 73.443 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 9.831      ;
; 73.443 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 9.831      ;
; 73.443 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 9.831      ;
; 73.443 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 9.831      ;
; 73.498 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 9.768      ;
; 73.498 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 9.768      ;
; 73.498 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 9.768      ;
; 73.498 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 9.768      ;
; 73.498 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 9.768      ;
; 73.626 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 9.639      ;
; 73.626 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 9.639      ;
; 73.626 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 9.639      ;
; 73.626 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 9.639      ;
; 73.626 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 9.639      ;
; 74.490 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.776      ;
; 74.802 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.464      ;
; 74.802 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.464      ;
; 74.965 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 8.301      ;
; 75.209 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 8.043      ;
; 75.209 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 8.043      ;
; 75.255 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 7.997      ;
; 75.286 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 7.966      ;
; 75.295 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 7.957      ;
; 75.519 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 7.747      ;
; 75.527 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 7.738      ;
; 75.527 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 7.738      ;
; 75.528 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 7.738      ;
; 75.528 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 7.738      ;
; 75.528 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 7.738      ;
; 75.546 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 7.720      ;
; 75.550 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 7.702      ;
; 75.569 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 7.697      ;
; 75.575 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 7.691      ;
; 75.683 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 7.582      ;
; 75.685 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 7.580      ;
; 75.686 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 7.579      ;
; 75.688 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.250      ; 7.577      ;
; 75.814 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 7.452      ;
; 76.910 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.257      ; 6.362      ;
; 76.925 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.258      ; 6.348      ;
; 76.955 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.258      ; 6.318      ;
; 77.450 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.258      ; 5.823      ;
; 77.655 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.257      ; 5.617      ;
; 77.761 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.257      ; 5.511      ;
; 77.951 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 5.320      ;
; 77.992 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 5.274      ;
; 78.111 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 5.157      ;
; 78.112 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 5.156      ;
; 78.269 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.251      ; 4.997      ;
; 78.271 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 4.997      ;
; 78.447 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 4.805      ;
; 78.480 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 4.772      ;
; 78.486 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 4.766      ;
; 78.521 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 4.753      ;
; 78.611 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.264      ; 4.668      ;
; 78.798 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.260      ; 4.477      ;
; 78.811 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.263      ; 4.467      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.867      ;
; 0.301 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.869      ;
; 0.303 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[11]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.871      ;
; 0.305 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.873      ;
; 0.306 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.874      ;
; 0.306 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.871      ;
; 0.309 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.874      ;
; 0.310 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.878      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[16]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.879      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.881      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.881      ;
; 0.315 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.883      ;
; 0.316 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.884      ;
; 0.318 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.886      ;
; 0.323 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.891      ;
; 0.326 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.894      ;
; 0.327 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.895      ;
; 0.329 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.894      ;
; 0.329 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.897      ;
; 0.343 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.911      ;
; 0.348 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.916      ;
; 0.349 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.917      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.922      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.922      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.590      ;
; 0.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.589      ;
; 0.373 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.380 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.610      ;
; 0.393 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.621      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.666      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.699      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.699      ;
; 0.485 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.704      ;
; 0.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.707      ;
; 0.498 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.717      ;
; 0.498 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.718      ;
; 0.499 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.501 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.720      ;
; 0.512 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.730      ;
; 0.512 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.730      ;
; 0.516 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.734      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.734      ;
; 0.517 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.737      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.519 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.738      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.744      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.745      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.744      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.749      ;
; 0.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.752      ;
; 0.537 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.756      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.247 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[13]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.699      ;
; 14.247 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[12]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.699      ;
; 14.247 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[17]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.699      ;
; 14.247 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.699      ;
; 14.247 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[13]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.699      ;
; 14.247 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[12]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.699      ;
; 14.275 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[30]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.671      ;
; 14.275 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[27]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.671      ;
; 14.275 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[5]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.671      ;
; 14.275 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[30]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.671      ;
; 14.275 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[27]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.671      ;
; 14.275 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.671      ;
; 14.275 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.671      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[25]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[23]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[22]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[19]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[18]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[15]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[31]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[29]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[25]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[24]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[23]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[22]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[24]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[15]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[29]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.288 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[31]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 5.656      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.656      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.656      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[14]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.652      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[21]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.652      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.656      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[11]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.652      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[16]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.652      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[20]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.652      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[16]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.652      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.652      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[11]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.652      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.656      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[21]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.652      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.656      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[20]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.652      ;
; 14.289 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.656      ;
; 14.348 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdatavalid_d1                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.600      ;
; 14.354 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 5.596      ;
; 14.354 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_aligning_data                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 5.596      ;
; 14.660 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[10]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.287      ;
; 14.660 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[4]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.287      ;
; 14.660 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[4]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.287      ;
; 14.660 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[10]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.287      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_issue                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.280      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw_valid                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.280      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_break                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.284      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_valid_from_D                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.280      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_valid_from_E                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.284      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_ic_fill_same_tag_line                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.280      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[7]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.280      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[7]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.280      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[7]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.280      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[13]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.280      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[13]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.280      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_kill                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.280      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.284      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[19]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[9]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[26]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[8]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.287      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[6]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.286      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[5]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[9]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[26]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[8]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.287      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[6]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 5.286      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 5.284      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[13]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[12]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[15]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ipending_reg_irq1                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.661 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ipending_reg_irq16                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.282      ;
; 14.662 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.279      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.093      ; 3.291      ;
; 47.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 2.988      ;
; 48.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 1.950      ;
; 96.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.291      ;
; 96.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.291      ;
; 96.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.291      ;
; 96.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.291      ;
; 96.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.291      ;
; 96.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.291      ;
; 96.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.291      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.988      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.988      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.988      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.988      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.988      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.988      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.988      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.988      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.988      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.988      ;
; 96.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.988      ;
; 96.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.988      ;
; 96.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.988      ;
; 96.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.988      ;
; 96.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.974      ;
; 96.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.974      ;
; 96.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.974      ;
; 96.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.974      ;
; 96.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.974      ;
; 96.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.974      ;
; 96.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.974      ;
; 96.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.974      ;
; 96.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.974      ;
; 96.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.974      ;
; 96.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.974      ;
; 96.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.949      ;
; 96.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.949      ;
; 96.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.949      ;
; 96.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.949      ;
; 96.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.949      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.863      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.863      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.863      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.863      ;
; 97.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.853      ;
; 97.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.831      ;
; 97.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.831      ;
; 97.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.831      ;
; 97.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.831      ;
; 97.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.831      ;
; 97.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.824      ;
; 97.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.824      ;
; 97.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.824      ;
; 97.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.824      ;
; 97.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.792      ;
; 97.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.792      ;
; 97.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.792      ;
; 97.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.792      ;
; 97.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.792      ;
; 97.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.287      ;
; 97.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.988      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.935      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.935      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.935      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.935      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.935      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.935      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.935      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.935      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.935      ;
; 98.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.935      ;
; 98.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.935      ;
; 98.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.935      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.917      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.917      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.917      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.917      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.917      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.917      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.917      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.917      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.917      ;
; 98.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.917      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.903      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.903      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.903      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.903      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.903      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.903      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.880      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.880      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.880      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.880      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.880      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.880      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.880      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.880      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.880      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.880      ;
; 98.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.904      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.178 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.396      ;
; 1.178 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.396      ;
; 1.178 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.396      ;
; 1.178 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.396      ;
; 1.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.552      ;
; 1.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.552      ;
; 1.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.552      ;
; 1.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.693      ;
; 1.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.693      ;
; 1.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.693      ;
; 1.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.693      ;
; 1.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.693      ;
; 1.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.693      ;
; 1.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.693      ;
; 1.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.693      ;
; 1.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.693      ;
; 1.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.693      ;
; 1.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.715      ;
; 1.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.715      ;
; 1.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.705      ;
; 1.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.705      ;
; 1.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.705      ;
; 1.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.727      ;
; 1.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.727      ;
; 1.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.727      ;
; 1.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.727      ;
; 1.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.727      ;
; 1.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.727      ;
; 1.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.727      ;
; 1.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.727      ;
; 1.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.727      ;
; 1.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.727      ;
; 1.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.745      ;
; 1.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.745      ;
; 1.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.745      ;
; 1.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.745      ;
; 1.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.745      ;
; 1.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.745      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.761      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.761      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.761      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.761      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.761      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.761      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.761      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.761      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.761      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.761      ;
; 1.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.782      ;
; 1.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.782      ;
; 1.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.782      ;
; 1.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.782      ;
; 1.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.782      ;
; 1.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.782      ;
; 1.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.782      ;
; 1.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.782      ;
; 1.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.782      ;
; 1.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.782      ;
; 1.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.789      ;
; 1.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.152      ;
; 2.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.574      ;
; 2.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.574      ;
; 2.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.574      ;
; 2.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.574      ;
; 2.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.574      ;
; 2.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.595      ;
; 2.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.595      ;
; 2.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.595      ;
; 2.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.595      ;
; 2.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.626      ;
; 2.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.660      ;
; 2.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.660      ;
; 2.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.660      ;
; 2.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.660      ;
; 2.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.660      ;
; 2.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.678      ;
; 2.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.678      ;
; 2.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.678      ;
; 2.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.678      ;
; 2.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.678      ;
; 2.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.678      ;
; 2.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.678      ;
; 2.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.678      ;
; 2.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.678      ;
; 2.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.678      ;
; 2.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.678      ;
; 2.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.687      ;
; 2.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.687      ;
; 2.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.687      ;
; 2.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.692      ;
; 2.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.692      ;
; 2.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.692      ;
; 2.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.692      ;
; 2.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.692      ;
; 2.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.692      ;
; 2.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.692      ;
; 2.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.692      ;
; 2.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.692      ;
; 2.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.692      ;
; 2.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.692      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.306      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.306      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.306      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.306      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.306      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[15]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[3]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[2]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.068 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.310      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|read_0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|force_reload                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[13]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[9]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[14]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_is_running                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[3]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[15]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[12]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[17]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[28]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[12]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[15]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[31]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[3]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[19]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[18]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[30]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[14]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[25]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[13]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[29]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.315      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[16]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[13]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.310      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.310      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.310      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.313      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.310      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.311      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.310      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.311      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write1                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write2                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|r_val                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.311      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read1                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.314      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.311      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.311      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.311      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.312      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.312      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.312      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.312      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.312      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.312      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.312      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.312      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.312      ;
; 3.069 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.310      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                           ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                          ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                          ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                       ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                        ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                             ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.625 ; 49.841       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ;
; 49.628 ; 49.844       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.629 ; 49.845       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                              ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                           ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                           ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                           ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                           ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                 ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                              ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                              ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                              ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.001 ; 3.090 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.991 ; 7.141 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.981  ; 0.818  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.191 ; -1.292 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.983 ; 11.606 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.758 ; 9.383 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.381 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.381                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.266       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.115       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                       ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 38.513                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.262       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.251       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.520                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.265       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.255       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 197.510                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.267       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.243       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 197.771                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.267       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.504       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 16.3 MHz  ; 16.3 MHz        ; altera_reserved_tck ;      ;
; 93.99 MHz ; 93.99 MHz       ; CLOCK_50            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 9.361  ; 0.000         ;
; altera_reserved_tck ; 19.331 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.296 ; 0.000         ;
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 14.878 ; 0.000         ;
; altera_reserved_tck ; 47.193 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.059 ; 0.000         ;
; CLOCK_50            ; 2.755 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.594  ; 0.000             ;
; altera_reserved_tck ; 49.601 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                  ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.361 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.604     ;
; 9.526 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[21]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.439     ;
; 9.526 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[19]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.439     ;
; 9.526 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.439     ;
; 9.551 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.408     ;
; 9.597 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[17]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 10.367     ;
; 9.597 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 10.367     ;
; 9.597 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 10.367     ;
; 9.597 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 10.367     ;
; 9.618 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 10.335     ;
; 9.646 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[21]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.320     ;
; 9.646 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.320     ;
; 9.646 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[24]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.320     ;
; 9.646 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.320     ;
; 9.648 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[8]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.283     ;
; 9.648 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[9]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.283     ;
; 9.648 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[11]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.283     ;
; 9.648 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 10.283     ;
; 9.659 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.307     ;
; 9.659 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.307     ;
; 9.659 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.307     ;
; 9.659 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.307     ;
; 9.669 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.297     ;
; 9.669 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[9]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.297     ;
; 9.669 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.297     ;
; 9.669 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.297     ;
; 9.669 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[10]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.297     ;
; 9.669 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[9]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.297     ;
; 9.669 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.297     ;
; 9.669 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.297     ;
; 9.674 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.288     ;
; 9.674 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[12]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.288     ;
; 9.674 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot_right      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.288     ;
; 9.674 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[13]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 10.288     ;
; 9.675 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 10.269     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[29]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[21]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[22]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[23]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[24]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[25]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[26]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[27]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[28]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[30]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.700 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.266     ;
; 9.716 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[21]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.243     ;
; 9.716 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[19]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.243     ;
; 9.716 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.243     ;
; 9.724 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.215     ;
; 9.724 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.215     ;
; 9.724 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[25]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.215     ;
; 9.724 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.215     ;
; 9.724 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[9]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.215     ;
; 9.724 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.215     ;
; 9.724 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 10.215     ;
; 9.727 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.216     ;
; 9.727 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.238     ;
; 9.727 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[12]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.238     ;
; 9.727 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.238     ;
; 9.727 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.238     ;
; 9.727 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.238     ;
; 9.727 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[13]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.238     ;
; 9.759 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.200     ;
; 9.773 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.164     ;
; 9.773 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[25]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.164     ;
; 9.785 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.180     ;
; 9.787 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[17]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 10.171     ;
; 9.787 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 10.171     ;
; 9.787 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 10.171     ;
; 9.787 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 10.171     ;
; 9.790 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 10.154     ;
; 9.793 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.167     ;
; 9.808 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 10.139     ;
; 9.827 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 10.132     ;
; 9.833 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[19]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.104     ;
; 9.833 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.104     ;
; 9.833 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.104     ;
; 9.833 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[29]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.104     ;
; 9.833 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.104     ;
; 9.833 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[13]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.104     ;
; 9.833 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.132     ;
; 9.835 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[4]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.106     ;
; 9.835 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.106     ;
; 9.835 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.106     ;
; 9.835 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[28]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.106     ;
; 9.836 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[21]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.124     ;
; 9.836 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.124     ;
; 9.836 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[24]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.124     ;
; 9.836 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 10.124     ;
; 9.838 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[8]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.087     ;
; 9.838 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[9]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.087     ;
; 9.838 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[11]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.087     ;
; 9.838 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.087     ;
; 9.840 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[31]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.125     ;
; 9.840 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[22]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.125     ;
; 9.840 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[26]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.125     ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 19.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                  ; altera_reserved_tdo                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.254     ; 7.415      ;
; 46.057 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.116      ;
; 46.437 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.736      ;
; 46.443 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.733      ;
; 46.663 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.497      ;
; 47.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 3.103      ;
; 47.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.060      ;
; 47.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.964      ;
; 47.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 2.913      ;
; 47.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.877      ;
; 47.583 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.578      ;
; 47.646 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.514      ;
; 47.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.469      ;
; 47.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.393      ;
; 47.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.377      ;
; 47.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.364      ;
; 47.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.260      ;
; 47.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.232      ;
; 47.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.170      ;
; 48.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 2.067      ;
; 48.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.040      ;
; 48.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 1.993      ;
; 48.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 1.383      ;
; 49.406 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 0.742      ;
; 72.969 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 9.985      ;
; 72.969 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 9.985      ;
; 72.969 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 9.985      ;
; 72.969 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 9.985      ;
; 72.969 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 9.985      ;
; 73.203 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.743      ;
; 73.203 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.743      ;
; 73.203 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.743      ;
; 73.203 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.743      ;
; 73.203 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.743      ;
; 73.380 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 9.567      ;
; 73.380 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 9.567      ;
; 73.380 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 9.567      ;
; 73.380 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 9.567      ;
; 73.380 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 9.567      ;
; 73.394 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 9.540      ;
; 73.394 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 9.540      ;
; 73.394 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 9.540      ;
; 73.501 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 9.453      ;
; 73.501 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 9.453      ;
; 73.501 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 9.453      ;
; 73.501 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 9.453      ;
; 73.501 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 9.453      ;
; 73.546 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 9.401      ;
; 73.546 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 9.401      ;
; 73.546 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 9.401      ;
; 73.546 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 9.401      ;
; 73.546 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 9.401      ;
; 73.662 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.284      ;
; 73.662 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.284      ;
; 73.662 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.284      ;
; 73.662 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.284      ;
; 73.662 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 9.284      ;
; 74.444 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 8.503      ;
; 74.715 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 8.232      ;
; 74.715 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 8.232      ;
; 74.862 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 8.082      ;
; 75.063 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.871      ;
; 75.063 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.871      ;
; 75.120 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.814      ;
; 75.147 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.787      ;
; 75.161 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.773      ;
; 75.359 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.585      ;
; 75.359 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.585      ;
; 75.360 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 7.587      ;
; 75.360 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 7.587      ;
; 75.360 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 7.587      ;
; 75.373 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 7.574      ;
; 75.388 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 7.546      ;
; 75.397 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 7.550      ;
; 75.411 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 7.536      ;
; 75.422 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 7.525      ;
; 75.513 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.431      ;
; 75.514 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.430      ;
; 75.515 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.429      ;
; 75.517 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.427      ;
; 75.637 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 7.310      ;
; 76.916 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.937      ; 6.036      ;
; 76.940 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.938      ; 6.013      ;
; 76.962 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.938      ; 5.991      ;
; 77.407 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.938      ; 5.546      ;
; 77.585 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.938      ; 5.368      ;
; 77.681 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.938      ; 5.272      ;
; 77.862 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.937      ; 5.090      ;
; 77.909 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 5.038      ;
; 78.005 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 4.942      ;
; 78.005 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 4.942      ;
; 78.148 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.930      ; 4.797      ;
; 78.149 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 4.798      ;
; 78.319 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 4.615      ;
; 78.349 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 4.585      ;
; 78.359 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 4.575      ;
; 78.387 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.940      ; 4.568      ;
; 78.455 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.942      ; 4.502      ;
; 78.639 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.940      ; 4.316      ;
; 78.644 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.941      ; 4.312      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[11]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.806      ;
; 0.298 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.808      ;
; 0.300 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.810      ;
; 0.304 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.814      ;
; 0.304 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[16]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.814      ;
; 0.305 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.811      ;
; 0.306 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.812      ;
; 0.306 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.816      ;
; 0.308 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.818      ;
; 0.310 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.820      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.821      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.315 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.825      ;
; 0.318 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.828      ;
; 0.319 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[0]                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.830      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.830      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.528      ;
; 0.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.531      ;
; 0.338 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.542      ;
; 0.344 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.548      ;
; 0.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.550      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.550      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.562      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.589      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.626      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.436 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.636      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.639      ;
; 0.448 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.648      ;
; 0.449 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.449 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.450 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.451 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.651      ;
; 0.452 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.652      ;
; 0.453 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.652      ;
; 0.454 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.653      ;
; 0.464 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.663      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.467 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.667      ;
; 0.468 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.668      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.672      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.673      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.673      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.682      ;
; 0.482 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.682      ;
; 0.484 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.684      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.878 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[13]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.076      ;
; 14.878 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[12]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.076      ;
; 14.878 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[17]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.076      ;
; 14.878 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.076      ;
; 14.878 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[13]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.076      ;
; 14.878 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[12]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.076      ;
; 14.903 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[30]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.051      ;
; 14.903 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[27]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.051      ;
; 14.903 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[5]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.051      ;
; 14.903 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[30]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.051      ;
; 14.903 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[27]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.051      ;
; 14.903 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.051      ;
; 14.903 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.051      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[25]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[23]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[22]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[19]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[18]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[15]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[31]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[29]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[25]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[24]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[23]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[22]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[24]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[15]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[29]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.912 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[31]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.040      ;
; 14.913 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[14]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.036      ;
; 14.913 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[21]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.036      ;
; 14.913 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[11]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.036      ;
; 14.913 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[16]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.036      ;
; 14.913 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[20]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.036      ;
; 14.913 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[16]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.036      ;
; 14.913 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.036      ;
; 14.913 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[11]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.036      ;
; 14.913 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[21]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.036      ;
; 14.913 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[20]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.036      ;
; 14.958 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdatavalid_d1                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.997      ;
; 14.966 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.990      ;
; 14.966 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_aligning_data                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.990      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[19]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[10]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.717      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[9]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.712      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[4]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.717      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[26]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[8]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.717      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[5]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[4]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.717      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[9]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.712      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[26]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[10]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.717      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[8]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.717      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.712      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.712      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.712      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[13]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[12]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[15]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.711      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ipending_reg_irq1                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.712      ;
; 15.238 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ipending_reg_irq16                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.712      ;
; 15.239 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[6]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.716      ;
; 15.239 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[6]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.716      ;
; 15.239 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.239 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.239 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.239 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.239 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.239 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.239 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.239 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.239 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.710      ;
; 15.240 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.709      ;
; 15.240 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.709      ;
; 15.240 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.709      ;
; 15.240 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.709      ;
; 15.240 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.709      ;
; 15.240 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 4.709      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 2.947      ;
; 47.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 2.679      ;
; 48.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 1.752      ;
; 97.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.947      ;
; 97.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.947      ;
; 97.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.947      ;
; 97.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.947      ;
; 97.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.947      ;
; 97.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.947      ;
; 97.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.947      ;
; 97.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.679      ;
; 97.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.679      ;
; 97.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.679      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.676      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.676      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.676      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.676      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.676      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.676      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.676      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.676      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.676      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.676      ;
; 97.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.676      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.669      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.669      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.669      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.669      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.669      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.669      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.669      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.669      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.669      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.669      ;
; 97.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.669      ;
; 97.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.645      ;
; 97.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.645      ;
; 97.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.645      ;
; 97.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.645      ;
; 97.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.645      ;
; 97.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.589      ;
; 97.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.589      ;
; 97.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.589      ;
; 97.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.589      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.559      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.559      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.559      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.559      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.559      ;
; 97.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.570      ;
; 97.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.537      ;
; 97.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.537      ;
; 97.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.537      ;
; 97.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.537      ;
; 97.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.507      ;
; 97.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.507      ;
; 97.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.507      ;
; 97.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.507      ;
; 97.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.507      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.059      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.773      ;
; 98.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.735      ;
; 98.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.735      ;
; 98.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.735      ;
; 98.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.735      ;
; 98.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.735      ;
; 98.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.735      ;
; 98.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.735      ;
; 98.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.735      ;
; 98.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.735      ;
; 98.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.735      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.717      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.717      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.717      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.717      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.717      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.717      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.717      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.717      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.717      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.717      ;
; 98.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.731      ;
; 98.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.731      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.706      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.706      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.706      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.706      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.706      ;
; 98.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.706      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.684      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.684      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.684      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.684      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.684      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.684      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.684      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.684      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.684      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.684      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.706      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.059 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.258      ;
; 1.059 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.258      ;
; 1.059 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.258      ;
; 1.059 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.258      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.414      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.414      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.414      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.543      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.543      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.543      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.543      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.543      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.543      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.543      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.543      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.543      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.543      ;
; 1.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.547      ;
; 1.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.547      ;
; 1.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.547      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.562      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.562      ;
; 1.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.568      ;
; 1.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.568      ;
; 1.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.568      ;
; 1.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.568      ;
; 1.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.568      ;
; 1.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.568      ;
; 1.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.568      ;
; 1.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.568      ;
; 1.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.568      ;
; 1.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.568      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.588      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.588      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.588      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.588      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.588      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.588      ;
; 1.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.602      ;
; 1.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.602      ;
; 1.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.602      ;
; 1.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.602      ;
; 1.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.602      ;
; 1.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.602      ;
; 1.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.602      ;
; 1.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.602      ;
; 1.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.602      ;
; 1.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.602      ;
; 1.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.624      ;
; 1.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.624      ;
; 1.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.624      ;
; 1.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.624      ;
; 1.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.624      ;
; 1.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.624      ;
; 1.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.624      ;
; 1.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.624      ;
; 1.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.624      ;
; 1.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.624      ;
; 1.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.637      ;
; 1.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.958      ;
; 2.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.348      ;
; 2.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.348      ;
; 2.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.348      ;
; 2.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.348      ;
; 2.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.348      ;
; 2.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.370      ;
; 2.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.370      ;
; 2.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.370      ;
; 2.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.370      ;
; 2.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.391      ;
; 2.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.435      ;
; 2.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.435      ;
; 2.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.435      ;
; 2.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.435      ;
; 2.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.435      ;
; 2.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.456      ;
; 2.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.456      ;
; 2.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.456      ;
; 2.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.456      ;
; 2.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.456      ;
; 2.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.456      ;
; 2.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.456      ;
; 2.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.456      ;
; 2.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.456      ;
; 2.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.456      ;
; 2.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.456      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.468      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.468      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.468      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.467      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.467      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.467      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.467      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.467      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.467      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.467      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.467      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.467      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.467      ;
; 2.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.467      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.977      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|read_0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.977      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.977      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.977      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.977      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.977      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[14]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.979      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[15]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.979      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[12]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.979      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[28]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.979      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[12]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.979      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[15]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.979      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[31]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.979      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[30]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.979      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[14]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.979      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[13]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.979      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[29]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.979      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.971      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.971      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.971      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.971      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.971      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|fifo_AE                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[14]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.977      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.977      ;
; 2.755 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.976      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.975      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|force_reload                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[13]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.977      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[9]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_is_running                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[3]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[17]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[3]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[19]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[18]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[25]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[16]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.979      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[13]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.977      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.977      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.975      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.975      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.975      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.977      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.975      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.975      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.977      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.975      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.975      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.976      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.975      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.976      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write1                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write2                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|r_val                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.976      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read1                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.978      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.976      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.976      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.976      ;
; 2.756 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.975      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                           ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                           ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                           ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.601 ; 49.817       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                            ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                            ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                            ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                            ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                            ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                            ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                 ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                         ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                           ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                  ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                  ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                  ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                  ;
; 49.641 ; 49.825       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10] ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11] ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12] ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13] ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14] ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31] ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33] ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34] ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                           ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                           ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                           ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                               ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                         ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                         ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                         ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                         ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.936 ; 3.084 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.935 ; 7.031 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.757  ; 0.598  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.410 ; -1.507 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.204 ; 10.669 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.991 ; 8.459 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.562 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.562                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.350       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.212       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                       ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 38.676                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.347       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.329       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.690                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.349       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.341       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 197.777                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.351       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.426       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 198.015                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.351       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.664       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 13.196 ; 0.000         ;
; altera_reserved_tck ; 23.240 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.143 ; 0.000         ;
; altera_reserved_tck ; 0.185 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.560 ; 0.000         ;
; altera_reserved_tck ; 48.282 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.648 ; 0.000         ;
; CLOCK_50            ; 1.789 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.380  ; 0.000             ;
; altera_reserved_tck ; 49.482 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                   ;
+--------+--------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.196 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.772      ;
; 13.227 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.727      ;
; 13.234 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.722      ;
; 13.271 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.697      ;
; 13.302 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.652      ;
; 13.307 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.670      ;
; 13.309 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.647      ;
; 13.318 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.653      ;
; 13.405 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[21]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.571      ;
; 13.405 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[19]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.571      ;
; 13.405 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.571      ;
; 13.416 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[21]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.554      ;
; 13.416 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[19]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.554      ;
; 13.416 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.554      ;
; 13.452 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[17]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.524      ;
; 13.452 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.524      ;
; 13.452 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.524      ;
; 13.452 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.524      ;
; 13.463 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[17]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.507      ;
; 13.463 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.507      ;
; 13.463 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.507      ;
; 13.463 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 6.507      ;
; 13.471 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.494      ;
; 13.482 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.477      ;
; 13.486 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[8]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.463      ;
; 13.486 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[9]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.463      ;
; 13.486 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[11]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.463      ;
; 13.486 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.463      ;
; 13.486 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.485      ;
; 13.489 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[21]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.488      ;
; 13.489 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.488      ;
; 13.489 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[24]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.488      ;
; 13.489 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.488      ;
; 13.497 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[8]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.446      ;
; 13.497 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[9]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.446      ;
; 13.497 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[11]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.446      ;
; 13.497 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.446      ;
; 13.498 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.479      ;
; 13.498 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.479      ;
; 13.498 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.479      ;
; 13.498 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.479      ;
; 13.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[21]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.471      ;
; 13.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.471      ;
; 13.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[24]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.471      ;
; 13.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.471      ;
; 13.504 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 6.469      ;
; 13.504 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[12]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 6.469      ;
; 13.504 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot_right      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 6.469      ;
; 13.504 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[13]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 6.469      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.468      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[9]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.468      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.468      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.468      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[10]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.468      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[9]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.468      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.468      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.468      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.462      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.462      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.462      ;
; 13.509 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.462      ;
; 13.515 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.452      ;
; 13.515 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[12]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.452      ;
; 13.515 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot_right      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.452      ;
; 13.515 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[13]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.452      ;
; 13.519 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[1]  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.449      ;
; 13.520 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[10]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.451      ;
; 13.520 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[9]                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.451      ;
; 13.520 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.451      ;
; 13.520 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[19]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.451      ;
; 13.520 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[10]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.451      ;
; 13.520 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[9]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.451      ;
; 13.520 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.451      ;
; 13.520 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.451      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[29]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[21]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[22]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[23]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[24]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[25]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[26]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[27]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[28]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[30]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.533 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.444      ;
; 13.540 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.436      ;
; 13.540 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[12]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.436      ;
; 13.540 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.436      ;
; 13.540 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.436      ;
; 13.540 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.436      ;
; 13.540 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[13]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.436      ;
; 13.544 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.427      ;
; 13.544 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[29]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.427      ;
; 13.544 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[21]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.427      ;
; 13.544 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[22]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.427      ;
; 13.544 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[23]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.427      ;
; 13.544 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[24]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.427      ;
+--------+--------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 23.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                  ; altera_reserved_tdo                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.295     ; 4.465      ;
; 47.626 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 2.664      ;
; 47.901 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 2.389      ;
; 47.902 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 2.391      ;
; 48.064 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.216      ;
; 48.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.034      ;
; 48.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.003      ;
; 48.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.884      ;
; 48.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.861      ;
; 48.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.826      ;
; 48.633 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.648      ;
; 48.685 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.596      ;
; 48.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.561      ;
; 48.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.532      ;
; 48.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.506      ;
; 48.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.463      ;
; 48.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.446      ;
; 48.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.433      ;
; 48.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.390      ;
; 48.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.369      ;
; 48.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.314      ;
; 49.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 1.280      ;
; 49.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 0.859      ;
; 49.808 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 0.465      ;
; 76.656 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 5.258      ;
; 76.656 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 5.258      ;
; 76.656 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 5.258      ;
; 76.656 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 5.258      ;
; 76.656 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 5.258      ;
; 76.797 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.112      ;
; 76.797 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.112      ;
; 76.797 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.112      ;
; 76.797 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.112      ;
; 76.797 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 5.112      ;
; 76.918 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.992      ;
; 76.918 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.992      ;
; 76.918 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.992      ;
; 76.918 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.992      ;
; 76.918 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.992      ;
; 77.000 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 4.900      ;
; 77.000 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 4.900      ;
; 77.000 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 4.900      ;
; 77.035 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.879      ;
; 77.035 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.879      ;
; 77.035 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.879      ;
; 77.035 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.879      ;
; 77.035 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.879      ;
; 77.068 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.842      ;
; 77.068 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.842      ;
; 77.068 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.842      ;
; 77.068 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.842      ;
; 77.068 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.842      ;
; 77.151 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 4.758      ;
; 77.151 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 4.758      ;
; 77.151 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 4.758      ;
; 77.151 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 4.758      ;
; 77.151 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 4.758      ;
; 77.623 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.287      ;
; 77.840 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.070      ;
; 77.840 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.070      ;
; 77.910 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 3.998      ;
; 78.069 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 3.831      ;
; 78.071 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 3.829      ;
; 78.071 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 3.829      ;
; 78.088 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 3.812      ;
; 78.092 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 3.808      ;
; 78.231 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 3.669      ;
; 78.236 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 3.674      ;
; 78.251 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.656      ;
; 78.251 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.656      ;
; 78.251 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 3.659      ;
; 78.259 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 3.651      ;
; 78.259 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 3.651      ;
; 78.259 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 3.651      ;
; 78.263 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 3.647      ;
; 78.265 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 3.645      ;
; 78.318 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.589      ;
; 78.322 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.585      ;
; 78.324 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.583      ;
; 78.326 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.581      ;
; 78.398 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 3.512      ;
; 78.520 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.909      ; 3.396      ;
; 78.557 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.909      ; 3.359      ;
; 78.578 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.909      ; 3.338      ;
; 78.849 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.909      ; 3.067      ;
; 78.952 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.909      ; 2.964      ;
; 79.025 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.909      ; 2.891      ;
; 79.124 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.908      ; 2.791      ;
; 79.140 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 2.770      ;
; 79.204 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 2.706      ;
; 79.206 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 2.704      ;
; 79.282 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 2.628      ;
; 79.289 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 2.620      ;
; 79.384 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 2.516      ;
; 79.401 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 2.499      ;
; 79.413 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 2.487      ;
; 79.433 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.908      ; 2.482      ;
; 79.493 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.910      ; 2.424      ;
; 79.580 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.909      ; 2.336      ;
; 79.586 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.909      ; 2.330      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.143 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.468      ;
; 0.144 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.469      ;
; 0.144 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[11]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.469      ;
; 0.146 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.473      ;
; 0.147 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.475      ;
; 0.149 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.472      ;
; 0.149 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.477      ;
; 0.151 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.474      ;
; 0.151 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[16]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.478      ;
; 0.152 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.154 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.480      ;
; 0.157 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.483      ;
; 0.161 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.484      ;
; 0.164 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.489      ;
; 0.168 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.496      ;
; 0.170 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.497      ;
; 0.172 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.495      ;
; 0.173 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.496      ;
; 0.176 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.504      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.358      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.256 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.263 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.384      ;
; 0.265 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.393      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.395      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.396      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.560 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[13]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.406      ;
; 16.560 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[12]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.406      ;
; 16.560 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[17]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.406      ;
; 16.560 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.406      ;
; 16.560 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[13]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.406      ;
; 16.560 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[12]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.406      ;
; 16.574 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[30]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.392      ;
; 16.574 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[27]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.392      ;
; 16.574 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[5]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.392      ;
; 16.574 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[30]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.392      ;
; 16.574 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[27]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.392      ;
; 16.574 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.392      ;
; 16.574 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.392      ;
; 16.582 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[14]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.378      ;
; 16.582 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[21]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.378      ;
; 16.582 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[11]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.378      ;
; 16.582 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[16]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.378      ;
; 16.582 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[20]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.378      ;
; 16.582 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[16]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.378      ;
; 16.582 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.378      ;
; 16.582 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[11]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.378      ;
; 16.582 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[21]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.378      ;
; 16.582 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[20]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.378      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[7]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[3]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[25]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[23]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[22]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[2]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[19]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[18]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[15]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[3]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[31]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[29]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[2]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[25]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[24]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[23]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[22]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[7]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[24]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[15]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[29]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.583 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[31]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.381      ;
; 16.618 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdatavalid_d1                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.346      ;
; 16.626 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.340      ;
; 16.626 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_aligning_data                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.340      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_status_reg_pie                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[3]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[2]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_issue                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw_valid                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[14]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_valid_from_D                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_jmp_direct                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[15]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_ic_fill_same_tag_line                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|F_pc[7]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[7]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[7]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_pc[13]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_pc[13]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[8]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[19]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_kill                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_control_reg_rddata[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.803 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.157      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[19]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.159      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[10]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[9]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.159      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[4]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[26]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.159      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[8]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[6]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[5]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.159      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[4]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[9]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.159      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[26]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.159      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[10]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[8]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[6]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 3.163      ;
; 16.804 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.159      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.985      ;
; 48.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.801      ;
; 49.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.143      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.985      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.985      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.985      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.985      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.985      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.985      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.985      ;
; 98.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.801      ;
; 98.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.801      ;
; 98.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.801      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.794      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.794      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.794      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.794      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.794      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.794      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.794      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.794      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.794      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.794      ;
; 98.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.794      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.790      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.790      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.790      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.790      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.790      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.790      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.790      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.790      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.790      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.790      ;
; 98.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.790      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.773      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.773      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.773      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.773      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.773      ;
; 98.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.693      ;
; 98.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.693      ;
; 98.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.693      ;
; 98.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.693      ;
; 98.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.674      ;
; 98.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.674      ;
; 98.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.674      ;
; 98.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.674      ;
; 98.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.674      ;
; 98.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.679      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.650      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.650      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.650      ;
; 98.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.650      ;
; 98.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.631      ;
; 98.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.631      ;
; 98.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.631      ;
; 98.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.631      ;
; 98.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.631      ;
; 98.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.279      ;
; 98.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.163      ;
; 98.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.157      ;
; 98.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.157      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.136      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.136      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.136      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.136      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.136      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.136      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.136      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.136      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.136      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.136      ;
; 98.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.144      ;
; 98.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.144      ;
; 98.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.144      ;
; 98.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.144      ;
; 98.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.144      ;
; 98.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.144      ;
; 98.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.144      ;
; 98.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.144      ;
; 98.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.144      ;
; 98.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.144      ;
; 98.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.112      ;
; 98.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.112      ;
; 98.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.112      ;
; 98.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.112      ;
; 98.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.112      ;
; 98.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.112      ;
; 98.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.112      ;
; 98.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.112      ;
; 98.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.112      ;
; 98.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.112      ;
; 98.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.108      ;
; 98.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.108      ;
; 98.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.108      ;
; 98.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.108      ;
; 98.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.108      ;
; 98.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.108      ;
; 98.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.089      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.648 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.768      ;
; 0.648 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.768      ;
; 0.648 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.768      ;
; 0.648 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.768      ;
; 0.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.872      ;
; 0.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.872      ;
; 0.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.872      ;
; 0.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.933      ;
; 0.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.933      ;
; 0.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.933      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.946      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.960      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.960      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.960      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.960      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.960      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.960      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.960      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.960      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.960      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.960      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.971      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.971      ;
; 0.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.965      ;
; 0.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.965      ;
; 0.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.965      ;
; 0.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.965      ;
; 0.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.965      ;
; 0.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.965      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.980      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.980      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.980      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.980      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.980      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.980      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.980      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.980      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.980      ;
; 0.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.980      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.983      ;
; 1.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.219      ;
; 1.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.405      ;
; 1.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.405      ;
; 1.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.405      ;
; 1.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.405      ;
; 1.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.405      ;
; 1.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.412      ;
; 1.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.412      ;
; 1.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.412      ;
; 1.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.412      ;
; 1.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.445      ;
; 1.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.460      ;
; 1.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.460      ;
; 1.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.460      ;
; 1.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.460      ;
; 1.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.460      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.467      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.467      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.467      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.467      ;
; 1.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.506      ;
; 1.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.506      ;
; 1.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.506      ;
; 1.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.506      ;
; 1.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.506      ;
; 1.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.517      ;
; 1.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.517      ;
; 1.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.517      ;
; 1.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.517      ;
; 1.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.517      ;
; 1.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.517      ;
; 1.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.517      ;
; 1.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.517      ;
; 1.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.517      ;
; 1.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.517      ;
; 1.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.517      ;
; 1.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.523      ;
; 1.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.523      ;
; 1.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.523      ;
; 1.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.522      ;
; 1.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.522      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|read_0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.924      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[13]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[14]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.928      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[15]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.928      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[12]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.928      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[28]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.928      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[12]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.928      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[15]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.928      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[31]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.928      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[30]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.928      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[14]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.928      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[13]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.928      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[29]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.928      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[13]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.924      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.924      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.924      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.924      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.924      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.924      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write1                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.927      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write2                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.927      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.927      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.927      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|r_val                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read1                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.927      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read2                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.927      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.924      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate2                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.927      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.927      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.924      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[12]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.924      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[15]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.924      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.925      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[14]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.789 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[13]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.926      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.927      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.927      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.927      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.927      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.927      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.927      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.927      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.927      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.923      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.923      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.923      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.923      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.923      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.923      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.927      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.927      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.927      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|force_reload                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[9]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_is_running                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[3]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[17]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[3]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[19]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[2]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[18]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[25]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[16]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.928      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.925      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[7]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.925      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.926      ;
; 1.790 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.926      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.482 ; 49.698       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ;
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                 ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                 ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                  ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                 ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                     ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.255 ; 1.480 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.927 ; 3.344 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.898  ; 0.581  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.075 ; -0.349 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.284 ; 6.760 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.106 ; 5.583 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.114 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 39.114                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.598       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.516       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                       ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 39.185                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.595       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.590       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                              ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 39.188                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.597       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.591       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 198.641                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.599       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.042       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 198.782                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.599       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.183       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 8.244  ; 0.143 ; 14.247   ; 0.648   ; 9.380               ;
;  CLOCK_50            ; 8.244  ; 0.143 ; 14.247   ; 1.789   ; 9.380               ;
;  altera_reserved_tck ; 18.394 ; 0.185 ; 46.817   ; 0.648   ; 49.482              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.001 ; 3.090 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.991 ; 7.141 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.981  ; 0.818  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.075 ; -0.349 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.983 ; 11.606 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.106 ; 5.583 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Quad_input1             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Quad_input2             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2244       ; 1          ; 35       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 124725     ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2244       ; 1          ; 35       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 124725     ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 116      ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 952      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 116      ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 952      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri May 18 14:39:11 2018
Info: Command: quartus_sta esl_demonstrator -c esl_demonstrator
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Quad_Dec.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.244
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.244               0.000 CLOCK_50 
    Info (332119):    18.394               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.247               0.000 CLOCK_50 
    Info (332119):    46.817               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.178               0.000 altera_reserved_tck 
    Info (332119):     3.068               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.575               0.000 CLOCK_50 
    Info (332119):    49.625               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.381 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.361               0.000 CLOCK_50 
    Info (332119):    19.331               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.878
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.878               0.000 CLOCK_50 
    Info (332119):    47.193               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.059               0.000 altera_reserved_tck 
    Info (332119):     2.755               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 CLOCK_50 
    Info (332119):    49.601               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.562 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.196               0.000 CLOCK_50 
    Info (332119):    23.240               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 CLOCK_50 
    Info (332119):     0.185               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.560               0.000 CLOCK_50 
    Info (332119):    48.282               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.648               0.000 altera_reserved_tck 
    Info (332119):     1.789               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.380               0.000 CLOCK_50 
    Info (332119):    49.482               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.114 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 642 megabytes
    Info: Processing ended: Fri May 18 14:39:29 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


