{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 00:14:04 2016 " "Info: Processing started: Mon Apr 18 00:14:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FirstASM -c FirstASM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FirstASM -c FirstASM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register COUNT:inst2\|TMP\[2\] register MUL:inst3\|TMPOUT\[0\] 397.93 MHz 2.513 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 397.93 MHz between source register \"COUNT:inst2\|TMP\[2\]\" and destination register \"MUL:inst3\|TMPOUT\[0\]\" (period= 2.513 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.327 ns + Longest register register " "Info: + Longest register to register delay is 2.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT:inst2\|TMP\[2\] 1 REG LCFF_X27_Y2_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N5; Fanout = 7; REG Node = 'COUNT:inst2\|TMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT:inst2|TMP[2] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.346 ns) 0.639 ns COMPAR:inst4\|Equal0~0 2 COMB LCCOMB_X27_Y2_N16 10 " "Info: 2: + IC(0.293 ns) + CELL(0.346 ns) = 0.639 ns; Loc. = LCCOMB_X27_Y2_N16; Fanout = 10; COMB Node = 'COMPAR:inst4\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { COUNT:inst2|TMP[2] COMPAR:inst4|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.228 ns) 1.220 ns FirstASM:inst\|EnAddSub~0 3 COMB LCCOMB_X27_Y2_N18 2 " "Info: 3: + IC(0.353 ns) + CELL(0.228 ns) = 1.220 ns; Loc. = LCCOMB_X27_Y2_N18; Fanout = 2; COMB Node = 'FirstASM:inst\|EnAddSub~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { COMPAR:inst4|Equal0~0 FirstASM:inst|EnAddSub~0 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.366 ns) 2.172 ns MUL:inst3\|TMPOUT~8 4 COMB LCCOMB_X25_Y2_N20 1 " "Info: 4: + IC(0.586 ns) + CELL(0.366 ns) = 2.172 ns; Loc. = LCCOMB_X25_Y2_N20; Fanout = 1; COMB Node = 'MUL:inst3\|TMPOUT~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { FirstASM:inst|EnAddSub~0 MUL:inst3|TMPOUT~8 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.327 ns MUL:inst3\|TMPOUT\[0\] 5 REG LCFF_X25_Y2_N21 5 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.327 ns; Loc. = LCFF_X25_Y2_N21; Fanout = 5; REG Node = 'MUL:inst3\|TMPOUT\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { MUL:inst3|TMPOUT~8 MUL:inst3|TMPOUT[0] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 47.06 % ) " "Info: Total cell delay = 1.095 ns ( 47.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 52.94 % ) " "Info: Total interconnect delay = 1.232 ns ( 52.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { COUNT:inst2|TMP[2] COMPAR:inst4|Equal0~0 FirstASM:inst|EnAddSub~0 MUL:inst3|TMPOUT~8 MUL:inst3|TMPOUT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { COUNT:inst2|TMP[2] {} COMPAR:inst4|Equal0~0 {} FirstASM:inst|EnAddSub~0 {} MUL:inst3|TMPOUT~8 {} MUL:inst3|TMPOUT[0] {} } { 0.000ns 0.293ns 0.353ns 0.586ns 0.000ns } { 0.000ns 0.346ns 0.228ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.493 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 2.493 ns MUL:inst3\|TMPOUT\[0\] 3 REG LCFF_X25_Y2_N21 5 " "Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X25_Y2_N21; Fanout = 5; REG Node = 'MUL:inst3\|TMPOUT\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { CLK~clkctrl MUL:inst3|TMPOUT[0] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.05 % ) " "Info: Total cell delay = 1.472 ns ( 59.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.021 ns ( 40.95 % ) " "Info: Total interconnect delay = 1.021 ns ( 40.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[0] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.495 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns COUNT:inst2\|TMP\[2\] 3 REG LCFF_X27_Y2_N5 7 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N5; Fanout = 7; REG Node = 'COUNT:inst2\|TMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl COUNT:inst2|TMP[2] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl COUNT:inst2|TMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT:inst2|TMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[0] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl COUNT:inst2|TMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT:inst2|TMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { COUNT:inst2|TMP[2] COMPAR:inst4|Equal0~0 FirstASM:inst|EnAddSub~0 MUL:inst3|TMPOUT~8 MUL:inst3|TMPOUT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { COUNT:inst2|TMP[2] {} COMPAR:inst4|Equal0~0 {} FirstASM:inst|EnAddSub~0 {} MUL:inst3|TMPOUT~8 {} MUL:inst3|TMPOUT[0] {} } { 0.000ns 0.293ns 0.353ns 0.586ns 0.000ns } { 0.000ns 0.346ns 0.228ns 0.366ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[0] {} } { 0.000ns 0.000ns 0.343ns 0.678ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl COUNT:inst2|TMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT:inst2|TMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MUL:inst3\|TMPOUT\[3\] RESTART CLK 4.827 ns register " "Info: tsu for register \"MUL:inst3\|TMPOUT\[3\]\" (data pin = \"RESTART\", clock pin = \"CLK\") is 4.827 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.232 ns + Longest pin register " "Info: + Longest pin to register delay is 7.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns RESTART 1 PIN PIN_U9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U9; Fanout = 11; PIN Node = 'RESTART'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESTART } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 208 -72 96 224 "RESTART" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.430 ns) + CELL(0.357 ns) 5.604 ns FirstASM:inst\|EnAddSub~1 2 COMB LCCOMB_X26_Y2_N28 9 " "Info: 2: + IC(4.430 ns) + CELL(0.357 ns) = 5.604 ns; Loc. = LCCOMB_X26_Y2_N28; Fanout = 9; COMB Node = 'FirstASM:inst\|EnAddSub~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.787 ns" { RESTART FirstASM:inst|EnAddSub~1 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.436 ns) 6.326 ns ADDSUB:inst1\|Add0~7 3 COMB LCCOMB_X26_Y2_N2 2 " "Info: 3: + IC(0.286 ns) + CELL(0.436 ns) = 6.326 ns; Loc. = LCCOMB_X26_Y2_N2; Fanout = 2; COMB Node = 'ADDSUB:inst1\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { FirstASM:inst|EnAddSub~1 ADDSUB:inst1|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.361 ns ADDSUB:inst1\|Add0~11 4 COMB LCCOMB_X26_Y2_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.361 ns; Loc. = LCCOMB_X26_Y2_N4; Fanout = 2; COMB Node = 'ADDSUB:inst1\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst1|Add0~7 ADDSUB:inst1|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.396 ns ADDSUB:inst1\|Add0~15 5 COMB LCCOMB_X26_Y2_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.396 ns; Loc. = LCCOMB_X26_Y2_N6; Fanout = 2; COMB Node = 'ADDSUB:inst1\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst1|Add0~11 ADDSUB:inst1|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.521 ns ADDSUB:inst1\|Add0~18 6 COMB LCCOMB_X26_Y2_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 6.521 ns; Loc. = LCCOMB_X26_Y2_N8; Fanout = 1; COMB Node = 'ADDSUB:inst1\|Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADDSUB:inst1|Add0~15 ADDSUB:inst1|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.225 ns) 7.077 ns MUL:inst3\|TMPOUT~5 7 COMB LCCOMB_X27_Y2_N26 1 " "Info: 7: + IC(0.331 ns) + CELL(0.225 ns) = 7.077 ns; Loc. = LCCOMB_X27_Y2_N26; Fanout = 1; COMB Node = 'MUL:inst3\|TMPOUT~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { ADDSUB:inst1|Add0~18 MUL:inst3|TMPOUT~5 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.232 ns MUL:inst3\|TMPOUT\[3\] 8 REG LCFF_X27_Y2_N27 4 " "Info: 8: + IC(0.000 ns) + CELL(0.155 ns) = 7.232 ns; Loc. = LCFF_X27_Y2_N27; Fanout = 4; REG Node = 'MUL:inst3\|TMPOUT\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { MUL:inst3|TMPOUT~5 MUL:inst3|TMPOUT[3] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 30.21 % ) " "Info: Total cell delay = 2.185 ns ( 30.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.047 ns ( 69.79 % ) " "Info: Total interconnect delay = 5.047 ns ( 69.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { RESTART FirstASM:inst|EnAddSub~1 ADDSUB:inst1|Add0~7 ADDSUB:inst1|Add0~11 ADDSUB:inst1|Add0~15 ADDSUB:inst1|Add0~18 MUL:inst3|TMPOUT~5 MUL:inst3|TMPOUT[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { RESTART {} RESTART~combout {} FirstASM:inst|EnAddSub~1 {} ADDSUB:inst1|Add0~7 {} ADDSUB:inst1|Add0~11 {} ADDSUB:inst1|Add0~15 {} ADDSUB:inst1|Add0~18 {} MUL:inst3|TMPOUT~5 {} MUL:inst3|TMPOUT[3] {} } { 0.000ns 0.000ns 4.430ns 0.286ns 0.000ns 0.000ns 0.000ns 0.331ns 0.000ns } { 0.000ns 0.817ns 0.357ns 0.436ns 0.035ns 0.035ns 0.125ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.495 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns MUL:inst3\|TMPOUT\[3\] 3 REG LCFF_X27_Y2_N27 4 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N27; Fanout = 4; REG Node = 'MUL:inst3\|TMPOUT\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl MUL:inst3|TMPOUT[3] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[3] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { RESTART FirstASM:inst|EnAddSub~1 ADDSUB:inst1|Add0~7 ADDSUB:inst1|Add0~11 ADDSUB:inst1|Add0~15 ADDSUB:inst1|Add0~18 MUL:inst3|TMPOUT~5 MUL:inst3|TMPOUT[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { RESTART {} RESTART~combout {} FirstASM:inst|EnAddSub~1 {} ADDSUB:inst1|Add0~7 {} ADDSUB:inst1|Add0~11 {} ADDSUB:inst1|Add0~15 {} ADDSUB:inst1|Add0~18 {} MUL:inst3|TMPOUT~5 {} MUL:inst3|TMPOUT[3] {} } { 0.000ns 0.000ns 4.430ns 0.286ns 0.000ns 0.000ns 0.000ns 0.331ns 0.000ns } { 0.000ns 0.817ns 0.357ns 0.436ns 0.035ns 0.035ns 0.125ns 0.225ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl MUL:inst3|TMPOUT[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MUL:inst3|TMPOUT[3] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK FULL COUNT:inst2\|TMP\[2\] 7.541 ns register " "Info: tco from clock \"CLK\" to destination pin \"FULL\" through register \"COUNT:inst2\|TMP\[2\]\" is 7.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.495 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns COUNT:inst2\|TMP\[2\] 3 REG LCFF_X27_Y2_N5 7 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N5; Fanout = 7; REG Node = 'COUNT:inst2\|TMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl COUNT:inst2|TMP[2] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl COUNT:inst2|TMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT:inst2|TMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.952 ns + Longest register pin " "Info: + Longest register to pin delay is 4.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT:inst2\|TMP\[2\] 1 REG LCFF_X27_Y2_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N5; Fanout = 7; REG Node = 'COUNT:inst2\|TMP\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT:inst2|TMP[2] } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.346 ns) 0.639 ns COMPAR:inst4\|Equal0~0 2 COMB LCCOMB_X27_Y2_N16 10 " "Info: 2: + IC(0.293 ns) + CELL(0.346 ns) = 0.639 ns; Loc. = LCCOMB_X27_Y2_N16; Fanout = 10; COMB Node = 'COMPAR:inst4\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { COUNT:inst2|TMP[2] COMPAR:inst4|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.346 ns) 1.516 ns FirstASM:inst\|FULL~0 3 COMB LCCOMB_X25_Y2_N18 1 " "Info: 3: + IC(0.531 ns) + CELL(0.346 ns) = 1.516 ns; Loc. = LCCOMB_X25_Y2_N18; Fanout = 1; COMB Node = 'FirstASM:inst\|FULL~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { COMPAR:inst4|Equal0~0 FirstASM:inst|FULL~0 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(2.164 ns) 4.952 ns FULL 4 PIN PIN_Y1 0 " "Info: 4: + IC(1.272 ns) + CELL(2.164 ns) = 4.952 ns; Loc. = PIN_Y1; Fanout = 0; PIN Node = 'FULL'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.436 ns" { FirstASM:inst|FULL~0 FULL } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 208 544 720 224 "FULL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.856 ns ( 57.67 % ) " "Info: Total cell delay = 2.856 ns ( 57.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.096 ns ( 42.33 % ) " "Info: Total interconnect delay = 2.096 ns ( 42.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.952 ns" { COUNT:inst2|TMP[2] COMPAR:inst4|Equal0~0 FirstASM:inst|FULL~0 FULL } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.952 ns" { COUNT:inst2|TMP[2] {} COMPAR:inst4|Equal0~0 {} FirstASM:inst|FULL~0 {} FULL {} } { 0.000ns 0.293ns 0.531ns 1.272ns } { 0.000ns 0.346ns 0.346ns 2.164ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl COUNT:inst2|TMP[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} COUNT:inst2|TMP[2] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.952 ns" { COUNT:inst2|TMP[2] COMPAR:inst4|Equal0~0 FirstASM:inst|FULL~0 FULL } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.952 ns" { COUNT:inst2|TMP[2] {} COMPAR:inst4|Equal0~0 {} FirstASM:inst|FULL~0 {} FULL {} } { 0.000ns 0.293ns 0.531ns 1.272ns } { 0.000ns 0.346ns 0.346ns 2.164ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SUB EnMul 8.909 ns Longest " "Info: Longest tpd from source pin \"SUB\" to destination pin \"EnMul\" is 8.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns SUB 1 PIN PIN_AA10 20 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 20; PIN Node = 'SUB'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUB } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 176 -72 96 192 "SUB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.986 ns) + CELL(0.366 ns) 5.124 ns FirstASM:inst\|EnMul~0 2 COMB LCCOMB_X27_Y1_N16 4 " "Info: 2: + IC(3.986 ns) + CELL(0.366 ns) = 5.124 ns; Loc. = LCCOMB_X27_Y1_N16; Fanout = 4; COMB Node = 'FirstASM:inst\|EnMul~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.352 ns" { SUB FirstASM:inst|EnMul~0 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.366 ns) 6.100 ns FirstASM:inst\|EnMul~1 3 COMB LCCOMB_X27_Y2_N20 9 " "Info: 3: + IC(0.610 ns) + CELL(0.366 ns) = 6.100 ns; Loc. = LCCOMB_X27_Y2_N20; Fanout = 9; COMB Node = 'FirstASM:inst\|EnMul~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { FirstASM:inst|EnMul~0 FirstASM:inst|EnMul~1 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(2.046 ns) 8.909 ns EnMul 4 PIN PIN_AB10 0 " "Info: 4: + IC(0.763 ns) + CELL(2.046 ns) = 8.909 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'EnMul'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.809 ns" { FirstASM:inst|EnMul~1 EnMul } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 128 544 720 144 "EnMul" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.550 ns ( 39.85 % ) " "Info: Total cell delay = 3.550 ns ( 39.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.359 ns ( 60.15 % ) " "Info: Total interconnect delay = 5.359 ns ( 60.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.909 ns" { SUB FirstASM:inst|EnMul~0 FirstASM:inst|EnMul~1 EnMul } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.909 ns" { SUB {} SUB~combout {} FirstASM:inst|EnMul~0 {} FirstASM:inst|EnMul~1 {} EnMul {} } { 0.000ns 0.000ns 3.986ns 0.610ns 0.763ns } { 0.000ns 0.772ns 0.366ns 0.366ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FirstASM:inst\|y.S1 ADD CLK -2.655 ns register " "Info: th for register \"FirstASM:inst\|y.S1\" (data pin = \"ADD\", clock pin = \"CLK\") is -2.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.495 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 144 -72 96 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns FirstASM:inst\|y.S1 3 REG LCFF_X27_Y2_N15 2 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N15; Fanout = 2; REG Node = 'FirstASM:inst\|y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl FirstASM:inst|y.S1 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl FirstASM:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} FirstASM:inst|y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.299 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns ADD 1 PIN PIN_Y9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 21; PIN Node = 'ADD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 192 -72 96 208 "ADD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.144 ns) + CELL(0.228 ns) 5.144 ns FirstASM:inst\|y.S1~0 2 COMB LCCOMB_X27_Y2_N14 1 " "Info: 2: + IC(4.144 ns) + CELL(0.228 ns) = 5.144 ns; Loc. = LCCOMB_X27_Y2_N14; Fanout = 1; COMB Node = 'FirstASM:inst\|y.S1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.372 ns" { ADD FirstASM:inst|y.S1~0 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.299 ns FirstASM:inst\|y.S1 3 REG LCFF_X27_Y2_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.299 ns; Loc. = LCFF_X27_Y2_N15; Fanout = 2; REG Node = 'FirstASM:inst\|y.S1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { FirstASM:inst|y.S1~0 FirstASM:inst|y.S1 } "NODE_NAME" } } { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.155 ns ( 21.80 % ) " "Info: Total cell delay = 1.155 ns ( 21.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.144 ns ( 78.20 % ) " "Info: Total interconnect delay = 4.144 ns ( 78.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { ADD FirstASM:inst|y.S1~0 FirstASM:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { ADD {} ADD~combout {} FirstASM:inst|y.S1~0 {} FirstASM:inst|y.S1 {} } { 0.000ns 0.000ns 4.144ns 0.000ns } { 0.000ns 0.772ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl FirstASM:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} FirstASM:inst|y.S1 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.299 ns" { ADD FirstASM:inst|y.S1~0 FirstASM:inst|y.S1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.299 ns" { ADD {} ADD~combout {} FirstASM:inst|y.S1~0 {} FirstASM:inst|y.S1 {} } { 0.000ns 0.000ns 4.144ns 0.000ns } { 0.000ns 0.772ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 00:14:04 2016 " "Info: Processing ended: Mon Apr 18 00:14:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
