module PassThroughArray(
  input wire clk,
  input wire [23:0] x,
  output wire [23:0] out
);
  wire [7:0] x_unflattened[3];
  assign x_unflattened[0] = x[7:0];
  assign x_unflattened[1] = x[15:8];
  assign x_unflattened[2] = x[23:16];

  // ===== Pipe stage 0:

  // Registers for pipe stage 0:
  reg [7:0] x__input_flop[3];
  always_ff @ (posedge clk) begin
    x__input_flop <= x_unflattened;
  end

  // ===== Pipe stage 1:

  // Registers for pipe stage 1:
  reg [7:0] p0_x[3];
  always_ff @ (posedge clk) begin
    p0_x <= x__input_flop;
  end

  // ===== Pipe stage 2:

  // Registers for pipe stage 2:
  reg [7:0] p1_x[3];
  always_ff @ (posedge clk) begin
    p1_x <= p0_x;
  end

  // ===== Pipe stage 3:

  // Registers for pipe stage 3:
  reg [7:0] out__output_flop[3];
  always_ff @ (posedge clk) begin
    out__output_flop <= p1_x;
  end
  assign out = {out__output_flop[2], out__output_flop[1], out__output_flop[0]};
endmodule
