// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Matrix_Vector_Activa_6 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read,
        reps_out_din,
        reps_out_full_n,
        reps_out_write,
        weights5_m_weights_V_address0,
        weights5_m_weights_V_ce0,
        weights5_m_weights_V_q0,
        threshs5_m_threshold_1_address0,
        threshs5_m_threshold_1_ce0,
        threshs5_m_threshold_1_q0,
        threshs5_m_threshold_address0,
        threshs5_m_threshold_ce0,
        threshs5_m_threshold_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state9 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [63:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [1:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;
output  [31:0] reps_out_din;
input   reps_out_full_n;
output   reps_out_write;
output  [14:0] weights5_m_weights_V_address0;
output   weights5_m_weights_V_ce0;
input  [31:0] weights5_m_weights_V_q0;
output  [7:0] threshs5_m_threshold_1_address0;
output   threshs5_m_threshold_1_ce0;
input  [15:0] threshs5_m_threshold_1_q0;
output  [7:0] threshs5_m_threshold_address0;
output   threshs5_m_threshold_ce0;
input  [15:0] threshs5_m_threshold_q0;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg out_V_V_write;
reg reps_read;
reg reps_out_write;
reg weights5_m_weights_V_ce0;
reg threshs5_m_threshold_1_ce0;
reg threshs5_m_threshold_ce0;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_i_reg_3787;
reg   [0:0] tmp_i_1793_reg_3796;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] tmp_45_i_reg_3814;
reg   [0:0] tmp_45_i_reg_3814_pp0_iter5_reg;
reg    reps_blk_n;
reg    reps_out_blk_n;
reg   [31:0] i_i_reg_706;
wire   [31:0] tmp_i_fu_885_p2;
reg   [31:0] tmp_i_reg_3782;
reg    ap_block_state1;
wire   [0:0] exitcond_i_fu_901_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op126_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
reg    ap_block_state8_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_i_reg_3787_pp0_iter1_reg;
wire   [31:0] i_fu_906_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_i_1793_fu_915_p2;
reg   [0:0] tmp_i_1793_reg_3796_pp0_iter1_reg;
wire   [6:0] tmp_675_fu_924_p1;
reg   [6:0] tmp_675_reg_3800;
reg   [6:0] tmp_675_reg_3800_pp0_iter1_reg;
wire   [6:0] tmp_674_fu_928_p1;
reg   [6:0] tmp_674_reg_3805;
wire   [0:0] tmp_43_i_fu_935_p2;
reg   [0:0] tmp_43_i_reg_3809;
reg   [0:0] tmp_43_i_reg_3809_pp0_iter1_reg;
reg   [0:0] tmp_43_i_reg_3809_pp0_iter2_reg;
reg   [0:0] tmp_43_i_reg_3809_pp0_iter3_reg;
wire   [0:0] tmp_45_i_fu_947_p2;
reg   [0:0] tmp_45_i_reg_3814_pp0_iter1_reg;
reg   [0:0] tmp_45_i_reg_3814_pp0_iter2_reg;
reg   [0:0] tmp_45_i_reg_3814_pp0_iter3_reg;
reg   [0:0] tmp_45_i_reg_3814_pp0_iter4_reg;
reg   [31:0] nf_assign_load_reg_3818;
reg   [31:0] nf_assign_load_reg_3818_pp0_iter1_reg;
reg   [31:0] nf_assign_load_reg_3818_pp0_iter2_reg;
reg   [31:0] nf_assign_load_reg_3818_pp0_iter3_reg;
wire   [0:0] tmp_47_i_fu_967_p2;
reg   [0:0] tmp_47_i_reg_3823;
wire   [63:0] inElem_V_3_fu_1593_p74;
wire   [0:0] tmp_676_fu_1742_p1;
reg   [0:0] tmp_676_reg_3914;
reg   [0:0] tmp_678_reg_3919;
reg   [0:0] tmp_679_reg_3924;
reg   [0:0] tmp_680_reg_3929;
reg   [0:0] tmp_681_reg_3934;
reg   [0:0] tmp_682_reg_3939;
reg   [0:0] tmp_683_reg_3944;
reg   [0:0] tmp_684_reg_3949;
reg   [0:0] tmp_685_reg_3954;
reg   [0:0] tmp_686_reg_3959;
reg   [0:0] tmp_687_reg_3964;
reg   [0:0] tmp_688_reg_3969;
reg   [0:0] tmp_689_reg_3974;
reg   [0:0] tmp_690_reg_3979;
reg   [0:0] tmp_691_reg_3984;
reg   [0:0] tmp_692_reg_3989;
reg   [0:0] tmp_693_reg_3994;
reg   [0:0] tmp_694_reg_3999;
reg   [0:0] tmp_695_reg_4004;
reg   [0:0] tmp_696_reg_4009;
reg   [0:0] tmp_697_reg_4014;
reg   [0:0] tmp_698_reg_4019;
reg   [0:0] tmp_699_reg_4024;
reg   [0:0] tmp_700_reg_4029;
reg   [0:0] tmp_701_reg_4034;
reg   [0:0] tmp_702_reg_4039;
reg   [0:0] tmp_703_reg_4044;
reg   [0:0] tmp_704_reg_4049;
reg   [0:0] tmp_705_reg_4054;
reg   [0:0] tmp_706_reg_4059;
reg   [0:0] tmp_707_reg_4064;
reg   [0:0] tmp_708_reg_4069;
wire  signed [2:0] p_027_0_i_i_i_28_i_fu_2907_p3;
reg  signed [2:0] p_027_0_i_i_i_28_i_reg_4074;
wire   [3:0] tmp106_fu_2976_p2;
reg   [3:0] tmp106_reg_4079;
wire   [4:0] tmp107_fu_3002_p2;
reg   [4:0] tmp107_reg_4084;
wire   [4:0] tmp111_fu_3028_p2;
reg   [4:0] tmp111_reg_4089;
wire   [4:0] tmp114_fu_3054_p2;
reg   [4:0] tmp114_reg_4094;
wire   [4:0] tmp119_fu_3080_p2;
reg   [4:0] tmp119_reg_4099;
wire   [4:0] tmp122_fu_3106_p2;
reg   [4:0] tmp122_reg_4104;
wire   [4:0] tmp126_fu_3132_p2;
reg   [4:0] tmp126_reg_4109;
wire   [4:0] tmp129_fu_3164_p2;
reg   [4:0] tmp129_reg_4114;
wire   [15:0] accu_0_V_fu_3271_p2;
reg   [15:0] accu_0_V_reg_4119;
wire   [0:0] slt_fu_3287_p2;
reg   [0:0] slt_reg_4135;
wire   [0:0] tmp_i168_i_fu_3292_p2;
reg   [0:0] tmp_i168_i_reg_4140;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
wire   [63:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_717;
reg   [63:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_717;
reg   [63:0] ap_phi_reg_pp0_iter2_act_m_val_V_reg_717;
reg   [63:0] ap_phi_reg_pp0_iter3_act_m_val_V_reg_717;
wire   [63:0] tmp_44_i_fu_1349_p1;
wire   [63:0] tmp_46_i_fu_3282_p1;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] accu_V_0_i_fu_336;
reg   [31:0] tile_assign_fu_340;
wire   [31:0] tile_fu_1354_p2;
wire   [31:0] tile_1_fu_1365_p3;
reg   [31:0] sf_3_fu_344;
wire   [31:0] sf_fu_941_p2;
reg   [63:0] tmp_V_fu_348;
reg   [63:0] tmp_V_97_fu_352;
reg   [63:0] tmp_V_98_fu_356;
reg   [63:0] tmp_V_99_fu_360;
reg   [63:0] tmp_V_100_fu_364;
reg   [63:0] tmp_V_101_fu_368;
reg   [63:0] tmp_V_102_fu_372;
reg   [63:0] tmp_V_103_fu_376;
reg   [63:0] tmp_V_104_fu_380;
reg   [63:0] tmp_V_105_fu_384;
reg   [63:0] tmp_V_106_fu_388;
reg   [63:0] tmp_V_107_fu_392;
reg   [63:0] tmp_V_108_fu_396;
reg   [63:0] tmp_V_109_fu_400;
reg   [63:0] tmp_V_110_fu_404;
reg   [63:0] tmp_V_111_fu_408;
reg   [63:0] tmp_V_112_fu_412;
reg   [63:0] tmp_V_113_fu_416;
reg   [63:0] tmp_V_114_fu_420;
reg   [63:0] tmp_V_115_fu_424;
reg   [63:0] tmp_V_116_fu_428;
reg   [63:0] tmp_V_117_fu_432;
reg   [63:0] tmp_V_118_fu_436;
reg   [63:0] tmp_V_119_fu_440;
reg   [63:0] tmp_V_120_fu_444;
reg   [63:0] tmp_V_121_fu_448;
reg   [63:0] tmp_V_122_fu_452;
reg   [63:0] tmp_V_123_fu_456;
reg   [63:0] tmp_V_124_fu_460;
reg   [63:0] tmp_V_125_fu_464;
reg   [63:0] tmp_V_126_fu_468;
reg   [63:0] tmp_V_127_fu_472;
reg   [63:0] tmp_V_128_fu_476;
reg   [63:0] tmp_V_129_fu_480;
reg   [63:0] tmp_V_130_fu_484;
reg   [63:0] tmp_V_131_fu_488;
reg   [63:0] tmp_V_132_fu_492;
reg   [63:0] tmp_V_133_fu_496;
reg   [63:0] tmp_V_134_fu_500;
reg   [63:0] tmp_V_135_fu_504;
reg   [63:0] tmp_V_136_fu_508;
reg   [63:0] tmp_V_137_fu_512;
reg   [63:0] tmp_V_138_fu_516;
reg   [63:0] tmp_V_139_fu_520;
reg   [63:0] tmp_V_140_fu_524;
reg   [63:0] tmp_V_141_fu_528;
reg   [63:0] tmp_V_142_fu_532;
reg   [63:0] tmp_V_143_fu_536;
reg   [63:0] tmp_V_144_fu_540;
reg   [63:0] tmp_V_145_fu_544;
reg   [63:0] tmp_V_146_fu_548;
reg   [63:0] tmp_V_147_fu_552;
reg   [63:0] tmp_V_148_fu_556;
reg   [63:0] tmp_V_149_fu_560;
reg   [63:0] tmp_V_150_fu_564;
reg   [63:0] tmp_V_151_fu_568;
reg   [63:0] tmp_V_152_fu_572;
reg   [63:0] tmp_V_153_fu_576;
reg   [63:0] tmp_V_154_fu_580;
reg   [63:0] tmp_V_155_fu_584;
reg   [63:0] tmp_V_156_fu_588;
reg   [63:0] tmp_V_157_fu_592;
reg   [63:0] tmp_V_158_fu_596;
reg   [63:0] tmp_V_159_fu_600;
reg   [63:0] tmp_V_160_fu_604;
reg   [63:0] tmp_V_161_fu_608;
reg   [63:0] tmp_V_162_fu_612;
reg   [63:0] tmp_V_163_fu_616;
reg   [63:0] tmp_V_164_fu_620;
reg   [63:0] tmp_V_165_fu_624;
reg   [63:0] tmp_V_166_fu_628;
reg   [63:0] tmp_V_167_fu_632;
reg   [31:0] nf_assign_fu_636;
wire   [31:0] nf_1_fu_973_p3;
wire   [31:0] tmp_fu_873_p2;
wire   [31:0] tmp_673_fu_879_p2;
wire   [31:0] nf_fu_961_p2;
wire   [1:0] tmp_677_fu_1994_p1;
wire  signed [2:0] rhs_V_i_fu_1998_p1;
wire   [2:0] r_V_12_i_fu_2002_p2;
wire  signed [2:0] p_027_0_i_i_i_i_fu_2008_p3;
wire   [1:0] arg_V_read_assign_s_fu_2019_p4;
wire  signed [2:0] rhs_V_1_i_fu_2029_p1;
wire   [2:0] r_V_12_1_i_fu_2033_p2;
wire  signed [2:0] p_027_0_i_i_i_1_i_fu_2039_p3;
wire   [1:0] arg_V_read_assign_61_fu_2050_p4;
wire  signed [2:0] rhs_V_2_i_fu_2060_p1;
wire   [2:0] r_V_12_2_i_fu_2064_p2;
wire  signed [2:0] p_027_0_i_i_i_2_i_fu_2070_p3;
wire   [1:0] arg_V_read_assign_62_fu_2081_p4;
wire  signed [2:0] rhs_V_3_i_fu_2091_p1;
wire   [2:0] r_V_12_3_i_fu_2095_p2;
wire  signed [2:0] p_027_0_i_i_i_3_i_fu_2101_p3;
wire   [1:0] arg_V_read_assign_63_fu_2112_p4;
wire  signed [2:0] rhs_V_4_i_fu_2122_p1;
wire   [2:0] r_V_12_4_i_fu_2126_p2;
wire  signed [2:0] p_027_0_i_i_i_4_i_fu_2132_p3;
wire   [1:0] arg_V_read_assign_64_fu_2143_p4;
wire  signed [2:0] rhs_V_5_i_fu_2153_p1;
wire   [2:0] r_V_12_5_i_fu_2157_p2;
wire  signed [2:0] p_027_0_i_i_i_5_i_fu_2163_p3;
wire   [1:0] arg_V_read_assign_65_fu_2174_p4;
wire  signed [2:0] rhs_V_6_i_fu_2184_p1;
wire   [2:0] r_V_12_6_i_fu_2188_p2;
wire  signed [2:0] p_027_0_i_i_i_6_i_fu_2194_p3;
wire   [1:0] arg_V_read_assign_66_fu_2205_p4;
wire  signed [2:0] rhs_V_7_i_fu_2215_p1;
wire   [2:0] r_V_12_7_i_fu_2219_p2;
wire  signed [2:0] p_027_0_i_i_i_7_i_fu_2225_p3;
wire   [1:0] arg_V_read_assign_67_fu_2236_p4;
wire  signed [2:0] rhs_V_8_i_fu_2246_p1;
wire   [2:0] r_V_12_8_i_fu_2250_p2;
wire  signed [2:0] p_027_0_i_i_i_8_i_fu_2256_p3;
wire   [1:0] arg_V_read_assign_68_fu_2267_p4;
wire  signed [2:0] rhs_V_9_i_fu_2277_p1;
wire   [2:0] r_V_12_9_i_fu_2281_p2;
wire  signed [2:0] p_027_0_i_i_i_9_i_fu_2287_p3;
wire   [1:0] arg_V_read_assign_69_fu_2298_p4;
wire  signed [2:0] rhs_V_i_1803_fu_2308_p1;
wire   [2:0] r_V_12_i_1804_fu_2312_p2;
wire  signed [2:0] p_027_0_i_i_i_i_1805_fu_2318_p3;
wire   [1:0] arg_V_read_assign_70_fu_2329_p4;
wire  signed [2:0] rhs_V_10_i_fu_2339_p1;
wire   [2:0] r_V_12_10_i_fu_2343_p2;
wire  signed [2:0] p_027_0_i_i_i_10_i_fu_2349_p3;
wire   [1:0] arg_V_read_assign_71_fu_2360_p4;
wire  signed [2:0] rhs_V_11_i_fu_2370_p1;
wire   [2:0] r_V_12_11_i_fu_2374_p2;
wire  signed [2:0] p_027_0_i_i_i_11_i_fu_2380_p3;
wire   [1:0] arg_V_read_assign_72_fu_2391_p4;
wire  signed [2:0] rhs_V_12_i_fu_2401_p1;
wire   [2:0] r_V_12_12_i_fu_2405_p2;
wire  signed [2:0] p_027_0_i_i_i_12_i_fu_2411_p3;
wire   [1:0] arg_V_read_assign_73_fu_2422_p4;
wire  signed [2:0] rhs_V_13_i_fu_2432_p1;
wire   [2:0] r_V_12_13_i_fu_2436_p2;
wire  signed [2:0] p_027_0_i_i_i_13_i_fu_2442_p3;
wire   [1:0] arg_V_read_assign_74_fu_2453_p4;
wire  signed [2:0] rhs_V_14_i_fu_2463_p1;
wire   [2:0] r_V_12_14_i_fu_2467_p2;
wire  signed [2:0] p_027_0_i_i_i_14_i_fu_2473_p3;
wire   [1:0] arg_V_read_assign_75_fu_2484_p4;
wire  signed [2:0] rhs_V_15_i_fu_2494_p1;
wire   [2:0] r_V_12_15_i_fu_2498_p2;
wire  signed [2:0] p_027_0_i_i_i_15_i_fu_2504_p3;
wire   [1:0] arg_V_read_assign_76_fu_2515_p4;
wire  signed [2:0] rhs_V_16_i_fu_2525_p1;
wire   [2:0] r_V_12_16_i_fu_2529_p2;
wire  signed [2:0] p_027_0_i_i_i_16_i_fu_2535_p3;
wire   [1:0] arg_V_read_assign_77_fu_2546_p4;
wire  signed [2:0] rhs_V_17_i_fu_2556_p1;
wire   [2:0] r_V_12_17_i_fu_2560_p2;
wire  signed [2:0] p_027_0_i_i_i_17_i_fu_2566_p3;
wire   [1:0] arg_V_read_assign_78_fu_2577_p4;
wire  signed [2:0] rhs_V_18_i_fu_2587_p1;
wire   [2:0] r_V_12_18_i_fu_2591_p2;
wire  signed [2:0] p_027_0_i_i_i_18_i_fu_2597_p3;
wire   [1:0] arg_V_read_assign_79_fu_2608_p4;
wire  signed [2:0] rhs_V_19_i_fu_2618_p1;
wire   [2:0] r_V_12_19_i_fu_2622_p2;
wire  signed [2:0] p_027_0_i_i_i_19_i_fu_2628_p3;
wire   [1:0] arg_V_read_assign_80_fu_2639_p4;
wire  signed [2:0] rhs_V_20_i_fu_2649_p1;
wire   [2:0] r_V_12_20_i_fu_2653_p2;
wire  signed [2:0] p_027_0_i_i_i_20_i_fu_2659_p3;
wire   [1:0] arg_V_read_assign_81_fu_2670_p4;
wire  signed [2:0] rhs_V_21_i_fu_2680_p1;
wire   [2:0] r_V_12_21_i_fu_2684_p2;
wire  signed [2:0] p_027_0_i_i_i_21_i_fu_2690_p3;
wire   [1:0] arg_V_read_assign_82_fu_2701_p4;
wire  signed [2:0] rhs_V_22_i_fu_2711_p1;
wire   [2:0] r_V_12_22_i_fu_2715_p2;
wire  signed [2:0] p_027_0_i_i_i_22_i_fu_2721_p3;
wire   [1:0] arg_V_read_assign_83_fu_2732_p4;
wire  signed [2:0] rhs_V_23_i_fu_2742_p1;
wire   [2:0] r_V_12_23_i_fu_2746_p2;
wire  signed [2:0] p_027_0_i_i_i_23_i_fu_2752_p3;
wire   [1:0] arg_V_read_assign_84_fu_2763_p4;
wire  signed [2:0] rhs_V_24_i_fu_2773_p1;
wire   [2:0] r_V_12_24_i_fu_2777_p2;
wire  signed [2:0] p_027_0_i_i_i_24_i_fu_2783_p3;
wire   [1:0] arg_V_read_assign_85_fu_2794_p4;
wire  signed [2:0] rhs_V_25_i_fu_2804_p1;
wire   [2:0] r_V_12_25_i_fu_2808_p2;
wire  signed [2:0] p_027_0_i_i_i_25_i_fu_2814_p3;
wire   [1:0] arg_V_read_assign_86_fu_2825_p4;
wire  signed [2:0] rhs_V_26_i_fu_2835_p1;
wire   [2:0] r_V_12_26_i_fu_2839_p2;
wire  signed [2:0] p_027_0_i_i_i_26_i_fu_2845_p3;
wire   [1:0] arg_V_read_assign_87_fu_2856_p4;
wire  signed [2:0] rhs_V_27_i_fu_2866_p1;
wire   [2:0] r_V_12_27_i_fu_2870_p2;
wire  signed [2:0] p_027_0_i_i_i_27_i_fu_2876_p3;
wire   [1:0] arg_V_read_assign_88_fu_2887_p4;
wire  signed [2:0] rhs_V_28_i_fu_2897_p1;
wire   [2:0] r_V_12_28_i_fu_2901_p2;
wire   [1:0] arg_V_read_assign_89_fu_2914_p4;
wire  signed [2:0] rhs_V_29_i_fu_2924_p1;
wire   [2:0] r_V_12_29_i_fu_2928_p2;
wire  signed [2:0] p_027_0_i_i_i_29_i_fu_2934_p3;
wire   [1:0] arg_V_read_assign_90_fu_2945_p4;
wire  signed [2:0] rhs_V_30_i_fu_2955_p1;
wire   [2:0] r_V_12_30_i_fu_2959_p2;
wire  signed [2:0] p_027_0_i_i_i_30_i_fu_2965_p3;
wire  signed [3:0] tmp_170_27_i_cast_fu_2883_p1;
wire  signed [3:0] tmp_170_29_i_cast_fu_2941_p1;
wire  signed [3:0] tmp_170_23_i_cast_fu_2759_p1;
wire  signed [3:0] tmp_170_26_i_cast_fu_2852_p1;
wire   [3:0] tmp108_fu_2982_p2;
wire  signed [3:0] tmp_170_25_i_cast_fu_2821_p1;
wire  signed [3:0] tmp_170_22_i_cast_fu_2728_p1;
wire   [3:0] tmp109_fu_2992_p2;
wire  signed [4:0] tmp108_cast_fu_2988_p1;
wire  signed [4:0] tmp109_cast_fu_2998_p1;
wire  signed [3:0] tmp_170_15_i_cast_fu_2511_p1;
wire  signed [3:0] tmp_170_24_i_cast_fu_2790_p1;
wire   [3:0] tmp112_fu_3008_p2;
wire  signed [3:0] tmp_170_17_i_cast_fu_2573_p1;
wire  signed [3:0] tmp_170_14_i_cast_fu_2480_p1;
wire   [3:0] tmp113_fu_3018_p2;
wire  signed [4:0] tmp112_cast_fu_3014_p1;
wire  signed [4:0] tmp113_cast_fu_3024_p1;
wire  signed [3:0] tmp_170_19_i_cast_fu_2635_p1;
wire  signed [3:0] tmp_170_16_i_cast_fu_2542_p1;
wire   [3:0] tmp115_fu_3034_p2;
wire  signed [3:0] tmp_170_21_i_cast_fu_2697_p1;
wire  signed [3:0] tmp_170_18_i_cast_fu_2604_p1;
wire   [3:0] tmp116_fu_3044_p2;
wire  signed [4:0] tmp115_cast_fu_3040_p1;
wire  signed [4:0] tmp116_cast_fu_3050_p1;
wire  signed [3:0] tmp_170_i_cast_fu_2015_p1;
wire  signed [3:0] tmp_170_20_i_cast_fu_2666_p1;
wire   [3:0] tmp120_fu_3060_p2;
wire  signed [3:0] tmp_170_1_i_cast_fu_2046_p1;
wire  signed [3:0] tmp_170_2_i_cast_fu_2077_p1;
wire   [3:0] tmp121_fu_3070_p2;
wire  signed [4:0] tmp120_cast_fu_3066_p1;
wire  signed [4:0] tmp121_cast_fu_3076_p1;
wire  signed [3:0] tmp_170_3_i_cast_fu_2108_p1;
wire  signed [3:0] tmp_170_4_i_cast_fu_2139_p1;
wire   [3:0] tmp123_fu_3086_p2;
wire  signed [3:0] tmp_170_5_i_cast_fu_2170_p1;
wire  signed [3:0] tmp_170_6_i_cast_fu_2201_p1;
wire   [3:0] tmp124_fu_3096_p2;
wire  signed [4:0] tmp123_cast_fu_3092_p1;
wire  signed [4:0] tmp124_cast_fu_3102_p1;
wire  signed [3:0] tmp_170_7_i_cast_fu_2232_p1;
wire  signed [3:0] tmp_170_8_i_cast_fu_2263_p1;
wire   [3:0] tmp127_fu_3112_p2;
wire  signed [3:0] tmp_170_9_i_cast_fu_2294_p1;
wire  signed [3:0] tmp_170_i_cast_1806_fu_2325_p1;
wire   [3:0] tmp128_fu_3122_p2;
wire  signed [4:0] tmp127_cast_fu_3118_p1;
wire  signed [4:0] tmp128_cast_fu_3128_p1;
wire  signed [3:0] tmp_170_10_i_cast_fu_2356_p1;
wire  signed [3:0] tmp_170_11_i_cast_fu_2387_p1;
wire   [3:0] tmp130_fu_3138_p2;
wire  signed [3:0] tmp_170_30_i_cast_fu_2972_p1;
wire  signed [3:0] tmp_170_12_i_cast_fu_2418_p1;
wire  signed [3:0] tmp_170_13_i_cast_fu_2449_p1;
wire   [3:0] tmp132_fu_3148_p2;
wire   [3:0] tmp131_fu_3154_p2;
wire  signed [4:0] tmp130_cast_fu_3144_p1;
wire  signed [4:0] tmp131_cast_fu_3160_p1;
wire  signed [15:0] tmp_170_28_i_fu_3180_p1;
wire   [15:0] res_V_fu_3173_p3;
wire   [15:0] tmp105_fu_3183_p2;
wire  signed [15:0] tmp106_cast_fu_3189_p1;
wire   [15:0] tmp104_fu_3192_p2;
wire  signed [15:0] tmp107_cast_fu_3198_p1;
wire  signed [5:0] tmp111_cast_fu_3207_p1;
wire  signed [5:0] tmp114_cast_fu_3210_p1;
wire   [5:0] tmp110_fu_3213_p2;
wire   [15:0] tmp103_fu_3201_p2;
wire  signed [15:0] tmp110_cast_fu_3219_p1;
wire  signed [5:0] tmp119_cast_fu_3229_p1;
wire  signed [5:0] tmp122_cast_fu_3232_p1;
wire   [5:0] tmp118_fu_3235_p2;
wire  signed [5:0] tmp126_cast_fu_3245_p1;
wire  signed [5:0] tmp129_cast_fu_3248_p1;
wire   [5:0] tmp125_fu_3251_p2;
wire  signed [6:0] tmp118_cast_fu_3241_p1;
wire  signed [6:0] tmp125_cast_fu_3257_p1;
wire   [6:0] tmp117_fu_3261_p2;
wire   [15:0] tmp102_fu_3223_p2;
wire  signed [15:0] tmp117_cast_fu_3267_p1;
wire   [0:0] rev18_fu_3297_p2;
wire   [1:0] result_V_cast_i_fu_3302_p3;
wire   [1:0] tmp_174_1_i_fu_3310_p1;
wire    ap_CS_fsm_state9;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

BBJ_u96_cnvW1A2_mdTL #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 64 ),
    .din18_WIDTH( 64 ),
    .din19_WIDTH( 64 ),
    .din20_WIDTH( 64 ),
    .din21_WIDTH( 64 ),
    .din22_WIDTH( 64 ),
    .din23_WIDTH( 64 ),
    .din24_WIDTH( 64 ),
    .din25_WIDTH( 64 ),
    .din26_WIDTH( 64 ),
    .din27_WIDTH( 64 ),
    .din28_WIDTH( 64 ),
    .din29_WIDTH( 64 ),
    .din30_WIDTH( 64 ),
    .din31_WIDTH( 64 ),
    .din32_WIDTH( 64 ),
    .din33_WIDTH( 64 ),
    .din34_WIDTH( 64 ),
    .din35_WIDTH( 64 ),
    .din36_WIDTH( 64 ),
    .din37_WIDTH( 64 ),
    .din38_WIDTH( 64 ),
    .din39_WIDTH( 64 ),
    .din40_WIDTH( 64 ),
    .din41_WIDTH( 64 ),
    .din42_WIDTH( 64 ),
    .din43_WIDTH( 64 ),
    .din44_WIDTH( 64 ),
    .din45_WIDTH( 64 ),
    .din46_WIDTH( 64 ),
    .din47_WIDTH( 64 ),
    .din48_WIDTH( 64 ),
    .din49_WIDTH( 64 ),
    .din50_WIDTH( 64 ),
    .din51_WIDTH( 64 ),
    .din52_WIDTH( 64 ),
    .din53_WIDTH( 64 ),
    .din54_WIDTH( 64 ),
    .din55_WIDTH( 64 ),
    .din56_WIDTH( 64 ),
    .din57_WIDTH( 64 ),
    .din58_WIDTH( 64 ),
    .din59_WIDTH( 64 ),
    .din60_WIDTH( 64 ),
    .din61_WIDTH( 64 ),
    .din62_WIDTH( 64 ),
    .din63_WIDTH( 64 ),
    .din64_WIDTH( 64 ),
    .din65_WIDTH( 64 ),
    .din66_WIDTH( 64 ),
    .din67_WIDTH( 64 ),
    .din68_WIDTH( 64 ),
    .din69_WIDTH( 64 ),
    .din70_WIDTH( 64 ),
    .din71_WIDTH( 64 ),
    .din72_WIDTH( 7 ),
    .dout_WIDTH( 64 ))
BBJ_u96_cnvW1A2_mdTL_U436(
    .din0(tmp_V_fu_348),
    .din1(tmp_V_97_fu_352),
    .din2(tmp_V_98_fu_356),
    .din3(tmp_V_99_fu_360),
    .din4(tmp_V_100_fu_364),
    .din5(tmp_V_101_fu_368),
    .din6(tmp_V_102_fu_372),
    .din7(tmp_V_103_fu_376),
    .din8(tmp_V_104_fu_380),
    .din9(tmp_V_105_fu_384),
    .din10(tmp_V_106_fu_388),
    .din11(tmp_V_107_fu_392),
    .din12(tmp_V_108_fu_396),
    .din13(tmp_V_109_fu_400),
    .din14(tmp_V_110_fu_404),
    .din15(tmp_V_111_fu_408),
    .din16(tmp_V_112_fu_412),
    .din17(tmp_V_113_fu_416),
    .din18(tmp_V_114_fu_420),
    .din19(tmp_V_115_fu_424),
    .din20(tmp_V_116_fu_428),
    .din21(tmp_V_117_fu_432),
    .din22(tmp_V_118_fu_436),
    .din23(tmp_V_119_fu_440),
    .din24(tmp_V_120_fu_444),
    .din25(tmp_V_121_fu_448),
    .din26(tmp_V_122_fu_452),
    .din27(tmp_V_123_fu_456),
    .din28(tmp_V_124_fu_460),
    .din29(tmp_V_125_fu_464),
    .din30(tmp_V_126_fu_468),
    .din31(tmp_V_127_fu_472),
    .din32(tmp_V_128_fu_476),
    .din33(tmp_V_129_fu_480),
    .din34(tmp_V_130_fu_484),
    .din35(tmp_V_131_fu_488),
    .din36(tmp_V_132_fu_492),
    .din37(tmp_V_133_fu_496),
    .din38(tmp_V_134_fu_500),
    .din39(tmp_V_135_fu_504),
    .din40(tmp_V_136_fu_508),
    .din41(tmp_V_137_fu_512),
    .din42(tmp_V_138_fu_516),
    .din43(tmp_V_139_fu_520),
    .din44(tmp_V_140_fu_524),
    .din45(tmp_V_141_fu_528),
    .din46(tmp_V_142_fu_532),
    .din47(tmp_V_143_fu_536),
    .din48(tmp_V_144_fu_540),
    .din49(tmp_V_145_fu_544),
    .din50(tmp_V_146_fu_548),
    .din51(tmp_V_147_fu_552),
    .din52(tmp_V_148_fu_556),
    .din53(tmp_V_149_fu_560),
    .din54(tmp_V_150_fu_564),
    .din55(tmp_V_151_fu_568),
    .din56(tmp_V_152_fu_572),
    .din57(tmp_V_153_fu_576),
    .din58(tmp_V_154_fu_580),
    .din59(tmp_V_155_fu_584),
    .din60(tmp_V_156_fu_588),
    .din61(tmp_V_157_fu_592),
    .din62(tmp_V_158_fu_596),
    .din63(tmp_V_159_fu_600),
    .din64(tmp_V_160_fu_604),
    .din65(tmp_V_161_fu_608),
    .din66(tmp_V_162_fu_612),
    .din67(tmp_V_163_fu_616),
    .din68(tmp_V_164_fu_620),
    .din69(tmp_V_165_fu_624),
    .din70(tmp_V_166_fu_628),
    .din71(tmp_V_167_fu_632),
    .din72(tmp_675_reg_3800_pp0_iter1_reg),
    .dout(inElem_V_3_fu_1593_p74)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd70) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd69) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd68) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd67) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd66) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd65) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd64) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd63) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd62) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd61) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd60) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd59) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd58) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd57) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd56) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd55) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd54) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd53) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd52) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd51) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd50) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd49) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd48) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd47) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd46) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd45) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd44) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd43) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd42) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd41) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd40) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd39) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd38) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd37) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd36) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd35) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd34) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd33) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd32) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd31) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd30) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd29) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd28) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd27) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd26) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd25) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd24) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd22) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd21) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd20) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(tmp_674_reg_3805 == 7'd70) & ~(tmp_674_reg_3805 == 7'd69) & ~(tmp_674_reg_3805 == 7'd68) & ~(tmp_674_reg_3805 == 7'd67) & ~(tmp_674_reg_3805 == 7'd66) & ~(tmp_674_reg_3805 == 7'd65) & ~(tmp_674_reg_3805 == 7'd64) & ~(tmp_674_reg_3805 == 7'd63) & ~(tmp_674_reg_3805 == 7'd62) & ~(tmp_674_reg_3805 == 7'd61) & ~(tmp_674_reg_3805 == 7'd60) & ~(tmp_674_reg_3805 == 7'd59) & ~(tmp_674_reg_3805 == 7'd58) & ~(tmp_674_reg_3805 == 7'd57) & ~(tmp_674_reg_3805 == 7'd56) & ~(tmp_674_reg_3805 == 7'd55) & ~(tmp_674_reg_3805 == 7'd54) & ~(tmp_674_reg_3805 == 7'd53) & ~(tmp_674_reg_3805 == 7'd52) & ~(tmp_674_reg_3805 == 7'd51) & ~(tmp_674_reg_3805 == 7'd50) & ~(tmp_674_reg_3805 == 7'd49) & ~(tmp_674_reg_3805 == 7'd48) & ~(tmp_674_reg_3805 == 7'd47) & ~(tmp_674_reg_3805 == 7'd46) & ~(tmp_674_reg_3805 == 7'd45) & ~(tmp_674_reg_3805 == 7'd44) & ~(tmp_674_reg_3805 == 7'd43) & ~(tmp_674_reg_3805 == 7'd42) & ~(tmp_674_reg_3805 == 7'd41) & ~(tmp_674_reg_3805 == 7'd40) & ~(tmp_674_reg_3805 == 7'd39) & ~(tmp_674_reg_3805 == 7'd38) & ~(tmp_674_reg_3805 == 7'd37) & ~(tmp_674_reg_3805 == 7'd36) & ~(tmp_674_reg_3805 == 7'd35) & ~(tmp_674_reg_3805 == 7'd34) & ~(tmp_674_reg_3805 == 7'd33) & ~(tmp_674_reg_3805 == 7'd32) & ~(tmp_674_reg_3805 == 7'd31) & ~(tmp_674_reg_3805 == 7'd30) & ~(tmp_674_reg_3805 == 7'd29) & ~(tmp_674_reg_3805 == 7'd28) & ~(tmp_674_reg_3805 == 7'd27) & ~(tmp_674_reg_3805 == 7'd26) & ~(tmp_674_reg_3805 == 7'd25) & ~(tmp_674_reg_3805 == 7'd24) & ~(tmp_674_reg_3805 == 7'd23) & ~(tmp_674_reg_3805 == 7'd22) & ~(tmp_674_reg_3805 == 7'd21) & ~(tmp_674_reg_3805 == 7'd20) & ~(tmp_674_reg_3805 == 7'd19) & ~(tmp_674_reg_3805 == 7'd18) & ~(tmp_674_reg_3805 == 7'd17) & ~(tmp_674_reg_3805 == 7'd16) & ~(tmp_674_reg_3805 == 7'd15) & ~(tmp_674_reg_3805 == 7'd14) & ~(tmp_674_reg_3805 == 7'd13) & ~(tmp_674_reg_3805 == 7'd12) & ~(tmp_674_reg_3805 == 7'd11) & ~(tmp_674_reg_3805 == 7'd10) & ~(tmp_674_reg_3805 == 7'd9) & ~(tmp_674_reg_3805 == 7'd8) & ~(tmp_674_reg_3805 == 7'd7) & ~(tmp_674_reg_3805 == 7'd6) & ~(tmp_674_reg_3805 == 7'd5) & ~(tmp_674_reg_3805 == 7'd4) & ~(tmp_674_reg_3805 == 7'd3) & ~(tmp_674_reg_3805 == 7'd2) & ~(tmp_674_reg_3805 == 7'd1) & ~(tmp_674_reg_3805 == 7'd0) & (tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_717 <= in_V_V_dout;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_717 <= ap_phi_reg_pp0_iter1_act_m_val_V_reg_717;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_i_1793_reg_3796_pp0_iter1_reg == 1'd0) & (exitcond_i_reg_3787_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_act_m_val_V_reg_717 <= inElem_V_3_fu_1593_p74;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_act_m_val_V_reg_717 <= ap_phi_reg_pp0_iter2_act_m_val_V_reg_717;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_i_reg_706 <= i_fu_906_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_706 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_45_i_fu_947_p2 == 1'd1) & (exitcond_i_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_fu_636 <= nf_1_fu_973_p3;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_636 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_45_i_fu_947_p2 == 1'd0) & (exitcond_i_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_3_fu_344 <= sf_fu_941_p2;
    end else if ((((tmp_45_i_fu_947_p2 == 1'd1) & (exitcond_i_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_3_fu_344 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_45_i_reg_3814 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_340 <= tile_1_fu_1365_p3;
    end else if (((tmp_45_i_reg_3814 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_340 <= tile_fu_1354_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tile_assign_fu_340 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        accu_0_V_reg_4119 <= accu_0_V_fu_3271_p2;
        nf_assign_load_reg_3818_pp0_iter2_reg <= nf_assign_load_reg_3818_pp0_iter1_reg;
        nf_assign_load_reg_3818_pp0_iter3_reg <= nf_assign_load_reg_3818_pp0_iter2_reg;
        p_027_0_i_i_i_28_i_reg_4074 <= p_027_0_i_i_i_28_i_fu_2907_p3;
        tmp106_reg_4079 <= tmp106_fu_2976_p2;
        tmp107_reg_4084 <= tmp107_fu_3002_p2;
        tmp111_reg_4089 <= tmp111_fu_3028_p2;
        tmp114_reg_4094 <= tmp114_fu_3054_p2;
        tmp119_reg_4099 <= tmp119_fu_3080_p2;
        tmp122_reg_4104 <= tmp122_fu_3106_p2;
        tmp126_reg_4109 <= tmp126_fu_3132_p2;
        tmp129_reg_4114 <= tmp129_fu_3164_p2;
        tmp_43_i_reg_3809_pp0_iter2_reg <= tmp_43_i_reg_3809_pp0_iter1_reg;
        tmp_43_i_reg_3809_pp0_iter3_reg <= tmp_43_i_reg_3809_pp0_iter2_reg;
        tmp_45_i_reg_3814_pp0_iter2_reg <= tmp_45_i_reg_3814_pp0_iter1_reg;
        tmp_45_i_reg_3814_pp0_iter3_reg <= tmp_45_i_reg_3814_pp0_iter2_reg;
        tmp_45_i_reg_3814_pp0_iter4_reg <= tmp_45_i_reg_3814_pp0_iter3_reg;
        tmp_45_i_reg_3814_pp0_iter5_reg <= tmp_45_i_reg_3814_pp0_iter4_reg;
        tmp_676_reg_3914 <= tmp_676_fu_1742_p1;
        tmp_678_reg_3919 <= weights5_m_weights_V_q0[32'd1];
        tmp_679_reg_3924 <= weights5_m_weights_V_q0[32'd2];
        tmp_680_reg_3929 <= weights5_m_weights_V_q0[32'd3];
        tmp_681_reg_3934 <= weights5_m_weights_V_q0[32'd4];
        tmp_682_reg_3939 <= weights5_m_weights_V_q0[32'd5];
        tmp_683_reg_3944 <= weights5_m_weights_V_q0[32'd6];
        tmp_684_reg_3949 <= weights5_m_weights_V_q0[32'd7];
        tmp_685_reg_3954 <= weights5_m_weights_V_q0[32'd8];
        tmp_686_reg_3959 <= weights5_m_weights_V_q0[32'd9];
        tmp_687_reg_3964 <= weights5_m_weights_V_q0[32'd10];
        tmp_688_reg_3969 <= weights5_m_weights_V_q0[32'd11];
        tmp_689_reg_3974 <= weights5_m_weights_V_q0[32'd12];
        tmp_690_reg_3979 <= weights5_m_weights_V_q0[32'd13];
        tmp_691_reg_3984 <= weights5_m_weights_V_q0[32'd14];
        tmp_692_reg_3989 <= weights5_m_weights_V_q0[32'd15];
        tmp_693_reg_3994 <= weights5_m_weights_V_q0[32'd16];
        tmp_694_reg_3999 <= weights5_m_weights_V_q0[32'd17];
        tmp_695_reg_4004 <= weights5_m_weights_V_q0[32'd18];
        tmp_696_reg_4009 <= weights5_m_weights_V_q0[32'd19];
        tmp_697_reg_4014 <= weights5_m_weights_V_q0[32'd20];
        tmp_698_reg_4019 <= weights5_m_weights_V_q0[32'd21];
        tmp_699_reg_4024 <= weights5_m_weights_V_q0[32'd22];
        tmp_700_reg_4029 <= weights5_m_weights_V_q0[32'd23];
        tmp_701_reg_4034 <= weights5_m_weights_V_q0[32'd24];
        tmp_702_reg_4039 <= weights5_m_weights_V_q0[32'd25];
        tmp_703_reg_4044 <= weights5_m_weights_V_q0[32'd26];
        tmp_704_reg_4049 <= weights5_m_weights_V_q0[32'd27];
        tmp_705_reg_4054 <= weights5_m_weights_V_q0[32'd28];
        tmp_706_reg_4059 <= weights5_m_weights_V_q0[32'd29];
        tmp_707_reg_4064 <= weights5_m_weights_V_q0[32'd30];
        tmp_708_reg_4069 <= weights5_m_weights_V_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accu_V_0_i_fu_336 <= accu_0_V_fu_3271_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_717 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_717;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_i_reg_3787 <= exitcond_i_fu_901_p2;
        exitcond_i_reg_3787_pp0_iter1_reg <= exitcond_i_reg_3787;
        nf_assign_load_reg_3818_pp0_iter1_reg <= nf_assign_load_reg_3818;
        tmp_43_i_reg_3809_pp0_iter1_reg <= tmp_43_i_reg_3809;
        tmp_45_i_reg_3814_pp0_iter1_reg <= tmp_45_i_reg_3814;
        tmp_675_reg_3800_pp0_iter1_reg <= tmp_675_reg_3800;
        tmp_i_1793_reg_3796_pp0_iter1_reg <= tmp_i_1793_reg_3796;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_45_i_fu_947_p2 == 1'd1) & (exitcond_i_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_load_reg_3818 <= nf_assign_fu_636;
        tmp_47_i_reg_3823 <= tmp_47_i_fu_967_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_45_i_reg_3814_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        slt_reg_4135 <= slt_fu_3287_p2;
        tmp_i168_i_reg_4140 <= tmp_i168_i_fu_3292_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_43_i_reg_3809 <= tmp_43_i_fu_935_p2;
        tmp_45_i_reg_3814 <= tmp_45_i_fu_947_p2;
        tmp_i_1793_reg_3796 <= tmp_i_1793_fu_915_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_fu_915_p2 == 1'd1) & (exitcond_i_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_674_reg_3805 <= tmp_674_fu_928_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_fu_915_p2 == 1'd0) & (exitcond_i_fu_901_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_675_reg_3800 <= tmp_675_fu_924_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_100_fu_364 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_101_fu_368 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_102_fu_372 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_103_fu_376 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_104_fu_380 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_105_fu_384 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_106_fu_388 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_107_fu_392 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_108_fu_396 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_109_fu_400 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_110_fu_404 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_111_fu_408 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_112_fu_412 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_113_fu_416 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_114_fu_420 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_115_fu_424 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_116_fu_428 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_117_fu_432 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_118_fu_436 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_119_fu_440 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_120_fu_444 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_121_fu_448 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_122_fu_452 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_123_fu_456 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_124_fu_460 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_125_fu_464 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_126_fu_468 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_127_fu_472 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_128_fu_476 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_129_fu_480 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_130_fu_484 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_131_fu_488 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_132_fu_492 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_133_fu_496 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_134_fu_500 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_135_fu_504 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_136_fu_508 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_137_fu_512 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_138_fu_516 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_139_fu_520 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_140_fu_524 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_141_fu_528 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_142_fu_532 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_143_fu_536 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_144_fu_540 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_145_fu_544 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_146_fu_548 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_147_fu_552 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_148_fu_556 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_149_fu_560 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_150_fu_564 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_151_fu_568 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_152_fu_572 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_153_fu_576 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_154_fu_580 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_155_fu_584 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_156_fu_588 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_157_fu_592 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_158_fu_596 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_159_fu_600 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd64) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_160_fu_604 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd65) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_161_fu_608 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd66) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_162_fu_612 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd67) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_163_fu_616 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd68) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_164_fu_620 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd69) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_165_fu_624 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd70) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_166_fu_628 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_674_reg_3805 == 7'd70) & ~(tmp_674_reg_3805 == 7'd69) & ~(tmp_674_reg_3805 == 7'd68) & ~(tmp_674_reg_3805 == 7'd67) & ~(tmp_674_reg_3805 == 7'd66) & ~(tmp_674_reg_3805 == 7'd65) & ~(tmp_674_reg_3805 == 7'd64) & ~(tmp_674_reg_3805 == 7'd63) & ~(tmp_674_reg_3805 == 7'd62) & ~(tmp_674_reg_3805 == 7'd61) & ~(tmp_674_reg_3805 == 7'd60) & ~(tmp_674_reg_3805 == 7'd59) & ~(tmp_674_reg_3805 == 7'd58) & ~(tmp_674_reg_3805 == 7'd57) & ~(tmp_674_reg_3805 == 7'd56) & ~(tmp_674_reg_3805 == 7'd55) & ~(tmp_674_reg_3805 == 7'd54) & ~(tmp_674_reg_3805 == 7'd53) & ~(tmp_674_reg_3805 == 7'd52) & ~(tmp_674_reg_3805 == 7'd51) & ~(tmp_674_reg_3805 == 7'd50) & ~(tmp_674_reg_3805 == 7'd49) & ~(tmp_674_reg_3805 == 7'd48) & ~(tmp_674_reg_3805 == 7'd47) & ~(tmp_674_reg_3805 == 7'd46) & ~(tmp_674_reg_3805 == 7'd45) & ~(tmp_674_reg_3805 == 7'd44) & ~(tmp_674_reg_3805 == 7'd43) & ~(tmp_674_reg_3805 == 7'd42) & ~(tmp_674_reg_3805 == 7'd41) & ~(tmp_674_reg_3805 == 7'd40) & ~(tmp_674_reg_3805 == 7'd39) & ~(tmp_674_reg_3805 == 7'd38) & ~(tmp_674_reg_3805 == 7'd37) & ~(tmp_674_reg_3805 == 7'd36) & ~(tmp_674_reg_3805 == 7'd35) & ~(tmp_674_reg_3805 == 7'd34) & ~(tmp_674_reg_3805 == 7'd33) & ~(tmp_674_reg_3805 == 7'd32) & ~(tmp_674_reg_3805 == 7'd31) & ~(tmp_674_reg_3805 == 7'd30) & ~(tmp_674_reg_3805 == 7'd29) & ~(tmp_674_reg_3805 == 7'd28) & ~(tmp_674_reg_3805 == 7'd27) & ~(tmp_674_reg_3805 == 7'd26) & ~(tmp_674_reg_3805 == 7'd25) & ~(tmp_674_reg_3805 == 7'd24) & ~(tmp_674_reg_3805 == 7'd23) & ~(tmp_674_reg_3805 == 7'd22) & ~(tmp_674_reg_3805 == 7'd21) & ~(tmp_674_reg_3805 == 7'd20) & ~(tmp_674_reg_3805 == 7'd19) & ~(tmp_674_reg_3805 == 7'd18) & ~(tmp_674_reg_3805 == 7'd17) & ~(tmp_674_reg_3805 == 7'd16) & ~(tmp_674_reg_3805 == 7'd15) & ~(tmp_674_reg_3805 == 7'd14) & ~(tmp_674_reg_3805 == 7'd13) & ~(tmp_674_reg_3805 == 7'd12) & ~(tmp_674_reg_3805 == 7'd11) & ~(tmp_674_reg_3805 == 7'd10) & ~(tmp_674_reg_3805 == 7'd9) & ~(tmp_674_reg_3805 == 7'd8) & ~(tmp_674_reg_3805 == 7'd7) & ~(tmp_674_reg_3805 == 7'd6) & ~(tmp_674_reg_3805 == 7'd5) & ~(tmp_674_reg_3805 == 7'd4) & ~(tmp_674_reg_3805 == 7'd3) & ~(tmp_674_reg_3805 == 7'd2) & ~(tmp_674_reg_3805 == 7'd1) & ~(tmp_674_reg_3805 == 7'd0) & (tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_167_fu_632 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_97_fu_352 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_98_fu_356 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_99_fu_360 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_674_reg_3805 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_fu_348 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_i_reg_3782[31 : 11] <= tmp_i_fu_885_p2[31 : 11];
    end
end

always @ (*) begin
    if ((exitcond_i_fu_901_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op126_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_45_i_reg_3814_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_45_i_reg_3814_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_blk_n = reps_out_full_n;
    end else begin
        reps_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_write = 1'b1;
    end else begin
        reps_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs5_m_threshold_1_ce0 = 1'b1;
    end else begin
        threshs5_m_threshold_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs5_m_threshold_ce0 = 1'b1;
    end else begin
        threshs5_m_threshold_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights5_m_weights_V_ce0 = 1'b1;
    end else begin
        weights5_m_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_i_fu_901_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((exitcond_i_fu_901_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_0_V_fu_3271_p2 = ($signed(tmp102_fu_3223_p2) + $signed(tmp117_cast_fu_3267_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_45_i_reg_3814_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op126_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_45_i_reg_3814_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op126_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_45_i_reg_3814_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op126_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((in_V_V_empty_n == 1'b0) & (ap_predicate_op126_read_state3 == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter6 = ((tmp_45_i_reg_3814_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_717 = 'bx;

always @ (*) begin
    ap_predicate_op126_read_state3 = ((tmp_i_1793_reg_3796 == 1'd1) & (exitcond_i_reg_3787 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign arg_V_read_assign_61_fu_2050_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[5:4]}};

assign arg_V_read_assign_62_fu_2081_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[7:6]}};

assign arg_V_read_assign_63_fu_2112_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[9:8]}};

assign arg_V_read_assign_64_fu_2143_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[11:10]}};

assign arg_V_read_assign_65_fu_2174_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[13:12]}};

assign arg_V_read_assign_66_fu_2205_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[15:14]}};

assign arg_V_read_assign_67_fu_2236_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[17:16]}};

assign arg_V_read_assign_68_fu_2267_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[19:18]}};

assign arg_V_read_assign_69_fu_2298_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[21:20]}};

assign arg_V_read_assign_70_fu_2329_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[23:22]}};

assign arg_V_read_assign_71_fu_2360_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[25:24]}};

assign arg_V_read_assign_72_fu_2391_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[27:26]}};

assign arg_V_read_assign_73_fu_2422_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[29:28]}};

assign arg_V_read_assign_74_fu_2453_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[31:30]}};

assign arg_V_read_assign_75_fu_2484_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[33:32]}};

assign arg_V_read_assign_76_fu_2515_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[35:34]}};

assign arg_V_read_assign_77_fu_2546_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[37:36]}};

assign arg_V_read_assign_78_fu_2577_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[39:38]}};

assign arg_V_read_assign_79_fu_2608_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[41:40]}};

assign arg_V_read_assign_80_fu_2639_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[43:42]}};

assign arg_V_read_assign_81_fu_2670_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[45:44]}};

assign arg_V_read_assign_82_fu_2701_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[47:46]}};

assign arg_V_read_assign_83_fu_2732_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[49:48]}};

assign arg_V_read_assign_84_fu_2763_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[51:50]}};

assign arg_V_read_assign_85_fu_2794_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[53:52]}};

assign arg_V_read_assign_86_fu_2825_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[55:54]}};

assign arg_V_read_assign_87_fu_2856_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[57:56]}};

assign arg_V_read_assign_88_fu_2887_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[59:58]}};

assign arg_V_read_assign_89_fu_2914_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[61:60]}};

assign arg_V_read_assign_90_fu_2945_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[63:62]}};

assign arg_V_read_assign_s_fu_2019_p4 = {{ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[3:2]}};

assign exitcond_i_fu_901_p2 = ((i_i_reg_706 == tmp_i_reg_3782) ? 1'b1 : 1'b0);

assign i_fu_906_p2 = (i_i_reg_706 + 32'd1);

assign nf_1_fu_973_p3 = ((tmp_47_i_fu_967_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_961_p2);

assign nf_fu_961_p2 = (32'd1 + nf_assign_fu_636);

assign out_V_V_din = (result_V_cast_i_fu_3302_p3 + tmp_174_1_i_fu_3310_p1);

assign p_027_0_i_i_i_10_i_fu_2349_p3 = ((tmp_688_reg_3969[0:0] === 1'b1) ? rhs_V_10_i_fu_2339_p1 : r_V_12_10_i_fu_2343_p2);

assign p_027_0_i_i_i_11_i_fu_2380_p3 = ((tmp_689_reg_3974[0:0] === 1'b1) ? rhs_V_11_i_fu_2370_p1 : r_V_12_11_i_fu_2374_p2);

assign p_027_0_i_i_i_12_i_fu_2411_p3 = ((tmp_690_reg_3979[0:0] === 1'b1) ? rhs_V_12_i_fu_2401_p1 : r_V_12_12_i_fu_2405_p2);

assign p_027_0_i_i_i_13_i_fu_2442_p3 = ((tmp_691_reg_3984[0:0] === 1'b1) ? rhs_V_13_i_fu_2432_p1 : r_V_12_13_i_fu_2436_p2);

assign p_027_0_i_i_i_14_i_fu_2473_p3 = ((tmp_692_reg_3989[0:0] === 1'b1) ? rhs_V_14_i_fu_2463_p1 : r_V_12_14_i_fu_2467_p2);

assign p_027_0_i_i_i_15_i_fu_2504_p3 = ((tmp_693_reg_3994[0:0] === 1'b1) ? rhs_V_15_i_fu_2494_p1 : r_V_12_15_i_fu_2498_p2);

assign p_027_0_i_i_i_16_i_fu_2535_p3 = ((tmp_694_reg_3999[0:0] === 1'b1) ? rhs_V_16_i_fu_2525_p1 : r_V_12_16_i_fu_2529_p2);

assign p_027_0_i_i_i_17_i_fu_2566_p3 = ((tmp_695_reg_4004[0:0] === 1'b1) ? rhs_V_17_i_fu_2556_p1 : r_V_12_17_i_fu_2560_p2);

assign p_027_0_i_i_i_18_i_fu_2597_p3 = ((tmp_696_reg_4009[0:0] === 1'b1) ? rhs_V_18_i_fu_2587_p1 : r_V_12_18_i_fu_2591_p2);

assign p_027_0_i_i_i_19_i_fu_2628_p3 = ((tmp_697_reg_4014[0:0] === 1'b1) ? rhs_V_19_i_fu_2618_p1 : r_V_12_19_i_fu_2622_p2);

assign p_027_0_i_i_i_1_i_fu_2039_p3 = ((tmp_678_reg_3919[0:0] === 1'b1) ? rhs_V_1_i_fu_2029_p1 : r_V_12_1_i_fu_2033_p2);

assign p_027_0_i_i_i_20_i_fu_2659_p3 = ((tmp_698_reg_4019[0:0] === 1'b1) ? rhs_V_20_i_fu_2649_p1 : r_V_12_20_i_fu_2653_p2);

assign p_027_0_i_i_i_21_i_fu_2690_p3 = ((tmp_699_reg_4024[0:0] === 1'b1) ? rhs_V_21_i_fu_2680_p1 : r_V_12_21_i_fu_2684_p2);

assign p_027_0_i_i_i_22_i_fu_2721_p3 = ((tmp_700_reg_4029[0:0] === 1'b1) ? rhs_V_22_i_fu_2711_p1 : r_V_12_22_i_fu_2715_p2);

assign p_027_0_i_i_i_23_i_fu_2752_p3 = ((tmp_701_reg_4034[0:0] === 1'b1) ? rhs_V_23_i_fu_2742_p1 : r_V_12_23_i_fu_2746_p2);

assign p_027_0_i_i_i_24_i_fu_2783_p3 = ((tmp_702_reg_4039[0:0] === 1'b1) ? rhs_V_24_i_fu_2773_p1 : r_V_12_24_i_fu_2777_p2);

assign p_027_0_i_i_i_25_i_fu_2814_p3 = ((tmp_703_reg_4044[0:0] === 1'b1) ? rhs_V_25_i_fu_2804_p1 : r_V_12_25_i_fu_2808_p2);

assign p_027_0_i_i_i_26_i_fu_2845_p3 = ((tmp_704_reg_4049[0:0] === 1'b1) ? rhs_V_26_i_fu_2835_p1 : r_V_12_26_i_fu_2839_p2);

assign p_027_0_i_i_i_27_i_fu_2876_p3 = ((tmp_705_reg_4054[0:0] === 1'b1) ? rhs_V_27_i_fu_2866_p1 : r_V_12_27_i_fu_2870_p2);

assign p_027_0_i_i_i_28_i_fu_2907_p3 = ((tmp_706_reg_4059[0:0] === 1'b1) ? rhs_V_28_i_fu_2897_p1 : r_V_12_28_i_fu_2901_p2);

assign p_027_0_i_i_i_29_i_fu_2934_p3 = ((tmp_707_reg_4064[0:0] === 1'b1) ? rhs_V_29_i_fu_2924_p1 : r_V_12_29_i_fu_2928_p2);

assign p_027_0_i_i_i_2_i_fu_2070_p3 = ((tmp_679_reg_3924[0:0] === 1'b1) ? rhs_V_2_i_fu_2060_p1 : r_V_12_2_i_fu_2064_p2);

assign p_027_0_i_i_i_30_i_fu_2965_p3 = ((tmp_708_reg_4069[0:0] === 1'b1) ? rhs_V_30_i_fu_2955_p1 : r_V_12_30_i_fu_2959_p2);

assign p_027_0_i_i_i_3_i_fu_2101_p3 = ((tmp_680_reg_3929[0:0] === 1'b1) ? rhs_V_3_i_fu_2091_p1 : r_V_12_3_i_fu_2095_p2);

assign p_027_0_i_i_i_4_i_fu_2132_p3 = ((tmp_681_reg_3934[0:0] === 1'b1) ? rhs_V_4_i_fu_2122_p1 : r_V_12_4_i_fu_2126_p2);

assign p_027_0_i_i_i_5_i_fu_2163_p3 = ((tmp_682_reg_3939[0:0] === 1'b1) ? rhs_V_5_i_fu_2153_p1 : r_V_12_5_i_fu_2157_p2);

assign p_027_0_i_i_i_6_i_fu_2194_p3 = ((tmp_683_reg_3944[0:0] === 1'b1) ? rhs_V_6_i_fu_2184_p1 : r_V_12_6_i_fu_2188_p2);

assign p_027_0_i_i_i_7_i_fu_2225_p3 = ((tmp_684_reg_3949[0:0] === 1'b1) ? rhs_V_7_i_fu_2215_p1 : r_V_12_7_i_fu_2219_p2);

assign p_027_0_i_i_i_8_i_fu_2256_p3 = ((tmp_685_reg_3954[0:0] === 1'b1) ? rhs_V_8_i_fu_2246_p1 : r_V_12_8_i_fu_2250_p2);

assign p_027_0_i_i_i_9_i_fu_2287_p3 = ((tmp_686_reg_3959[0:0] === 1'b1) ? rhs_V_9_i_fu_2277_p1 : r_V_12_9_i_fu_2281_p2);

assign p_027_0_i_i_i_i_1805_fu_2318_p3 = ((tmp_687_reg_3964[0:0] === 1'b1) ? rhs_V_i_1803_fu_2308_p1 : r_V_12_i_1804_fu_2312_p2);

assign p_027_0_i_i_i_i_fu_2008_p3 = ((tmp_676_reg_3914[0:0] === 1'b1) ? rhs_V_i_fu_1998_p1 : r_V_12_i_fu_2002_p2);

assign r_V_12_10_i_fu_2343_p2 = ($signed(3'd0) - $signed(rhs_V_10_i_fu_2339_p1));

assign r_V_12_11_i_fu_2374_p2 = ($signed(3'd0) - $signed(rhs_V_11_i_fu_2370_p1));

assign r_V_12_12_i_fu_2405_p2 = ($signed(3'd0) - $signed(rhs_V_12_i_fu_2401_p1));

assign r_V_12_13_i_fu_2436_p2 = ($signed(3'd0) - $signed(rhs_V_13_i_fu_2432_p1));

assign r_V_12_14_i_fu_2467_p2 = ($signed(3'd0) - $signed(rhs_V_14_i_fu_2463_p1));

assign r_V_12_15_i_fu_2498_p2 = ($signed(3'd0) - $signed(rhs_V_15_i_fu_2494_p1));

assign r_V_12_16_i_fu_2529_p2 = ($signed(3'd0) - $signed(rhs_V_16_i_fu_2525_p1));

assign r_V_12_17_i_fu_2560_p2 = ($signed(3'd0) - $signed(rhs_V_17_i_fu_2556_p1));

assign r_V_12_18_i_fu_2591_p2 = ($signed(3'd0) - $signed(rhs_V_18_i_fu_2587_p1));

assign r_V_12_19_i_fu_2622_p2 = ($signed(3'd0) - $signed(rhs_V_19_i_fu_2618_p1));

assign r_V_12_1_i_fu_2033_p2 = ($signed(3'd0) - $signed(rhs_V_1_i_fu_2029_p1));

assign r_V_12_20_i_fu_2653_p2 = ($signed(3'd0) - $signed(rhs_V_20_i_fu_2649_p1));

assign r_V_12_21_i_fu_2684_p2 = ($signed(3'd0) - $signed(rhs_V_21_i_fu_2680_p1));

assign r_V_12_22_i_fu_2715_p2 = ($signed(3'd0) - $signed(rhs_V_22_i_fu_2711_p1));

assign r_V_12_23_i_fu_2746_p2 = ($signed(3'd0) - $signed(rhs_V_23_i_fu_2742_p1));

assign r_V_12_24_i_fu_2777_p2 = ($signed(3'd0) - $signed(rhs_V_24_i_fu_2773_p1));

assign r_V_12_25_i_fu_2808_p2 = ($signed(3'd0) - $signed(rhs_V_25_i_fu_2804_p1));

assign r_V_12_26_i_fu_2839_p2 = ($signed(3'd0) - $signed(rhs_V_26_i_fu_2835_p1));

assign r_V_12_27_i_fu_2870_p2 = ($signed(3'd0) - $signed(rhs_V_27_i_fu_2866_p1));

assign r_V_12_28_i_fu_2901_p2 = ($signed(3'd0) - $signed(rhs_V_28_i_fu_2897_p1));

assign r_V_12_29_i_fu_2928_p2 = ($signed(3'd0) - $signed(rhs_V_29_i_fu_2924_p1));

assign r_V_12_2_i_fu_2064_p2 = ($signed(3'd0) - $signed(rhs_V_2_i_fu_2060_p1));

assign r_V_12_30_i_fu_2959_p2 = ($signed(3'd0) - $signed(rhs_V_30_i_fu_2955_p1));

assign r_V_12_3_i_fu_2095_p2 = ($signed(3'd0) - $signed(rhs_V_3_i_fu_2091_p1));

assign r_V_12_4_i_fu_2126_p2 = ($signed(3'd0) - $signed(rhs_V_4_i_fu_2122_p1));

assign r_V_12_5_i_fu_2157_p2 = ($signed(3'd0) - $signed(rhs_V_5_i_fu_2153_p1));

assign r_V_12_6_i_fu_2188_p2 = ($signed(3'd0) - $signed(rhs_V_6_i_fu_2184_p1));

assign r_V_12_7_i_fu_2219_p2 = ($signed(3'd0) - $signed(rhs_V_7_i_fu_2215_p1));

assign r_V_12_8_i_fu_2250_p2 = ($signed(3'd0) - $signed(rhs_V_8_i_fu_2246_p1));

assign r_V_12_9_i_fu_2281_p2 = ($signed(3'd0) - $signed(rhs_V_9_i_fu_2277_p1));

assign r_V_12_i_1804_fu_2312_p2 = ($signed(3'd0) - $signed(rhs_V_i_1803_fu_2308_p1));

assign r_V_12_i_fu_2002_p2 = ($signed(3'd0) - $signed(rhs_V_i_fu_1998_p1));

assign reps_out_din = reps_dout;

assign res_V_fu_3173_p3 = ((tmp_43_i_reg_3809_pp0_iter3_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_i_fu_336);

assign result_V_cast_i_fu_3302_p3 = ((rev18_fu_3297_p2[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign rev18_fu_3297_p2 = (slt_reg_4135 ^ 1'd1);

assign rhs_V_10_i_fu_2339_p1 = $signed(arg_V_read_assign_70_fu_2329_p4);

assign rhs_V_11_i_fu_2370_p1 = $signed(arg_V_read_assign_71_fu_2360_p4);

assign rhs_V_12_i_fu_2401_p1 = $signed(arg_V_read_assign_72_fu_2391_p4);

assign rhs_V_13_i_fu_2432_p1 = $signed(arg_V_read_assign_73_fu_2422_p4);

assign rhs_V_14_i_fu_2463_p1 = $signed(arg_V_read_assign_74_fu_2453_p4);

assign rhs_V_15_i_fu_2494_p1 = $signed(arg_V_read_assign_75_fu_2484_p4);

assign rhs_V_16_i_fu_2525_p1 = $signed(arg_V_read_assign_76_fu_2515_p4);

assign rhs_V_17_i_fu_2556_p1 = $signed(arg_V_read_assign_77_fu_2546_p4);

assign rhs_V_18_i_fu_2587_p1 = $signed(arg_V_read_assign_78_fu_2577_p4);

assign rhs_V_19_i_fu_2618_p1 = $signed(arg_V_read_assign_79_fu_2608_p4);

assign rhs_V_1_i_fu_2029_p1 = $signed(arg_V_read_assign_s_fu_2019_p4);

assign rhs_V_20_i_fu_2649_p1 = $signed(arg_V_read_assign_80_fu_2639_p4);

assign rhs_V_21_i_fu_2680_p1 = $signed(arg_V_read_assign_81_fu_2670_p4);

assign rhs_V_22_i_fu_2711_p1 = $signed(arg_V_read_assign_82_fu_2701_p4);

assign rhs_V_23_i_fu_2742_p1 = $signed(arg_V_read_assign_83_fu_2732_p4);

assign rhs_V_24_i_fu_2773_p1 = $signed(arg_V_read_assign_84_fu_2763_p4);

assign rhs_V_25_i_fu_2804_p1 = $signed(arg_V_read_assign_85_fu_2794_p4);

assign rhs_V_26_i_fu_2835_p1 = $signed(arg_V_read_assign_86_fu_2825_p4);

assign rhs_V_27_i_fu_2866_p1 = $signed(arg_V_read_assign_87_fu_2856_p4);

assign rhs_V_28_i_fu_2897_p1 = $signed(arg_V_read_assign_88_fu_2887_p4);

assign rhs_V_29_i_fu_2924_p1 = $signed(arg_V_read_assign_89_fu_2914_p4);

assign rhs_V_2_i_fu_2060_p1 = $signed(arg_V_read_assign_61_fu_2050_p4);

assign rhs_V_30_i_fu_2955_p1 = $signed(arg_V_read_assign_90_fu_2945_p4);

assign rhs_V_3_i_fu_2091_p1 = $signed(arg_V_read_assign_62_fu_2081_p4);

assign rhs_V_4_i_fu_2122_p1 = $signed(arg_V_read_assign_63_fu_2112_p4);

assign rhs_V_5_i_fu_2153_p1 = $signed(arg_V_read_assign_64_fu_2143_p4);

assign rhs_V_6_i_fu_2184_p1 = $signed(arg_V_read_assign_65_fu_2174_p4);

assign rhs_V_7_i_fu_2215_p1 = $signed(arg_V_read_assign_66_fu_2205_p4);

assign rhs_V_8_i_fu_2246_p1 = $signed(arg_V_read_assign_67_fu_2236_p4);

assign rhs_V_9_i_fu_2277_p1 = $signed(arg_V_read_assign_68_fu_2267_p4);

assign rhs_V_i_1803_fu_2308_p1 = $signed(arg_V_read_assign_69_fu_2298_p4);

assign rhs_V_i_fu_1998_p1 = $signed(tmp_677_fu_1994_p1);

assign sf_fu_941_p2 = (32'd1 + sf_3_fu_344);

assign slt_fu_3287_p2 = (($signed(threshs5_m_threshold_1_q0) < $signed(accu_0_V_reg_4119)) ? 1'b1 : 1'b0);

assign start_out = real_start;

assign threshs5_m_threshold_1_address0 = tmp_46_i_fu_3282_p1;

assign threshs5_m_threshold_address0 = tmp_46_i_fu_3282_p1;

assign tile_1_fu_1365_p3 = ((tmp_47_i_reg_3823[0:0] === 1'b1) ? 32'd0 : tile_fu_1354_p2);

assign tile_fu_1354_p2 = (32'd1 + tile_assign_fu_340);

assign tmp102_fu_3223_p2 = ($signed(tmp103_fu_3201_p2) + $signed(tmp110_cast_fu_3219_p1));

assign tmp103_fu_3201_p2 = ($signed(tmp104_fu_3192_p2) + $signed(tmp107_cast_fu_3198_p1));

assign tmp104_fu_3192_p2 = ($signed(tmp105_fu_3183_p2) + $signed(tmp106_cast_fu_3189_p1));

assign tmp105_fu_3183_p2 = ($signed(tmp_170_28_i_fu_3180_p1) + $signed(res_V_fu_3173_p3));

assign tmp106_cast_fu_3189_p1 = $signed(tmp106_reg_4079);

assign tmp106_fu_2976_p2 = ($signed(tmp_170_27_i_cast_fu_2883_p1) + $signed(tmp_170_29_i_cast_fu_2941_p1));

assign tmp107_cast_fu_3198_p1 = $signed(tmp107_reg_4084);

assign tmp107_fu_3002_p2 = ($signed(tmp108_cast_fu_2988_p1) + $signed(tmp109_cast_fu_2998_p1));

assign tmp108_cast_fu_2988_p1 = $signed(tmp108_fu_2982_p2);

assign tmp108_fu_2982_p2 = ($signed(tmp_170_23_i_cast_fu_2759_p1) + $signed(tmp_170_26_i_cast_fu_2852_p1));

assign tmp109_cast_fu_2998_p1 = $signed(tmp109_fu_2992_p2);

assign tmp109_fu_2992_p2 = ($signed(tmp_170_25_i_cast_fu_2821_p1) + $signed(tmp_170_22_i_cast_fu_2728_p1));

assign tmp110_cast_fu_3219_p1 = $signed(tmp110_fu_3213_p2);

assign tmp110_fu_3213_p2 = ($signed(tmp111_cast_fu_3207_p1) + $signed(tmp114_cast_fu_3210_p1));

assign tmp111_cast_fu_3207_p1 = $signed(tmp111_reg_4089);

assign tmp111_fu_3028_p2 = ($signed(tmp112_cast_fu_3014_p1) + $signed(tmp113_cast_fu_3024_p1));

assign tmp112_cast_fu_3014_p1 = $signed(tmp112_fu_3008_p2);

assign tmp112_fu_3008_p2 = ($signed(tmp_170_15_i_cast_fu_2511_p1) + $signed(tmp_170_24_i_cast_fu_2790_p1));

assign tmp113_cast_fu_3024_p1 = $signed(tmp113_fu_3018_p2);

assign tmp113_fu_3018_p2 = ($signed(tmp_170_17_i_cast_fu_2573_p1) + $signed(tmp_170_14_i_cast_fu_2480_p1));

assign tmp114_cast_fu_3210_p1 = $signed(tmp114_reg_4094);

assign tmp114_fu_3054_p2 = ($signed(tmp115_cast_fu_3040_p1) + $signed(tmp116_cast_fu_3050_p1));

assign tmp115_cast_fu_3040_p1 = $signed(tmp115_fu_3034_p2);

assign tmp115_fu_3034_p2 = ($signed(tmp_170_19_i_cast_fu_2635_p1) + $signed(tmp_170_16_i_cast_fu_2542_p1));

assign tmp116_cast_fu_3050_p1 = $signed(tmp116_fu_3044_p2);

assign tmp116_fu_3044_p2 = ($signed(tmp_170_21_i_cast_fu_2697_p1) + $signed(tmp_170_18_i_cast_fu_2604_p1));

assign tmp117_cast_fu_3267_p1 = $signed(tmp117_fu_3261_p2);

assign tmp117_fu_3261_p2 = ($signed(tmp118_cast_fu_3241_p1) + $signed(tmp125_cast_fu_3257_p1));

assign tmp118_cast_fu_3241_p1 = $signed(tmp118_fu_3235_p2);

assign tmp118_fu_3235_p2 = ($signed(tmp119_cast_fu_3229_p1) + $signed(tmp122_cast_fu_3232_p1));

assign tmp119_cast_fu_3229_p1 = $signed(tmp119_reg_4099);

assign tmp119_fu_3080_p2 = ($signed(tmp120_cast_fu_3066_p1) + $signed(tmp121_cast_fu_3076_p1));

assign tmp120_cast_fu_3066_p1 = $signed(tmp120_fu_3060_p2);

assign tmp120_fu_3060_p2 = ($signed(tmp_170_i_cast_fu_2015_p1) + $signed(tmp_170_20_i_cast_fu_2666_p1));

assign tmp121_cast_fu_3076_p1 = $signed(tmp121_fu_3070_p2);

assign tmp121_fu_3070_p2 = ($signed(tmp_170_1_i_cast_fu_2046_p1) + $signed(tmp_170_2_i_cast_fu_2077_p1));

assign tmp122_cast_fu_3232_p1 = $signed(tmp122_reg_4104);

assign tmp122_fu_3106_p2 = ($signed(tmp123_cast_fu_3092_p1) + $signed(tmp124_cast_fu_3102_p1));

assign tmp123_cast_fu_3092_p1 = $signed(tmp123_fu_3086_p2);

assign tmp123_fu_3086_p2 = ($signed(tmp_170_3_i_cast_fu_2108_p1) + $signed(tmp_170_4_i_cast_fu_2139_p1));

assign tmp124_cast_fu_3102_p1 = $signed(tmp124_fu_3096_p2);

assign tmp124_fu_3096_p2 = ($signed(tmp_170_5_i_cast_fu_2170_p1) + $signed(tmp_170_6_i_cast_fu_2201_p1));

assign tmp125_cast_fu_3257_p1 = $signed(tmp125_fu_3251_p2);

assign tmp125_fu_3251_p2 = ($signed(tmp126_cast_fu_3245_p1) + $signed(tmp129_cast_fu_3248_p1));

assign tmp126_cast_fu_3245_p1 = $signed(tmp126_reg_4109);

assign tmp126_fu_3132_p2 = ($signed(tmp127_cast_fu_3118_p1) + $signed(tmp128_cast_fu_3128_p1));

assign tmp127_cast_fu_3118_p1 = $signed(tmp127_fu_3112_p2);

assign tmp127_fu_3112_p2 = ($signed(tmp_170_7_i_cast_fu_2232_p1) + $signed(tmp_170_8_i_cast_fu_2263_p1));

assign tmp128_cast_fu_3128_p1 = $signed(tmp128_fu_3122_p2);

assign tmp128_fu_3122_p2 = ($signed(tmp_170_9_i_cast_fu_2294_p1) + $signed(tmp_170_i_cast_1806_fu_2325_p1));

assign tmp129_cast_fu_3248_p1 = $signed(tmp129_reg_4114);

assign tmp129_fu_3164_p2 = ($signed(tmp130_cast_fu_3144_p1) + $signed(tmp131_cast_fu_3160_p1));

assign tmp130_cast_fu_3144_p1 = $signed(tmp130_fu_3138_p2);

assign tmp130_fu_3138_p2 = ($signed(tmp_170_10_i_cast_fu_2356_p1) + $signed(tmp_170_11_i_cast_fu_2387_p1));

assign tmp131_cast_fu_3160_p1 = $signed(tmp131_fu_3154_p2);

assign tmp131_fu_3154_p2 = ($signed(tmp_170_13_i_cast_fu_2449_p1) + $signed(tmp132_fu_3148_p2));

assign tmp132_fu_3148_p2 = ($signed(tmp_170_30_i_cast_fu_2972_p1) + $signed(tmp_170_12_i_cast_fu_2418_p1));

assign tmp_170_10_i_cast_fu_2356_p1 = p_027_0_i_i_i_10_i_fu_2349_p3;

assign tmp_170_11_i_cast_fu_2387_p1 = p_027_0_i_i_i_11_i_fu_2380_p3;

assign tmp_170_12_i_cast_fu_2418_p1 = p_027_0_i_i_i_12_i_fu_2411_p3;

assign tmp_170_13_i_cast_fu_2449_p1 = p_027_0_i_i_i_13_i_fu_2442_p3;

assign tmp_170_14_i_cast_fu_2480_p1 = p_027_0_i_i_i_14_i_fu_2473_p3;

assign tmp_170_15_i_cast_fu_2511_p1 = p_027_0_i_i_i_15_i_fu_2504_p3;

assign tmp_170_16_i_cast_fu_2542_p1 = p_027_0_i_i_i_16_i_fu_2535_p3;

assign tmp_170_17_i_cast_fu_2573_p1 = p_027_0_i_i_i_17_i_fu_2566_p3;

assign tmp_170_18_i_cast_fu_2604_p1 = p_027_0_i_i_i_18_i_fu_2597_p3;

assign tmp_170_19_i_cast_fu_2635_p1 = p_027_0_i_i_i_19_i_fu_2628_p3;

assign tmp_170_1_i_cast_fu_2046_p1 = p_027_0_i_i_i_1_i_fu_2039_p3;

assign tmp_170_20_i_cast_fu_2666_p1 = p_027_0_i_i_i_20_i_fu_2659_p3;

assign tmp_170_21_i_cast_fu_2697_p1 = p_027_0_i_i_i_21_i_fu_2690_p3;

assign tmp_170_22_i_cast_fu_2728_p1 = p_027_0_i_i_i_22_i_fu_2721_p3;

assign tmp_170_23_i_cast_fu_2759_p1 = p_027_0_i_i_i_23_i_fu_2752_p3;

assign tmp_170_24_i_cast_fu_2790_p1 = p_027_0_i_i_i_24_i_fu_2783_p3;

assign tmp_170_25_i_cast_fu_2821_p1 = p_027_0_i_i_i_25_i_fu_2814_p3;

assign tmp_170_26_i_cast_fu_2852_p1 = p_027_0_i_i_i_26_i_fu_2845_p3;

assign tmp_170_27_i_cast_fu_2883_p1 = p_027_0_i_i_i_27_i_fu_2876_p3;

assign tmp_170_28_i_fu_3180_p1 = p_027_0_i_i_i_28_i_reg_4074;

assign tmp_170_29_i_cast_fu_2941_p1 = p_027_0_i_i_i_29_i_fu_2934_p3;

assign tmp_170_2_i_cast_fu_2077_p1 = p_027_0_i_i_i_2_i_fu_2070_p3;

assign tmp_170_30_i_cast_fu_2972_p1 = p_027_0_i_i_i_30_i_fu_2965_p3;

assign tmp_170_3_i_cast_fu_2108_p1 = p_027_0_i_i_i_3_i_fu_2101_p3;

assign tmp_170_4_i_cast_fu_2139_p1 = p_027_0_i_i_i_4_i_fu_2132_p3;

assign tmp_170_5_i_cast_fu_2170_p1 = p_027_0_i_i_i_5_i_fu_2163_p3;

assign tmp_170_6_i_cast_fu_2201_p1 = p_027_0_i_i_i_6_i_fu_2194_p3;

assign tmp_170_7_i_cast_fu_2232_p1 = p_027_0_i_i_i_7_i_fu_2225_p3;

assign tmp_170_8_i_cast_fu_2263_p1 = p_027_0_i_i_i_8_i_fu_2256_p3;

assign tmp_170_9_i_cast_fu_2294_p1 = p_027_0_i_i_i_9_i_fu_2287_p3;

assign tmp_170_i_cast_1806_fu_2325_p1 = p_027_0_i_i_i_i_1805_fu_2318_p3;

assign tmp_170_i_cast_fu_2015_p1 = p_027_0_i_i_i_i_fu_2008_p3;

assign tmp_174_1_i_fu_3310_p1 = tmp_i168_i_reg_4140;

assign tmp_43_i_fu_935_p2 = ((sf_3_fu_344 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_44_i_fu_1349_p1 = tile_assign_fu_340;

assign tmp_45_i_fu_947_p2 = ((sf_fu_941_p2 == 32'd72) ? 1'b1 : 1'b0);

assign tmp_46_i_fu_3282_p1 = nf_assign_load_reg_3818_pp0_iter3_reg;

assign tmp_47_i_fu_967_p2 = ((nf_fu_961_p2 == 32'd256) ? 1'b1 : 1'b0);

assign tmp_673_fu_879_p2 = reps_dout << 32'd11;

assign tmp_674_fu_928_p1 = sf_3_fu_344[6:0];

assign tmp_675_fu_924_p1 = sf_3_fu_344[6:0];

assign tmp_676_fu_1742_p1 = weights5_m_weights_V_q0[0:0];

assign tmp_677_fu_1994_p1 = ap_phi_reg_pp0_iter3_act_m_val_V_reg_717[1:0];

assign tmp_fu_873_p2 = reps_dout << 32'd14;

assign tmp_i168_i_fu_3292_p2 = (($signed(accu_0_V_reg_4119) > $signed(threshs5_m_threshold_q0)) ? 1'b1 : 1'b0);

assign tmp_i_1793_fu_915_p2 = ((nf_assign_fu_636 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_i_fu_885_p2 = (tmp_fu_873_p2 + tmp_673_fu_879_p2);

assign weights5_m_weights_V_address0 = tmp_44_i_fu_1349_p1;

always @ (posedge ap_clk) begin
    tmp_i_reg_3782[10:0] <= 11'b00000000000;
end

endmodule //Matrix_Vector_Activa_6
