
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.2.0.18.0

// backanno -o fpga_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui fpga_impl_1.udb 
// Netlist created on Thu Dec  7 12:33:14 2023
// Netlist written on Thu Dec  7 12:33:21 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( msdi, mCS, msck, rst, volVal, LDAC, CS, sdo, sck );
  input  msdi, mCS, msck, rst;
  output [7:0] volVal;
  output LDAC, CS, sdo, sck;
  wire   \voltageGetter.modGen.n133[26] , \voltageGetter.modGen.n133[25] , 
         \voltageGetter.modGen.n17341 , \modIndex[2] , 
         \voltageGetter.modGen.n13755 , \modIndex[1] , rst_c, clk, 
         \voltageGetter.modGen.n13757 , \voltageGetter.modGen.n133[24] , 
         \voltageGetter.modGen.n133[23] , \voltageGetter.modGen.n17338 , 
         \modIndex[0] , \voltageGetter.modGen.n13753 , 
         \voltageGetter.modGen.n9 , \voltageGetter.modGen.n133[22] , 
         \voltageGetter.modGen.n133[21] , \voltageGetter.modGen.n17335 , 
         \voltageGetter.modGen.n10 , \voltageGetter.modGen.n13751 , 
         \voltageGetter.modGen.n11 , \voltageGetter.modGen.n133[20] , 
         \voltageGetter.modGen.n133[19] , \voltageGetter.modGen.n17332 , 
         \voltageGetter.modGen.n12 , \voltageGetter.modGen.n13749 , 
         \voltageGetter.modGen.n13 , \voltageGetter.modGen.n133[18] , 
         \voltageGetter.modGen.n133[17] , \voltageGetter.modGen.n17329 , 
         \voltageGetter.modGen.n14 , \voltageGetter.modGen.n13747 , 
         \voltageGetter.modGen.n15 , \voltageGetter.modGen.n133[16] , 
         \voltageGetter.modGen.n133[15] , \voltageGetter.modGen.n17326 , 
         \voltageGetter.modGen.n16 , \voltageGetter.modGen.addVal[16] , 
         \voltageGetter.modGen.n13745 , \voltageGetter.modGen.n17 , 
         \voltageGetter.modGen.addVal[15] , \voltageGetter.modGen.n133[14] , 
         \voltageGetter.modGen.n133[13] , \voltageGetter.modGen.n17323 , 
         \voltageGetter.modGen.n18 , \voltageGetter.modGen.addVal[14] , 
         \voltageGetter.modGen.n13743 , \voltageGetter.modGen.n19 , 
         \voltageGetter.modGen.addVal[13] , \voltageGetter.modGen.n133[12] , 
         \voltageGetter.modGen.n133[11] , \voltageGetter.modGen.n17320 , 
         \voltageGetter.modGen.n20 , \voltageGetter.modGen.addVal[12] , 
         \voltageGetter.modGen.n13741 , \voltageGetter.modGen.n21 , 
         \voltageGetter.modGen.addVal[11] , \voltageGetter.modGen.n133[10] , 
         \voltageGetter.modGen.n133[9] , \voltageGetter.modGen.n17317 , 
         \voltageGetter.modGen.n22 , \fmOffset[0] , 
         \voltageGetter.modGen.n13739 , \voltageGetter.modGen.n23 , 
         \voltageGetter.modGen.n133[8] , \voltageGetter.modGen.n133[7] , 
         \voltageGetter.modGen.n17314 , \voltageGetter.modGen.n24 , VCC_net, 
         \voltageGetter.modGen.n13737 , \voltageGetter.modGen.n25 , 
         \voltageGetter.modGen.n133[6] , \voltageGetter.modGen.n133[5] , 
         \voltageGetter.modGen.n17311 , \voltageGetter.modGen.n26 , 
         \voltageGetter.modGen.n13735 , \voltageGetter.modGen.n27 , 
         \voltageGetter.modGen.n133[4] , \voltageGetter.modGen.n133[3] , 
         \voltageGetter.modGen.n17308 , \voltageGetter.modGen.n28 , 
         \voltageGetter.modGen.n13733 , \voltageGetter.modGen.n29 , 
         \voltageGetter.modGen.n133[2] , \voltageGetter.modGen.n133[1] , 
         \voltageGetter.modGen.n17305 , \voltageGetter.modGen.n30 , 
         \voltageGetter.modGen.n13731 , \voltageGetter.modGen.n31 , 
         \voltageGetter.modGen.n133[0] , \voltageGetter.modGen.n17302 , 
         \voltageGetter.modGen.n32 , \voltageGetter.modGen.n133[31] , 
         \voltageGetter.modGen.n17350 , \voltageGetter.modGen.n13761 , 
         \modIndex[7] , \voltageGetter.modGen.n133[30] , 
         \voltageGetter.modGen.n133[29] , \voltageGetter.modGen.n17347 , 
         \modIndex[6] , \voltageGetter.modGen.n13759 , \modIndex[5] , 
         \voltageGetter.modGen.n133[28] , \voltageGetter.modGen.n133[27] , 
         \voltageGetter.modGen.n17344 , \modIndex[4] , \modIndex[3] , 
         \voltageGetter.accumPhase.n17269 , 
         \voltageGetter.accumPhase.addVal[10] , 
         \voltageGetter.accumPhase.accum[10] , 
         \voltageGetter.accumPhase.n13693 , 
         \voltageGetter.accumPhase.addVal[9] , 
         \voltageGetter.accumPhase.accum[9] , 
         \voltageGetter.accumPhase.toAccum[9] , 
         \voltageGetter.accumPhase.toAccum[10] , 
         \voltageGetter.accumPhase.n13695 , \voltageGetter.accumPhase.n17266 , 
         \voltageGetter.accumPhase.addVal[8] , 
         \voltageGetter.accumPhase.accum[8] , 
         \voltageGetter.accumPhase.n13691 , 
         \voltageGetter.accumPhase.addVal[7] , 
         \voltageGetter.accumPhase.accum[7] , 
         \voltageGetter.accumPhase.toAccum[7] , 
         \voltageGetter.accumPhase.toAccum[8] , 
         \voltageGetter.accumPhase.n17263 , 
         \voltageGetter.accumPhase.addVal[6] , 
         \voltageGetter.accumPhase.accum[6] , 
         \voltageGetter.accumPhase.n13689 , 
         \voltageGetter.accumPhase.addVal[5] , 
         \voltageGetter.accumPhase.accum[5] , 
         \voltageGetter.accumPhase.toAccum[5] , 
         \voltageGetter.accumPhase.toAccum[6] , 
         \voltageGetter.accumPhase.n17260 , 
         \voltageGetter.accumPhase.addVal[4] , 
         \voltageGetter.accumPhase.accum[4] , 
         \voltageGetter.accumPhase.n13687 , 
         \voltageGetter.accumPhase.addVal[3] , 
         \voltageGetter.accumPhase.accum[3] , 
         \voltageGetter.accumPhase.toAccum[3] , 
         \voltageGetter.accumPhase.toAccum[4] , 
         \voltageGetter.accumPhase.toAccum[2] , 
         \voltageGetter.accumPhase.toAccum[1] , 
         \voltageGetter.accumPhase.n17257 , 
         \voltageGetter.accumPhase.addVal[2] , 
         \voltageGetter.accumPhase.accum[2] , 
         \voltageGetter.accumPhase.n13685 , 
         \voltageGetter.accumPhase.addVal[1] , 
         \voltageGetter.accumPhase.accum[1] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][1] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][2] 
         , \voltageGetter.accumPhase.toAccum[0] , 
         \voltageGetter.accumPhase.n17254 , 
         \voltageGetter.accumPhase.addVal[0] , 
         \voltageGetter.accumPhase.accum[0] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][0] 
         , \voltageGetter.accumPhase.toAccum[31] , 
         \voltageGetter.accumPhase.n17419 , \voltageGetter.accumPhase.n13715 , 
         \carIndex[7] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.B_Re_msb , 
         \voltageGetter.accumPhase.toAccum[30] , 
         \voltageGetter.accumPhase.toAccum[29] , 
         \voltageGetter.accumPhase.n17416 , \carIndex[6] , 
         \voltageGetter.accumPhase.n13713 , \carIndex[5] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][29] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][30] 
         , \voltageGetter.accumPhase.toAccum[28] , 
         \voltageGetter.accumPhase.toAccum[27] , 
         \voltageGetter.accumPhase.n17413 , \carIndex[4] , 
         \voltageGetter.accumPhase.n13711 , \carIndex[3] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][27] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][28] 
         , \voltageGetter.accumPhase.toAccum[26] , 
         \voltageGetter.accumPhase.toAccum[25] , 
         \voltageGetter.accumPhase.n17410 , \carIndex[2] , 
         \voltageGetter.accumPhase.n13709 , \carIndex[1] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][25] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][26] 
         , \voltageGetter.accumPhase.toAccum[24] , 
         \voltageGetter.accumPhase.toAccum[23] , 
         \voltageGetter.accumPhase.n17407 , \carIndex[0] , 
         \voltageGetter.accumPhase.n13707 , 
         \voltageGetter.accumPhase.accum[23] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][23] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][24] 
         , \voltageGetter.accumPhase.toAccum[22] , 
         \voltageGetter.accumPhase.toAccum[21] , 
         \voltageGetter.accumPhase.n17404 , 
         \voltageGetter.accumPhase.accum[22] , 
         \voltageGetter.accumPhase.n13705 , 
         \voltageGetter.accumPhase.accum[21] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][21] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][22] 
         , \voltageGetter.accumPhase.toAccum[20] , 
         \voltageGetter.accumPhase.toAccum[19] , 
         \voltageGetter.accumPhase.n17401 , 
         \voltageGetter.accumPhase.addVal[20] , 
         \voltageGetter.accumPhase.accum[20] , 
         \voltageGetter.accumPhase.n13703 , 
         \voltageGetter.accumPhase.addVal[19] , 
         \voltageGetter.accumPhase.accum[19] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][19] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][20] 
         , \voltageGetter.accumPhase.toAccum[18] , 
         \voltageGetter.accumPhase.toAccum[17] , 
         \voltageGetter.accumPhase.n17398 , 
         \voltageGetter.accumPhase.addVal[18] , 
         \voltageGetter.accumPhase.accum[18] , 
         \voltageGetter.accumPhase.n13701 , 
         \voltageGetter.accumPhase.addVal[17] , 
         \voltageGetter.accumPhase.accum[17] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][17] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][18] 
         , \voltageGetter.accumPhase.toAccum[16] , 
         \voltageGetter.accumPhase.n17278 , 
         \voltageGetter.accumPhase.addVal[16] , 
         \voltageGetter.accumPhase.accum[16] , 
         \voltageGetter.accumPhase.n13699 , 
         \voltageGetter.accumPhase.addVal[15] , 
         \voltageGetter.accumPhase.accum[15] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][16] 
         , \voltageGetter.accumPhase.toAccum[15] , 
         \voltageGetter.accumPhase.n17275 , 
         \voltageGetter.accumPhase.addVal[14] , 
         \voltageGetter.accumPhase.accum[14] , 
         \voltageGetter.accumPhase.n13697 , 
         \voltageGetter.accumPhase.addVal[13] , 
         \voltageGetter.accumPhase.accum[13] , 
         \voltageGetter.accumPhase.toAccum[13] , 
         \voltageGetter.accumPhase.toAccum[14] , 
         \voltageGetter.accumPhase.n17272 , 
         \voltageGetter.accumPhase.addVal[12] , 
         \voltageGetter.accumPhase.accum[12] , 
         \voltageGetter.accumPhase.addVal[11] , 
         \voltageGetter.accumPhase.accum[11] , 
         \voltageGetter.accumPhase.toAccum[11] , 
         \voltageGetter.accumPhase.toAccum[12] , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][4] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17353 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[1] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[0] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[4] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13656 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][16] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][15] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17371 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[12] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13666 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[12] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[11] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[15] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[16] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13668 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][10] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][9] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17362 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[7] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[6] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13660 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[6] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[5] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[9] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[10] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13662 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][31] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17395 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13682 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[27] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[31] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][14] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][13] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17368 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[11] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[10] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13664 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[10] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[9] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[13] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[14] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][12] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][11] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17365 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[9] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[8] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[8] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[7] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[11] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[12] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][30] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][29] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17392 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[26] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13680 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[25] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[29] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[30] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][28] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][27] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17389 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[24] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13678 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[23] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[27] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[28] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][26] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][25] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17386 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[22] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13676 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[21] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[25] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[26] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][24] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][23] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17383 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[20] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13674 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[19] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[23] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[24] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][22] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][21] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17380 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[18] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13672 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[17] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[21] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[22] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][20] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][19] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17377 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[16] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13670 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[15] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[19] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[20] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][6] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][5] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17356 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[3] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[2] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[2] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[1] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[5] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[6] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13658 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][18] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][17] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17374 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[14] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[13] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[17] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[18] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][8] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][7] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17359 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[5] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[4] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[4] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[3] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[7] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[8] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[15] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[14] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17299 , 
         \voltageGetter.accumPhase.fmMac.mulRes[15] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13728 , 
         \voltageGetter.accumPhase.fmMac.mulRes[14] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][14] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][15] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[16] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[13] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[12] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17296 , 
         \voltageGetter.accumPhase.fmMac.mulRes[13] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13726 , 
         \voltageGetter.accumPhase.fmMac.mulRes[12] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][12] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][13] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[11] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[10] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17293 , 
         \voltageGetter.accumPhase.fmMac.mulRes[11] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13724 , 
         \voltageGetter.accumPhase.fmMac.mulRes[10] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][10] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][11] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[9] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[8] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17290 , 
         \voltageGetter.accumPhase.fmMac.mulRes[9] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13722 , 
         \voltageGetter.accumPhase.fmMac.mulRes[8] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][8] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][9] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[7] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[6] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17287 , 
         \voltageGetter.accumPhase.fmMac.mulRes[7] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13720 , 
         \voltageGetter.accumPhase.fmMac.mulRes[6] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][6] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][7] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[5] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[4] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17284 , 
         \voltageGetter.accumPhase.fmMac.mulRes[5] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13718 , 
         \voltageGetter.accumPhase.fmMac.mulRes[4] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][4] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][5] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[3] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17281 , 
         \voltageGetter.accumPhase.fmMac.mulRes[3] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][3] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[31] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17443 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13778 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.A_Re_msb , 
         \voltageGetter.accumPhase.nextAccum[31] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[30] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[29] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17440 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][30] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13776 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][29] 
         , \voltageGetter.accumPhase.nextAccum[29] , 
         \voltageGetter.accumPhase.nextAccum[30] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[28] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[27] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17437 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][28] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13774 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][27] 
         , \voltageGetter.accumPhase.nextAccum[27] , 
         \voltageGetter.accumPhase.nextAccum[28] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[26] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[25] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17434 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][26] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13772 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][25] 
         , \voltageGetter.accumPhase.nextAccum[25] , 
         \voltageGetter.accumPhase.nextAccum[26] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[24] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[23] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17431 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][24] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13770 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][23] 
         , \voltageGetter.accumPhase.nextAccum[23] , 
         \voltageGetter.accumPhase.nextAccum[24] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[22] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[21] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17428 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][22] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13768 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][21] 
         , \voltageGetter.accumPhase.nextAccum[21] , 
         \voltageGetter.accumPhase.nextAccum[22] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[20] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[19] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17425 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][20] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13766 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][19] 
         , \voltageGetter.accumPhase.nextAccum[19] , 
         \voltageGetter.accumPhase.nextAccum[20] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[18] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[17] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17422 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][18] 
         , \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13764 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][17] 
         , \voltageGetter.accumPhase.nextAccum[17] , 
         \voltageGetter.accumPhase.nextAccum[18] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[16] , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17251 , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][16] 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][16] 
         , \voltageGetter.accumPhase.nextAccum[16] , 
         \recVal[1].sig_015.FeedThruLUT , \recVal[0].sig_000.FeedThruLUT , 
         \recVal[1] , \recVal[0] , n7120, \capturedVal[0] , \capturedVal[1] , 
         \recVal[14].sig_002.FeedThruLUT , \recVal[15].sig_001.FeedThruLUT , 
         \recVal[14] , \recVal[15] , \capturedVal[15] , \capturedVal[14] , 
         \recVal[12].sig_004.FeedThruLUT , \recVal[13].sig_003.FeedThruLUT , 
         \recVal[12] , \recVal[13] , \capturedVal[13] , \capturedVal[12] , 
         \recVal[10].sig_006.FeedThruLUT , \recVal[11].sig_005.FeedThruLUT , 
         \recVal[10] , \recVal[11] , \capturedVal[11] , \capturedVal[10] , 
         \recVal[8].sig_008.FeedThruLUT , \recVal[9].sig_007.FeedThruLUT , 
         \recVal[8] , \recVal[9] , \capturedVal[9] , \capturedVal[8] , 
         \recVal[6].sig_010.FeedThruLUT , \recVal[7].sig_009.FeedThruLUT , 
         \recVal[6] , \recVal[7] , \capturedVal[7] , \capturedVal[6] , 
         \recVal[4].sig_012.FeedThruLUT , \recVal[5].sig_011.FeedThruLUT , 
         \recVal[4] , \recVal[5] , \capturedVal[5] , \capturedVal[4] , 
         \recVal[2].sig_014.FeedThruLUT , \recVal[3].sig_013.FeedThruLUT , 
         \recVal[2] , \recVal[3] , \capturedVal[3] , \capturedVal[2] , 
         \recVal[13].sig_017.FeedThruLUT , \recVal[14].sig_016.FeedThruLUT , 
         mCS_c, msck_c, \recVal[11].sig_019.FeedThruLUT , 
         \recVal[12].sig_018.FeedThruLUT , \recVal[9].sig_021.FeedThruLUT , 
         \recVal[10].sig_020.FeedThruLUT , \recVal[7].sig_023.FeedThruLUT , 
         \recVal[8].sig_022.FeedThruLUT , \recVal[5].sig_025.FeedThruLUT , 
         \recVal[6].sig_024.FeedThruLUT , \recVal[3].sig_027.FeedThruLUT , 
         \recVal[4].sig_026.FeedThruLUT , \recVal[1].sig_029.FeedThruLUT , 
         \recVal[2].sig_028.FeedThruLUT , \msdi_c.sig_031.FeedThruLUT , 
         \recVal[0].sig_030.FeedThruLUT , msdi_c, \toSpeak.n4286 , 
         \toSpeak.n6439 , \toSpeak.n4258[0] , start, \toSpeak.LDAC_N_433 , 
         \toSpeak.n4374 , \toSpeak.n4258[1] , \toSpeak.n32[1] , 
         \toSpeak.n32[0] , \toSpeak.sck_N_428 , \toSpeak.shiftCount[1] , 
         \toSpeak.shiftCount[0] , \toSpeak.nextVShiftOut[1] , 
         \toSpeak.nextVShiftOut[0] , volVal_c_1, \toSpeak.n4318 , 
         \toSpeak.vShiftOut[0] , volVal_c_0, \toSpeak.vShiftOut[1] , 
         \toSpeak.n32[2] , \toSpeak.n32[3] , \toSpeak.shiftCount[2] , 
         \toSpeak.n13638 , \toSpeak.shiftCount[3] , 
         \toSpeak.n4258[7].sig_034.FeedThruLUT , 
         \toSpeak.LDAC_N_432.sig_033.FeedThruLUT , \toSpeak.n4258[7] , 
         \toSpeak.LDAC_N_432 , \toSpeak.n4258[3].sig_036.FeedThruLUT , 
         \toSpeak.n4294 , \toSpeak.n4258[3] , \toSpeak.n9 , \toSpeak.n4258[4] , 
         \toSpeak.n4258[1].sig_038.FeedThruLUT , 
         \toSpeak.n4258[2].sig_037.FeedThruLUT , \toSpeak.n4258[2] , 
         \toSpeak.nextVShiftOut[15] , \toSpeak.nextVShiftOut[14] , 
         \toSpeak.vShiftOut[14] , \toSpeak.vShiftOut[13] , sdo_c, 
         \toSpeak.nextVShiftOut[12] , \toSpeak.nextVShiftOut[13] , 
         \toSpeak.vShiftOut[11] , \toSpeak.vShiftOut[12] , 
         \toSpeak.nextVShiftOut[10] , \toSpeak.nextVShiftOut[11] , 
         \toSpeak.vShiftOut[9] , \toSpeak.vShiftOut[10] , 
         \toSpeak.nextVShiftOut[8] , \toSpeak.nextVShiftOut[9] , 
         \toSpeak.vShiftOut[7] , \toSpeak.vShiftOut[8] , 
         \toSpeak.nextVShiftOut[6] , \toSpeak.nextVShiftOut[7] , volVal_c_6, 
         \toSpeak.vShiftOut[5] , \toSpeak.vShiftOut[6] , volVal_c_7, 
         \toSpeak.nextVShiftOut[4] , \toSpeak.nextVShiftOut[5] , volVal_c_4, 
         \toSpeak.vShiftOut[3] , volVal_c_5, \toSpeak.vShiftOut[4] , 
         \toSpeak.nextVShiftOut[2] , \toSpeak.nextVShiftOut[3] , volVal_c_2, 
         volVal_c_3, \toSpeak.vShiftOut[2] , 
         \capturedVal[7].sig_042.FeedThruLUT , 
         \capturedVal[6].sig_039.FeedThruLUT , \setMem.n7118 , \waveCar[2] , 
         \waveCar[3] , \capturedVal[1].sig_048.FeedThruLUT , 
         \capturedVal[0].sig_040.FeedThruLUT , \setMem.n7119 , \fmOffset[1] , 
         \capturedVal[9].sig_051.FeedThruLUT , 
         \capturedVal[8].sig_041.FeedThruLUT , \note[0] , \note[1] , 
         \capturedVal[2].sig_058.FeedThruLUT , 
         \capturedVal[3].sig_043.FeedThruLUT , \waveMod[3] , \waveMod[2] , 
         \capturedVal[4].sig_045.FeedThruLUT , 
         \capturedVal[5].sig_044.FeedThruLUT , \fmOffset[5] , \fmOffset[4] , 
         \capturedVal[2].sig_047.FeedThruLUT , 
         \capturedVal[3].sig_046.FeedThruLUT , \fmOffset[3] , \fmOffset[2] , 
         \capturedVal[10].sig_050.FeedThruLUT , 
         \capturedVal[11].sig_049.FeedThruLUT , \note[3] , \note[2] , 
         \capturedVal[10].sig_053.FeedThruLUT , 
         \capturedVal[11].sig_052.FeedThruLUT , \fmBeta[5] , \fmBeta[4] , 
         \capturedVal[8].sig_055.FeedThruLUT , 
         \capturedVal[9].sig_054.FeedThruLUT , \fmBeta[3] , \fmBeta[2] , 
         \capturedVal[6].sig_057.FeedThruLUT , 
         \capturedVal[7].sig_056.FeedThruLUT , \fmBeta[1] , \fmBeta[0] , 
         \voltageGetter.accumPhase.nextAccum[30].sig_060.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[31].sig_059.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[28].sig_062.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[29].sig_061.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[26].sig_064.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[27].sig_063.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[24].sig_066.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[25].sig_065.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[22].sig_068.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[23].sig_067.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[20].sig_070.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[21].sig_069.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[18].sig_072.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[19].sig_071.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[16].sig_074.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[17].sig_073.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[14].sig_076.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[15].sig_075.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[14] , 
         \voltageGetter.accumPhase.nextAccum[15] , 
         \voltageGetter.accumPhase.nextAccum[12].sig_078.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[13].sig_077.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[12] , 
         \voltageGetter.accumPhase.nextAccum[13] , 
         \voltageGetter.accumPhase.nextAccum[10].sig_080.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[11].sig_079.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[10] , 
         \voltageGetter.accumPhase.nextAccum[11] , 
         \voltageGetter.accumPhase.nextAccum[8].sig_082.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[9].sig_081.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[8] , 
         \voltageGetter.accumPhase.nextAccum[9] , 
         \voltageGetter.accumPhase.nextAccum[6].sig_084.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[7].sig_083.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[6] , 
         \voltageGetter.accumPhase.nextAccum[7] , 
         \voltageGetter.accumPhase.nextAccum[4].sig_086.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[5].sig_085.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[4] , 
         \voltageGetter.accumPhase.nextAccum[5] , 
         \voltageGetter.accumPhase.nextAccum[2].sig_088.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[3].sig_087.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[2] , 
         \voltageGetter.accumPhase.nextAccum[3] , 
         \voltageGetter.accumPhase.nextAccum[0].sig_153.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[1].sig_089.FeedThruLUT , 
         \voltageGetter.accumPhase.nextAccum[0] , 
         \voltageGetter.accumPhase.nextAccum[1] , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][3].sig_090.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][3] 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[3] 
         , \voltageGetter.accumPhase.fmMac.mulRes[31].sig_122.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[31].sig_091.FeedThruLUT 
         , \voltageGetter.accumPhase.fmMac.mulRes[31] , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[29].sig_093.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[30].sig_092.FeedThruLUT 
         , \voltageGetter.accumPhase.fmMac.mulRes[30] , 
         \voltageGetter.accumPhase.fmMac.mulRes[29] , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[27].sig_095.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[28].sig_094.FeedThruLUT 
         , \voltageGetter.accumPhase.fmMac.mulRes[28] , 
         \voltageGetter.accumPhase.fmMac.mulRes[27] , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[25].sig_097.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[26].sig_096.FeedThruLUT 
         , \voltageGetter.accumPhase.fmMac.mulRes[26] , 
         \voltageGetter.accumPhase.fmMac.mulRes[25] , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[23].sig_099.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[24].sig_098.FeedThruLUT 
         , \voltageGetter.accumPhase.fmMac.mulRes[24] , 
         \voltageGetter.accumPhase.fmMac.mulRes[23] , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[21].sig_101.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[22].sig_100.FeedThruLUT 
         , \voltageGetter.accumPhase.fmMac.mulRes[22] , 
         \voltageGetter.accumPhase.fmMac.mulRes[21] , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[19].sig_103.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[20].sig_102.FeedThruLUT 
         , \voltageGetter.accumPhase.fmMac.mulRes[20] , 
         \voltageGetter.accumPhase.fmMac.mulRes[19] , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[17].sig_105.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[18].sig_104.FeedThruLUT 
         , \voltageGetter.accumPhase.fmMac.mulRes[18] , 
         \voltageGetter.accumPhase.fmMac.mulRes[17] , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[15].sig_107.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[16].sig_106.FeedThruLUT 
         , \voltageGetter.accumPhase.fmMac.mulRes[16] , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[13].sig_109.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[14].sig_108.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[11].sig_111.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[12].sig_110.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[9].sig_113.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[10].sig_112.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[7].sig_115.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[8].sig_114.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[5].sig_117.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[6].sig_116.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[3].sig_119.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[4].sig_118.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][1].sig_152.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][0].sig_120.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[16].sig_121.FeedThruLUT 
         , \voltageGetter.accumPhase.fmMac.mulRes[30].sig_123.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[28].sig_125.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[29].sig_124.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[26].sig_127.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[27].sig_126.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[24].sig_129.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[25].sig_128.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[22].sig_131.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[23].sig_130.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[20].sig_133.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[21].sig_132.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[18].sig_135.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[19].sig_134.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[16].sig_137.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.mulRes[17].sig_136.FeedThruLUT , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][14].sig_139.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][15].sig_138.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][12].sig_141.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][13].sig_140.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][10].sig_143.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][11].sig_142.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][8].sig_145.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][9].sig_144.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][6].sig_147.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][7].sig_146.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][4].sig_149.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][5].sig_148.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][2].sig_151.FeedThruLUT 
         , 
         \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][3].sig_150.FeedThruLUT 
         , n5000, n4999, n10003, n4998, n4232, n10083, n5075, n5077, 
         \voltageGetter.waves.sinTable.n4884 , 
         \voltageGetter.waves.sinTable.n4863 , 
         \voltageGetter.waves.sinTable.n30_adj_472 , 
         \voltageGetter.waves.sinTable.n16753 , 
         \voltageGetter.waves.sinTable.n15439 , 
         \voltageGetter.waves.sinOut[6] , 
         \voltageGetter.modWaves.sinTable.n5417 , 
         \voltageGetter.modWaves.sinTable.n15437 , 
         \voltageGetter.modWaves.sinTable.n16741 , 
         \voltageGetter.modWaves.sinTable.n5441 , 
         \voltageGetter.modWaves.n15228 , n4231, n4974, n4975, 
         \voltageGetter.waves.n16561 , n63_adj_505, n10141, n4877, 
         n127_adj_506, n5009, n6514, n2173, \voltageGetter.modWaves.n15183 , 
         \voltageGetter.modWaves.n7151 , n4230, n4932, 
         \voltageGetter.waves.n16621 , n14206, n63_adj_511, n5404, 
         n127_adj_512, n5388, n5378, \voltageGetter.modWaves.n5381 , n4948, 
         \voltageGetter.waves.sinTable.n6421 , 
         \voltageGetter.waves.sinTable.n10167 , \toSpeak.n4359 , 
         \toSpeak.n4360 , \toSpeak.CS_N_430 , \toSpeak.n4363 , \toSpeak.n4365 , 
         \toSpeak.n16985 , \toSpeak.n16992 , \toSpeak.n4367 , \toSpeak.n16982 , 
         \toSpeak.n4369 , LDAC_N_431, \voltageGetter.waves.n16771 , 
         \voltageGetter.waves.sawOut[4] , \voltageGetter.waves.sinOut[4] , 
         \voltageGetter.waves.n1 , n15676, \voltageGetter.waves.sinOut[0] , 
         \voltageGetter.waves.n4828 , \voltageGetter.waves.n15347 , 
         \voltageGetter.waves.n15348 , \voltageGetter.waves.sinTable.n7130 , 
         \voltageGetter.waves.n16579 , \voltageGetter.waves.n16582 , 
         \voltageGetter.waves.n15180 , \voltageGetter.waves.n15323 , 
         \voltageGetter.waves.n15324 , \voltageGetter.waves.n15344 , 
         \voltageGetter.waves.n15345 , \voltageGetter.waves.sinTable.n14183 , 
         \voltageGetter.waves.n16573 , \voltageGetter.waves.n15177 , 
         \voltageGetter.waves.n16576 , \voltageGetter.waves.n15278 , 
         \voltageGetter.waves.n15279 , \voltageGetter.waves.n4853 , 
         \voltageGetter.waves.n7236 , \voltageGetter.waves.n16567 , 
         \voltageGetter.waves.n15174 , \voltageGetter.waves.n16570 , 
         \voltageGetter.waves.n15335 , \voltageGetter.waves.n15336 , 
         \voltageGetter.waves.sinTable.n15527 , 
         \voltageGetter.waves.sinTable.n15528 , 
         \voltageGetter.waves.sinTable.n16765 , 
         \voltageGetter.waves.sinTable.n15 , 
         \voltageGetter.waves.sinTable.n30 , 
         \voltageGetter.waves.sinTable.n16768 , 
         \voltageGetter.waves.sinTable.n109 , 
         \voltageGetter.waves.sinTable.n124_adj_463 , 
         \voltageGetter.waves.sinTable.n16759 , 
         \voltageGetter.waves.sinTable.n16762 , 
         \voltageGetter.waves.sinTable.n93 , 
         \voltageGetter.waves.sinTable.n78 , 
         \voltageGetter.waves.sinTable.n4817 , 
         \voltageGetter.waves.sinTable.n15371 , 
         \voltageGetter.waves.sinTable.n4793 , \voltageGetter.waves.sawOut[5] , 
         \voltageGetter.waves.sinTable.n78_adj_467 , 
         \voltageGetter.waves.sinTable.n15512 , 
         \voltageGetter.waves.sinTable.n15314 , 
         \voltageGetter.waves.sinTable.n4921 , 
         \voltageGetter.waves.sinTable.n4920 , 
         \voltageGetter.waves.sinTable.n4892 , 
         \voltageGetter.waves.sinTable.n7041 , n4807, 
         \voltageGetter.waves.sinTable.n16747 , 
         \voltageGetter.waves.sinOut[5] , 
         \voltageGetter.waves.sinTable.n10201 , 
         \voltageGetter.waves.sinTable.n4923 , 
         \voltageGetter.waves.sinTable.n61 , 
         \voltageGetter.waves.sinTable.n45_adj_491 , 
         \voltageGetter.waves.sinTable.n15243 , 
         \voltageGetter.waves.sinTable.n46 , 
         \voltageGetter.waves.sinTable.n61_adj_469 , 
         \voltageGetter.waves.sinTable.n16729 , 
         \voltageGetter.waves.sinTable.n15_adj_471 , 
         \voltageGetter.waves.sinTable.n30_adj_470 , 
         \voltageGetter.waves.sinTable.n16732 , 
         \voltageGetter.waves.sinTable.n109_adj_473 , 
         \voltageGetter.waves.sinTable.n124 , 
         \voltageGetter.waves.sinTable.n16723 , 
         \voltageGetter.waves.sinTable.n16726 , 
         \voltageGetter.waves.sinTable.n78_adj_475 , 
         \voltageGetter.waves.sinTable.n93_adj_474 , 
         \voltageGetter.waves.sinTable.n15312 , 
         \voltageGetter.waves.sinTable.n15311 , 
         \voltageGetter.waves.sinTable.n16699 , 
         \voltageGetter.waves.sinTable.n15302 , 
         \voltageGetter.waves.sinTable.n15303 , 
         \voltageGetter.waves.sinTable.n16681 , 
         \voltageGetter.waves.sinTable.n15231 , 
         \voltageGetter.waves.sinTable.n15230 , 
         \voltageGetter.waves.sinTable.n15234 , 
         \voltageGetter.waves.sinTable.n15233 , 
         \voltageGetter.waves.sinTable.n4836 , 
         \voltageGetter.waves.sinTable.n15249 , 
         \voltageGetter.waves.sinTable.n15248 , 
         \voltageGetter.waves.sinTable.n16657 , 
         \voltageGetter.waves.sinTable.n15245 , 
         \voltageGetter.waves.sinTable.n15246 , 
         \voltageGetter.waves.sinTable.n173_adj_477 , 
         \voltageGetter.waves.sinTable.n16639 , 
         \voltageGetter.waves.sinTable.n15242 , 
         \voltageGetter.waves.sinTable.n15315 , 
         \voltageGetter.waves.sinTable.n15240 , 
         \voltageGetter.waves.sinTable.n15239 , 
         \voltageGetter.waves.sinTable.n15355 , 
         \voltageGetter.waves.sinTable.n220_adj_480 , 
         \voltageGetter.waves.sinTable.n16633 , 
         \voltageGetter.waves.sinTable.n15236 , 
         \voltageGetter.waves.sinTable.n15237 , 
         \voltageGetter.waves.sinTable.n31 , 
         \voltageGetter.waves.sinTable.n46_adj_484 , 
         \voltageGetter.waves.sinTable.n30_adj_486 , 
         \voltageGetter.waves.sinTable.n15_adj_485 , 
         \voltageGetter.waves.sinTable.n109_adj_483 , 
         \voltageGetter.waves.sinTable.n125 , 
         \voltageGetter.waves.sinTable.n45 , 
         \voltageGetter.waves.sinTable.n15354 , 
         \voltageGetter.waves.sinTable.n15353 , 
         \voltageGetter.waves.sinTable.n158 , 
         \voltageGetter.waves.sinTable.n173_adj_481 , 
         \voltageGetter.waves.sinTable.n157_adj_487 , 
         \voltageGetter.waves.sinTable.n93_adj_494 , 
         \voltageGetter.waves.sinTable.n7165 , 
         \voltageGetter.waves.sinTable.n77 , 
         \voltageGetter.waves.sinTable.n46_adj_496 , 
         \voltageGetter.waves.sinTable.n236_adj_488 , 
         \voltageGetter.waves.sinTable.n14649 , 
         \voltageGetter.waves.sinTable.n16555 , 
         \voltageGetter.waves.sinTable.n220_adj_489 , 
         \voltageGetter.waves.sinTable.n15470 , 
         \voltageGetter.waves.sinTable.n16558 , 
         \voltageGetter.waves.sinTable.n15444 , 
         \voltageGetter.waves.sinTable.n173_adj_490 , 
         \voltageGetter.waves.sinTable.n16549 , 
         \voltageGetter.waves.sinTable.n16552 , 
         \voltageGetter.waves.sinTable.n157_adj_492 , 
         \voltageGetter.waves.sinTable.n7173 , \voltageGetter.modWaves.n15266 , 
         \voltageGetter.modWaves.n15267 , \voltageGetter.modWaves.n16615 , 
         \voltageGetter.modWaves.n15339 , \voltageGetter.modWaves.n15338 , 
         \voltageGetter.modWaves.sinTable.n16708 , 
         \voltageGetter.modWaves.sinTable.n16714 , 
         \voltageGetter.modWaves.n16618 , \voltageGetter.modWaves.n15350 , 
         \voltageGetter.modWaves.n15351 , 
         \voltageGetter.modWaves.sinTable.n5408 , 
         \voltageGetter.modWaves.n16609 , \voltageGetter.modWaves.n15309 , 
         \voltageGetter.modWaves.n15308 , 
         \voltageGetter.modWaves.sinTable.n16687 , 
         \voltageGetter.modWaves.sinTable.n15290 , 
         \voltageGetter.modWaves.sinTable.n15291 , 
         \voltageGetter.modWaves.n16612 , \voltageGetter.modWaves.n7215 , 
         \voltageGetter.modWaves.n16603 , \voltageGetter.modWaves.n15287 , 
         \voltageGetter.modWaves.n15288 , 
         \voltageGetter.modWaves.sinTable.n15253 , 
         \voltageGetter.modWaves.sinTable.n16654 , 
         \voltageGetter.modWaves.n16606 , \voltageGetter.modWaves.n5364 , 
         \voltageGetter.modWaves.n7217 , n10073, 
         \voltageGetter.modWaves.n16597 , \voltageGetter.modWaves.n15256 , 
         \voltageGetter.modWaves.n15334 , 
         \voltageGetter.modWaves.sinTable.n31 , 
         \voltageGetter.modWaves.sinTable.n16693 , 
         \voltageGetter.modWaves.sinTable.n15514 , 
         \voltageGetter.modWaves.n16600 , \voltageGetter.modWaves.n15435 , 
         \voltageGetter.modWaves.n5345 , n10091, 
         \voltageGetter.modWaves.sinTable.n5321 , 
         \voltageGetter.modWaves.n16591 , \voltageGetter.modWaves.n15227 , 
         \voltageGetter.modWaves.sinTable.n5448 , 
         \voltageGetter.modWaves.sinTable.n10137 , 
         \voltageGetter.modWaves.n16594 , \voltageGetter.modWaves.n5295 , 
         \voltageGetter.modWaves.sinTable.n15430 , n10161, 
         \voltageGetter.modWaves.sinTable.n7034 , 
         \voltageGetter.modWaves.n16585 , n15674, \voltageGetter.modWaves.n1 , 
         \voltageGetter.modWaves.sinOut[0] , \voltageGetter.modWaves.n5356 , 
         \voltageGetter.modVol[0] , 
         \voltageGetter.modWaves.sinTable.n46_adj_435 , 
         \voltageGetter.modWaves.sinTable.n10115 , 
         \voltageGetter.modWaves.sinTable.n77 , 
         \voltageGetter.modWaves.sinTable.n93 , 
         \voltageGetter.modWaves.sinTable.n15296 , 
         \voltageGetter.modWaves.sinTable.n220_adj_438 , 
         \voltageGetter.modWaves.sinTable.n9984 , 
         \voltageGetter.modWaves.sinTable.n60 , 
         \voltageGetter.modWaves.sinTable.n61 , n6528, 
         \voltageGetter.modWaves.sinTable.n173 , 
         \voltageGetter.modWaves.sinTable.n180 , 
         \voltageGetter.modWaves.sinTable.n15300 , 
         \voltageGetter.modWaves.sinTable.n15305 , 
         \voltageGetter.modWaves.sinTable.n16735 , 
         \voltageGetter.modWaves.sinTable.n15471 , 
         \voltageGetter.modWaves.sinTable.n220_adj_442 , 
         \voltageGetter.modWaves.sinTable.n236_adj_440 , 
         \voltageGetter.modWaves.sinTable.n251_adj_441 , 
         \voltageGetter.modWaves.sinTable.n16738 , 
         \voltageGetter.modWaves.sinTable.n5268 , 
         \voltageGetter.modWaves.sinTable.n10147 , 
         \voltageGetter.modWaves.n15215 , 
         \voltageGetter.modWaves.sinTable.n15306 , 
         \voltageGetter.modWaves.sinTable.n16717 , 
         \voltageGetter.modWaves.sinTable.n15299 , 
         \voltageGetter.modWaves.sinTable.n16711 , 
         \voltageGetter.modWaves.sinTable.n30_adj_444 , 
         \voltageGetter.modWaves.sinTable.n15_adj_445 , 
         \voltageGetter.modWaves.sinTable.n46 , 
         \voltageGetter.modWaves.sinTable.n109_adj_446 , 
         \voltageGetter.modWaves.sinTable.n124 , 
         \voltageGetter.modWaves.sinTable.n16705 , 
         \voltageGetter.modWaves.sinTable.n78 , 
         \voltageGetter.modWaves.sinTable.n93_adj_447 , 
         \voltageGetter.modWaves.sinTable.n125 , 
         \voltageGetter.modWaves.sinTable.n15497 , 
         \voltageGetter.modWaves.sinTable.n15_adj_437 , 
         \voltageGetter.modWaves.sinTable.n109 , 
         \voltageGetter.modWaves.sinTable.n15297 , 
         \voltageGetter.modWaves.sinTable.n15330 , 
         \voltageGetter.modWaves.sinTable.n15329 , 
         \voltageGetter.modWaves.sinTable.n16675 , 
         \voltageGetter.modWaves.sinTable.n15326 , 
         \voltageGetter.modWaves.sinTable.n15327 , n5353, 
         \voltageGetter.modWaves.sinTable.n15481 , 
         \voltageGetter.modWaves.sinTable.n15358 , 
         \voltageGetter.modWaves.sinTable.n16669 , 
         \voltageGetter.modWaves.sinTable.n15456 , 
         \voltageGetter.modWaves.sinTable.n158 , 
         \voltageGetter.modWaves.sinTable.n157_adj_450 , 
         \voltageGetter.modWaves.sinTable.n16663 , 
         \voltageGetter.modWaves.sinTable.n15223 , 
         \voltageGetter.modWaves.sinTable.n173_adj_449 , 
         \voltageGetter.modWaves.sinTable.n16666 , 
         \voltageGetter.modWaves.sinTable.n7148 , n14739, 
         \voltageGetter.modWaves.sinTable.n16651 , 
         \voltageGetter.modWaves.sinTable.n78_adj_453 , 
         \voltageGetter.modWaves.sinTable.n93_adj_452 , 
         \voltageGetter.modWaves.sinTable.n109_adj_451 , 
         \voltageGetter.modWaves.sinTable.n124_adj_443 , 
         \voltageGetter.modWaves.sinTable.n15519 , 
         \voltageGetter.modWaves.sinTable.n22 , 
         \voltageGetter.modWaves.sinTable.n16645 , 
         \voltageGetter.modWaves.sinTable.n134 , 
         \voltageGetter.modWaves.sinTable.n14 , 
         \voltageGetter.modWaves.sinTable.n16648 , 
         \voltageGetter.modWaves.sinTable.n45 , 
         \voltageGetter.modWaves.sinTable.n61_adj_455 , 
         \voltageGetter.modWaves.sinTable.n15225 , 
         \voltageGetter.modWaves.sinTable.n251 , 
         \voltageGetter.modWaves.sinTable.n78_adj_458 , 
         \voltageGetter.modWaves.sinTable.n15518 , 
         \voltageGetter.modWaves.sinTable.n15341 , 
         \voltageGetter.modWaves.sinTable.n15224 , 
         \voltageGetter.modWaves.sinTable.n16627 , 
         \voltageGetter.modWaves.sinTable.n15342 , 
         \voltageGetter.modWaves.sinTable.n10117 , n254_adj_510, n127_adj_509, 
         n63_adj_508, n7247, n15705, \voltageGetter.modWaves.n15198 , n7093, 
         n254, n127, n7245, n63, n15693, n4976, n4977, n7135, n7237, 
         n254_adj_513, \voltageGetter.modWaves.n15192 , n5051, n9829, n5052, 
         \voltageGetter.modWaves.n15186 , \voltageGetter.modVol[5] , n5076, 
         \voltageGetter.modWaves.n15189 , n5053, n5054, 
         \voltageGetter.modWaves.n15201 , n7141, n254_adj_507, n7139, 
         \toSpeak.n6 , \toSpeak.n6435 , \toSpeak.n4371_kb_in , 
         \toSpeak.n16980 , \toSpeak.state_FSM_illegal_0 , 
         \toSpeak.shiftCount[4] , \toSpeak.n14966 , \voltageGetter.waves.n2 , 
         \voltageGetter.waves.n6530 , \voltageGetter.waves.n15447 , 
         \voltageGetter.waves.sawOut[6] , 
         \voltageGetter.waves.sinTable.n15374 , 
         \voltageGetter.waves.sinTable.n4936 , 
         \voltageGetter.waves.sinTable.n157 , 
         \voltageGetter.waves.sinTable.n15211 , 
         \voltageGetter.waves.sinTable.n142 , 
         \voltageGetter.waves.sinTable.n236 , 
         \voltageGetter.waves.sinTable.n251 , 
         \voltageGetter.waves.sinTable.n6755 , 
         \voltageGetter.waves.sinTable.n220 , 
         \voltageGetter.waves.sinTable.n15361 , 
         \voltageGetter.waves.sinTable.n15_adj_495 , 
         \voltageGetter.waves.sinTable.n6419 , 
         \voltageGetter.waves.sinTable.n7166 , 
         \voltageGetter.waves.sinTable.n173 , 
         \voltageGetter.waves.sinTable.n188 , 
         \voltageGetter.waves.sinTable.n15364 , 
         \voltageGetter.waves.sinTable.n124_adj_493 , 
         \voltageGetter.waves.sinTable.n7169 , 
         \voltageGetter.waves.sinTable.n251_adj_464 , 
         \voltageGetter.waves.sinTable.n30_adj_468 , 
         \voltageGetter.waves.sinTable.n205 , 
         \voltageGetter.waves.sinTable.n220_adj_465 , 
         \voltageGetter.waves.sinTable.n109_adj_466 , 
         \voltageGetter.waves.sinTable.n124_adj_482 , 
         \voltageGetter.waves.sinTable.n15_adj_476 , 
         \voltageGetter.waves.sinTable.n4914 , 
         \voltageGetter.waves.sinTable.n4919 , 
         \voltageGetter.waves.sinTable.n7022 , 
         \voltageGetter.waves.sinTable.n15369 , \voltageGetter.modWaves.n2 , 
         \voltageGetter.modWaves.n15453 , \voltageGetter.modVol[7] , 
         \voltageGetter.modWaves.n16588 , \voltageGetter.modWaves.n15216 , 
         \voltageGetter.modVol[6] , \voltageGetter.modVol[4] , 
         \voltageGetter.modVol[3] , \voltageGetter.modWaves.sinTable.n7187 , 
         \voltageGetter.modWaves.sinTable.n205 , 
         \voltageGetter.modWaves.sinTable.n220 , 
         \voltageGetter.modWaves.sinTable.n15 , 
         \voltageGetter.modWaves.sinTable.n30_adj_454 , 
         \voltageGetter.modWaves.sinTable.n15_adj_434 , 
         \voltageGetter.modWaves.sinTable.n15214 , 
         \voltageGetter.modWaves.sinTable.n157 , 
         \voltageGetter.modWaves.sinTable.n15220 , 
         \voltageGetter.modWaves.sinTable.n124_adj_436 , 
         \voltageGetter.modWaves.sinTable.n30 , 
         \voltageGetter.modWaves.sinTable.n142 , 
         \voltageGetter.modWaves.sinTable.n7185 , 
         \voltageGetter.modWaves.sinTable.n157_adj_459 , 
         \voltageGetter.modWaves.sinTable.n7191 , 
         \voltageGetter.modWaves.sinTable.n236 , 
         \voltageGetter.modWaves.sinTable.n14703 , 
         \voltageGetter.modWaves.sinTable.n15357 , 
         \voltageGetter.modWaves.sinTable.n60_adj_439 , 
         \voltageGetter.modWaves.sinTable.n10191 , 
         \voltageGetter.modWaves.sinTable.n10149 , 
         \voltageGetter.modWaves.sinTable.n10139 , 
         \voltageGetter.modWaves.sinTable.n10179 , 
         \voltageGetter.modWaves.sinTable.n7021 , 
         \voltageGetter.modWaves.sinTable.n15491 , 
         \voltageGetter.modWaves.sinTable.n14751 , 
         \voltageGetter.modWaves.sinTable.n5335 , 
         \voltageGetter.modWaves.sinTable.n15252 , 
         \voltageGetter.modWaves.sinTable.n173_adj_448 , 
         \voltageGetter.modWaves.sinTable.n188 , 
         \voltageGetter.modWaves.sinTable.n7046 , 
         \voltageGetter.modWaves.sinTable.n124_adj_456 , 
         \voltageGetter.modWaves.sinTable.n109_adj_457 , 
         \voltageGetter.modWaves.sinTable.n15356 , 
         \voltageGetter.modWaves.sinTable.n220_adj_460 , 
         \voltageGetter.modGen.n4474 , 
         \voltageGetter.accumPhase.betaShifted_8__N_102 , 
         \voltageGetter.accumPhase.betaShifted[3] , 
         \voltageGetter.accumPhase.n9 , \voltageGetter.accumPhase.n12 , 
         \voltageGetter.accumPhase.n10 , \voltageGetter.accumPhase.n11 , 
         \voltageGetter.accumPhase.betaShifted[4] , \toSpeak.n32[4] , CS_N_429, 
         sck_c, \voltageGetter.modVol[1] , \voltageGetter.modVol[2] , 
         \voltageGetter.accumPhase.betaShifted[5] , 
         \voltageGetter.accumPhase.betaShifted[6] , 
         \voltageGetter.accumPhase.betaShifted[7] , 
         \voltageGetter.accumPhase.betaShifted[8] , 
         \toSpeak.n4258[4].sig_035.FeedThruLUT , 
         \toSpeak.state_FSM_illegal_0.sig_032.FeedThruLUT , \toSpeak.n4373 ;

  voltageGetter_modGen_SLICE_0 \voltageGetter.modGen.SLICE_0 ( 
    .DI1(\voltageGetter.modGen.n133[26] ), 
    .DI0(\voltageGetter.modGen.n133[25] ), .D1(\voltageGetter.modGen.n17341 ), 
    .C1(\modIndex[2] ), .D0(\voltageGetter.modGen.n13755 ), .C0(\modIndex[1] ), 
    .LSR(rst_c), .CLK(clk), .CIN0(\voltageGetter.modGen.n13755 ), 
    .CIN1(\voltageGetter.modGen.n17341 ), .Q0(\modIndex[1] ), 
    .Q1(\modIndex[2] ), .F0(\voltageGetter.modGen.n133[25] ), 
    .F1(\voltageGetter.modGen.n133[26] ), 
    .COUT1(\voltageGetter.modGen.n13757 ), 
    .COUT0(\voltageGetter.modGen.n17341 ));
  voltageGetter_modGen_SLICE_1 \voltageGetter.modGen.SLICE_1 ( 
    .DI1(\voltageGetter.modGen.n133[24] ), 
    .DI0(\voltageGetter.modGen.n133[23] ), .D1(\voltageGetter.modGen.n17338 ), 
    .C1(\modIndex[0] ), .D0(\voltageGetter.modGen.n13753 ), 
    .C0(\voltageGetter.modGen.n9 ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.modGen.n13753 ), .CIN1(\voltageGetter.modGen.n17338 ), 
    .Q0(\voltageGetter.modGen.n9 ), .Q1(\modIndex[0] ), 
    .F0(\voltageGetter.modGen.n133[23] ), .F1(\voltageGetter.modGen.n133[24] ), 
    .COUT1(\voltageGetter.modGen.n13755 ), 
    .COUT0(\voltageGetter.modGen.n17338 ));
  voltageGetter_modGen_SLICE_2 \voltageGetter.modGen.SLICE_2 ( 
    .DI1(\voltageGetter.modGen.n133[22] ), 
    .DI0(\voltageGetter.modGen.n133[21] ), .D1(\voltageGetter.modGen.n17335 ), 
    .C1(\voltageGetter.modGen.n10 ), .D0(\voltageGetter.modGen.n13751 ), 
    .C0(\voltageGetter.modGen.n11 ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.modGen.n13751 ), .CIN1(\voltageGetter.modGen.n17335 ), 
    .Q0(\voltageGetter.modGen.n11 ), .Q1(\voltageGetter.modGen.n10 ), 
    .F0(\voltageGetter.modGen.n133[21] ), .F1(\voltageGetter.modGen.n133[22] ), 
    .COUT1(\voltageGetter.modGen.n13753 ), 
    .COUT0(\voltageGetter.modGen.n17335 ));
  voltageGetter_modGen_SLICE_3 \voltageGetter.modGen.SLICE_3 ( 
    .DI1(\voltageGetter.modGen.n133[20] ), 
    .DI0(\voltageGetter.modGen.n133[19] ), .D1(\voltageGetter.modGen.n17332 ), 
    .C1(\voltageGetter.modGen.n12 ), .D0(\voltageGetter.modGen.n13749 ), 
    .C0(\voltageGetter.modGen.n13 ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.modGen.n13749 ), .CIN1(\voltageGetter.modGen.n17332 ), 
    .Q0(\voltageGetter.modGen.n13 ), .Q1(\voltageGetter.modGen.n12 ), 
    .F0(\voltageGetter.modGen.n133[19] ), .F1(\voltageGetter.modGen.n133[20] ), 
    .COUT1(\voltageGetter.modGen.n13751 ), 
    .COUT0(\voltageGetter.modGen.n17332 ));
  voltageGetter_modGen_SLICE_4 \voltageGetter.modGen.SLICE_4 ( 
    .DI1(\voltageGetter.modGen.n133[18] ), 
    .DI0(\voltageGetter.modGen.n133[17] ), .D1(\voltageGetter.modGen.n17329 ), 
    .C1(\voltageGetter.modGen.n14 ), .D0(\voltageGetter.modGen.n13747 ), 
    .C0(\voltageGetter.modGen.n15 ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.modGen.n13747 ), .CIN1(\voltageGetter.modGen.n17329 ), 
    .Q0(\voltageGetter.modGen.n15 ), .Q1(\voltageGetter.modGen.n14 ), 
    .F0(\voltageGetter.modGen.n133[17] ), .F1(\voltageGetter.modGen.n133[18] ), 
    .COUT1(\voltageGetter.modGen.n13749 ), 
    .COUT0(\voltageGetter.modGen.n17329 ));
  voltageGetter_modGen_SLICE_5 \voltageGetter.modGen.SLICE_5 ( 
    .DI1(\voltageGetter.modGen.n133[16] ), 
    .DI0(\voltageGetter.modGen.n133[15] ), .D1(\voltageGetter.modGen.n17326 ), 
    .C1(\voltageGetter.modGen.n16 ), .B1(\voltageGetter.modGen.addVal[16] ), 
    .D0(\voltageGetter.modGen.n13745 ), .C0(\voltageGetter.modGen.n17 ), 
    .B0(\voltageGetter.modGen.addVal[15] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.modGen.n13745 ), .CIN1(\voltageGetter.modGen.n17326 ), 
    .Q0(\voltageGetter.modGen.n17 ), .Q1(\voltageGetter.modGen.n16 ), 
    .F0(\voltageGetter.modGen.n133[15] ), .F1(\voltageGetter.modGen.n133[16] ), 
    .COUT1(\voltageGetter.modGen.n13747 ), 
    .COUT0(\voltageGetter.modGen.n17326 ));
  voltageGetter_modGen_SLICE_6 \voltageGetter.modGen.SLICE_6 ( 
    .DI1(\voltageGetter.modGen.n133[14] ), 
    .DI0(\voltageGetter.modGen.n133[13] ), .D1(\voltageGetter.modGen.n17323 ), 
    .C1(\voltageGetter.modGen.n18 ), .B1(\voltageGetter.modGen.addVal[14] ), 
    .D0(\voltageGetter.modGen.n13743 ), .C0(\voltageGetter.modGen.n19 ), 
    .B0(\voltageGetter.modGen.addVal[13] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.modGen.n13743 ), .CIN1(\voltageGetter.modGen.n17323 ), 
    .Q0(\voltageGetter.modGen.n19 ), .Q1(\voltageGetter.modGen.n18 ), 
    .F0(\voltageGetter.modGen.n133[13] ), .F1(\voltageGetter.modGen.n133[14] ), 
    .COUT1(\voltageGetter.modGen.n13745 ), 
    .COUT0(\voltageGetter.modGen.n17323 ));
  voltageGetter_modGen_SLICE_7 \voltageGetter.modGen.SLICE_7 ( 
    .DI1(\voltageGetter.modGen.n133[12] ), 
    .DI0(\voltageGetter.modGen.n133[11] ), .D1(\voltageGetter.modGen.n17320 ), 
    .C1(\voltageGetter.modGen.n20 ), .B1(\voltageGetter.modGen.addVal[12] ), 
    .D0(\voltageGetter.modGen.n13741 ), .C0(\voltageGetter.modGen.n21 ), 
    .B0(\voltageGetter.modGen.addVal[11] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.modGen.n13741 ), .CIN1(\voltageGetter.modGen.n17320 ), 
    .Q0(\voltageGetter.modGen.n21 ), .Q1(\voltageGetter.modGen.n20 ), 
    .F0(\voltageGetter.modGen.n133[11] ), .F1(\voltageGetter.modGen.n133[12] ), 
    .COUT1(\voltageGetter.modGen.n13743 ), 
    .COUT0(\voltageGetter.modGen.n17320 ));
  voltageGetter_modGen_SLICE_8 \voltageGetter.modGen.SLICE_8 ( 
    .DI1(\voltageGetter.modGen.n133[10] ), 
    .DI0(\voltageGetter.modGen.n133[9] ), .D1(\voltageGetter.modGen.n17317 ), 
    .C1(\voltageGetter.modGen.n22 ), .B1(\fmOffset[0] ), 
    .D0(\voltageGetter.modGen.n13739 ), .C0(\voltageGetter.modGen.n23 ), 
    .LSR(rst_c), .CLK(clk), .CIN0(\voltageGetter.modGen.n13739 ), 
    .CIN1(\voltageGetter.modGen.n17317 ), .Q0(\voltageGetter.modGen.n23 ), 
    .Q1(\voltageGetter.modGen.n22 ), .F0(\voltageGetter.modGen.n133[9] ), 
    .F1(\voltageGetter.modGen.n133[10] ), 
    .COUT1(\voltageGetter.modGen.n13741 ), 
    .COUT0(\voltageGetter.modGen.n17317 ));
  voltageGetter_modGen_SLICE_9 \voltageGetter.modGen.SLICE_9 ( 
    .DI1(\voltageGetter.modGen.n133[8] ), .DI0(\voltageGetter.modGen.n133[7] ), 
    .D1(\voltageGetter.modGen.n17314 ), .C1(\voltageGetter.modGen.n24 ), 
    .B1(VCC_net), .D0(\voltageGetter.modGen.n13737 ), 
    .C0(\voltageGetter.modGen.n25 ), .B0(VCC_net), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.modGen.n13737 ), .CIN1(\voltageGetter.modGen.n17314 ), 
    .Q0(\voltageGetter.modGen.n25 ), .Q1(\voltageGetter.modGen.n24 ), 
    .F0(\voltageGetter.modGen.n133[7] ), .F1(\voltageGetter.modGen.n133[8] ), 
    .COUT1(\voltageGetter.modGen.n13739 ), 
    .COUT0(\voltageGetter.modGen.n17314 ));
  voltageGetter_modGen_SLICE_10 \voltageGetter.modGen.SLICE_10 ( 
    .DI1(\voltageGetter.modGen.n133[6] ), .DI0(\voltageGetter.modGen.n133[5] ), 
    .D1(\voltageGetter.modGen.n17311 ), .C1(\voltageGetter.modGen.n26 ), 
    .B1(VCC_net), .D0(\voltageGetter.modGen.n13735 ), 
    .C0(\voltageGetter.modGen.n27 ), .B0(VCC_net), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.modGen.n13735 ), .CIN1(\voltageGetter.modGen.n17311 ), 
    .Q0(\voltageGetter.modGen.n27 ), .Q1(\voltageGetter.modGen.n26 ), 
    .F0(\voltageGetter.modGen.n133[5] ), .F1(\voltageGetter.modGen.n133[6] ), 
    .COUT1(\voltageGetter.modGen.n13737 ), 
    .COUT0(\voltageGetter.modGen.n17311 ));
  voltageGetter_modGen_SLICE_11 \voltageGetter.modGen.SLICE_11 ( 
    .DI1(\voltageGetter.modGen.n133[4] ), .DI0(\voltageGetter.modGen.n133[3] ), 
    .D1(\voltageGetter.modGen.n17308 ), .C1(\voltageGetter.modGen.n28 ), 
    .B1(VCC_net), .D0(\voltageGetter.modGen.n13733 ), 
    .C0(\voltageGetter.modGen.n29 ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.modGen.n13733 ), .CIN1(\voltageGetter.modGen.n17308 ), 
    .Q0(\voltageGetter.modGen.n29 ), .Q1(\voltageGetter.modGen.n28 ), 
    .F0(\voltageGetter.modGen.n133[3] ), .F1(\voltageGetter.modGen.n133[4] ), 
    .COUT1(\voltageGetter.modGen.n13735 ), 
    .COUT0(\voltageGetter.modGen.n17308 ));
  voltageGetter_modGen_SLICE_12 \voltageGetter.modGen.SLICE_12 ( 
    .DI1(\voltageGetter.modGen.n133[2] ), .DI0(\voltageGetter.modGen.n133[1] ), 
    .D1(\voltageGetter.modGen.n17305 ), .C1(\voltageGetter.modGen.n30 ), 
    .D0(\voltageGetter.modGen.n13731 ), .C0(\voltageGetter.modGen.n31 ), 
    .LSR(rst_c), .CLK(clk), .CIN0(\voltageGetter.modGen.n13731 ), 
    .CIN1(\voltageGetter.modGen.n17305 ), .Q0(\voltageGetter.modGen.n31 ), 
    .Q1(\voltageGetter.modGen.n30 ), .F0(\voltageGetter.modGen.n133[1] ), 
    .F1(\voltageGetter.modGen.n133[2] ), .COUT1(\voltageGetter.modGen.n13733 ), 
    .COUT0(\voltageGetter.modGen.n17305 ));
  voltageGetter_modGen_SLICE_13 \voltageGetter.modGen.SLICE_13 ( 
    .DI1(\voltageGetter.modGen.n133[0] ), .D1(\voltageGetter.modGen.n17302 ), 
    .C1(\voltageGetter.modGen.n32 ), .B1(VCC_net), .LSR(rst_c), .CLK(clk), 
    .CIN1(\voltageGetter.modGen.n17302 ), .Q1(\voltageGetter.modGen.n32 ), 
    .F1(\voltageGetter.modGen.n133[0] ), .COUT1(\voltageGetter.modGen.n13731 ), 
    .COUT0(\voltageGetter.modGen.n17302 ));
  voltageGetter_modGen_SLICE_14 \voltageGetter.modGen.SLICE_14 ( 
    .DI0(\voltageGetter.modGen.n133[31] ), .D1(\voltageGetter.modGen.n17350 ), 
    .D0(\voltageGetter.modGen.n13761 ), .C0(\modIndex[7] ), .LSR(rst_c), 
    .CLK(clk), .CIN0(\voltageGetter.modGen.n13761 ), 
    .CIN1(\voltageGetter.modGen.n17350 ), .Q0(\modIndex[7] ), 
    .F0(\voltageGetter.modGen.n133[31] ), 
    .COUT0(\voltageGetter.modGen.n17350 ));
  voltageGetter_modGen_SLICE_15 \voltageGetter.modGen.SLICE_15 ( 
    .DI1(\voltageGetter.modGen.n133[30] ), 
    .DI0(\voltageGetter.modGen.n133[29] ), .D1(\voltageGetter.modGen.n17347 ), 
    .C1(\modIndex[6] ), .D0(\voltageGetter.modGen.n13759 ), .C0(\modIndex[5] ), 
    .LSR(rst_c), .CLK(clk), .CIN0(\voltageGetter.modGen.n13759 ), 
    .CIN1(\voltageGetter.modGen.n17347 ), .Q0(\modIndex[5] ), 
    .Q1(\modIndex[6] ), .F0(\voltageGetter.modGen.n133[29] ), 
    .F1(\voltageGetter.modGen.n133[30] ), 
    .COUT1(\voltageGetter.modGen.n13761 ), 
    .COUT0(\voltageGetter.modGen.n17347 ));
  voltageGetter_modGen_SLICE_16 \voltageGetter.modGen.SLICE_16 ( 
    .DI1(\voltageGetter.modGen.n133[28] ), 
    .DI0(\voltageGetter.modGen.n133[27] ), .D1(\voltageGetter.modGen.n17344 ), 
    .C1(\modIndex[4] ), .D0(\voltageGetter.modGen.n13757 ), .C0(\modIndex[3] ), 
    .LSR(rst_c), .CLK(clk), .CIN0(\voltageGetter.modGen.n13757 ), 
    .CIN1(\voltageGetter.modGen.n17344 ), .Q0(\modIndex[3] ), 
    .Q1(\modIndex[4] ), .F0(\voltageGetter.modGen.n133[27] ), 
    .F1(\voltageGetter.modGen.n133[28] ), 
    .COUT1(\voltageGetter.modGen.n13759 ), 
    .COUT0(\voltageGetter.modGen.n17344 ));
  voltageGetter_accumPhase_SLICE_17 \voltageGetter.accumPhase.SLICE_17 ( 
    .D1(\voltageGetter.accumPhase.n17269 ), 
    .C1(\voltageGetter.accumPhase.addVal[10] ), 
    .B1(\voltageGetter.accumPhase.accum[10] ), 
    .D0(\voltageGetter.accumPhase.n13693 ), 
    .C0(\voltageGetter.accumPhase.addVal[9] ), 
    .B0(\voltageGetter.accumPhase.accum[9] ), 
    .CIN0(\voltageGetter.accumPhase.n13693 ), 
    .CIN1(\voltageGetter.accumPhase.n17269 ), 
    .F0(\voltageGetter.accumPhase.toAccum[9] ), 
    .F1(\voltageGetter.accumPhase.toAccum[10] ), 
    .COUT1(\voltageGetter.accumPhase.n13695 ), 
    .COUT0(\voltageGetter.accumPhase.n17269 ));
  voltageGetter_accumPhase_SLICE_18 \voltageGetter.accumPhase.SLICE_18 ( 
    .D1(\voltageGetter.accumPhase.n17266 ), 
    .C1(\voltageGetter.accumPhase.addVal[8] ), 
    .B1(\voltageGetter.accumPhase.accum[8] ), 
    .D0(\voltageGetter.accumPhase.n13691 ), 
    .C0(\voltageGetter.accumPhase.addVal[7] ), 
    .B0(\voltageGetter.accumPhase.accum[7] ), 
    .CIN0(\voltageGetter.accumPhase.n13691 ), 
    .CIN1(\voltageGetter.accumPhase.n17266 ), 
    .F0(\voltageGetter.accumPhase.toAccum[7] ), 
    .F1(\voltageGetter.accumPhase.toAccum[8] ), 
    .COUT1(\voltageGetter.accumPhase.n13693 ), 
    .COUT0(\voltageGetter.accumPhase.n17266 ));
  voltageGetter_accumPhase_SLICE_19 \voltageGetter.accumPhase.SLICE_19 ( 
    .D1(\voltageGetter.accumPhase.n17263 ), 
    .C1(\voltageGetter.accumPhase.addVal[6] ), 
    .B1(\voltageGetter.accumPhase.accum[6] ), 
    .D0(\voltageGetter.accumPhase.n13689 ), 
    .C0(\voltageGetter.accumPhase.addVal[5] ), 
    .B0(\voltageGetter.accumPhase.accum[5] ), 
    .CIN0(\voltageGetter.accumPhase.n13689 ), 
    .CIN1(\voltageGetter.accumPhase.n17263 ), 
    .F0(\voltageGetter.accumPhase.toAccum[5] ), 
    .F1(\voltageGetter.accumPhase.toAccum[6] ), 
    .COUT1(\voltageGetter.accumPhase.n13691 ), 
    .COUT0(\voltageGetter.accumPhase.n17263 ));
  voltageGetter_accumPhase_SLICE_20 \voltageGetter.accumPhase.SLICE_20 ( 
    .D1(\voltageGetter.accumPhase.n17260 ), 
    .C1(\voltageGetter.accumPhase.addVal[4] ), 
    .B1(\voltageGetter.accumPhase.accum[4] ), 
    .D0(\voltageGetter.accumPhase.n13687 ), 
    .C0(\voltageGetter.accumPhase.addVal[3] ), 
    .B0(\voltageGetter.accumPhase.accum[3] ), 
    .CIN0(\voltageGetter.accumPhase.n13687 ), 
    .CIN1(\voltageGetter.accumPhase.n17260 ), 
    .F0(\voltageGetter.accumPhase.toAccum[3] ), 
    .F1(\voltageGetter.accumPhase.toAccum[4] ), 
    .COUT1(\voltageGetter.accumPhase.n13689 ), 
    .COUT0(\voltageGetter.accumPhase.n17260 ));
  voltageGetter_accumPhase_SLICE_21 \voltageGetter.accumPhase.SLICE_21 ( 
    .DI1(\voltageGetter.accumPhase.toAccum[2] ), 
    .DI0(\voltageGetter.accumPhase.toAccum[1] ), 
    .D1(\voltageGetter.accumPhase.n17257 ), 
    .C1(\voltageGetter.accumPhase.addVal[2] ), 
    .B1(\voltageGetter.accumPhase.accum[2] ), 
    .D0(\voltageGetter.accumPhase.n13685 ), 
    .C0(\voltageGetter.accumPhase.addVal[1] ), 
    .B0(\voltageGetter.accumPhase.accum[1] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.n13685 ), 
    .CIN1(\voltageGetter.accumPhase.n17257 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][1] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][2] )
    , .F0(\voltageGetter.accumPhase.toAccum[1] ), 
    .F1(\voltageGetter.accumPhase.toAccum[2] ), 
    .COUT1(\voltageGetter.accumPhase.n13687 ), 
    .COUT0(\voltageGetter.accumPhase.n17257 ));
  voltageGetter_accumPhase_SLICE_22 \voltageGetter.accumPhase.SLICE_22 ( 
    .DI1(\voltageGetter.accumPhase.toAccum[0] ), 
    .D1(\voltageGetter.accumPhase.n17254 ), 
    .C1(\voltageGetter.accumPhase.addVal[0] ), 
    .B1(\voltageGetter.accumPhase.accum[0] ), .LSR(rst_c), .CLK(clk), 
    .CIN1(\voltageGetter.accumPhase.n17254 ), 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][0] )
    , .F1(\voltageGetter.accumPhase.toAccum[0] ), 
    .COUT1(\voltageGetter.accumPhase.n13685 ), 
    .COUT0(\voltageGetter.accumPhase.n17254 ));
  voltageGetter_accumPhase_SLICE_23 \voltageGetter.accumPhase.SLICE_23 ( 
    .DI0(\voltageGetter.accumPhase.toAccum[31] ), 
    .D1(\voltageGetter.accumPhase.n17419 ), 
    .D0(\voltageGetter.accumPhase.n13715 ), .B0(\carIndex[7] ), .LSR(rst_c), 
    .CLK(clk), .CIN0(\voltageGetter.accumPhase.n13715 ), 
    .CIN1(\voltageGetter.accumPhase.n17419 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.B_Re_msb ), 
    .F0(\voltageGetter.accumPhase.toAccum[31] ), 
    .COUT0(\voltageGetter.accumPhase.n17419 ));
  voltageGetter_accumPhase_SLICE_24 \voltageGetter.accumPhase.SLICE_24 ( 
    .DI1(\voltageGetter.accumPhase.toAccum[30] ), 
    .DI0(\voltageGetter.accumPhase.toAccum[29] ), 
    .D1(\voltageGetter.accumPhase.n17416 ), .B1(\carIndex[6] ), 
    .D0(\voltageGetter.accumPhase.n13713 ), .B0(\carIndex[5] ), .LSR(rst_c), 
    .CLK(clk), .CIN0(\voltageGetter.accumPhase.n13713 ), 
    .CIN1(\voltageGetter.accumPhase.n17416 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][29] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][30] )
    , .F0(\voltageGetter.accumPhase.toAccum[29] ), 
    .F1(\voltageGetter.accumPhase.toAccum[30] ), 
    .COUT1(\voltageGetter.accumPhase.n13715 ), 
    .COUT0(\voltageGetter.accumPhase.n17416 ));
  voltageGetter_accumPhase_SLICE_25 \voltageGetter.accumPhase.SLICE_25 ( 
    .DI1(\voltageGetter.accumPhase.toAccum[28] ), 
    .DI0(\voltageGetter.accumPhase.toAccum[27] ), 
    .D1(\voltageGetter.accumPhase.n17413 ), .B1(\carIndex[4] ), 
    .D0(\voltageGetter.accumPhase.n13711 ), .B0(\carIndex[3] ), .LSR(rst_c), 
    .CLK(clk), .CIN0(\voltageGetter.accumPhase.n13711 ), 
    .CIN1(\voltageGetter.accumPhase.n17413 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][27] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][28] )
    , .F0(\voltageGetter.accumPhase.toAccum[27] ), 
    .F1(\voltageGetter.accumPhase.toAccum[28] ), 
    .COUT1(\voltageGetter.accumPhase.n13713 ), 
    .COUT0(\voltageGetter.accumPhase.n17413 ));
  voltageGetter_accumPhase_SLICE_26 \voltageGetter.accumPhase.SLICE_26 ( 
    .DI1(\voltageGetter.accumPhase.toAccum[26] ), 
    .DI0(\voltageGetter.accumPhase.toAccum[25] ), 
    .D1(\voltageGetter.accumPhase.n17410 ), .B1(\carIndex[2] ), 
    .D0(\voltageGetter.accumPhase.n13709 ), .B0(\carIndex[1] ), .LSR(rst_c), 
    .CLK(clk), .CIN0(\voltageGetter.accumPhase.n13709 ), 
    .CIN1(\voltageGetter.accumPhase.n17410 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][25] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][26] )
    , .F0(\voltageGetter.accumPhase.toAccum[25] ), 
    .F1(\voltageGetter.accumPhase.toAccum[26] ), 
    .COUT1(\voltageGetter.accumPhase.n13711 ), 
    .COUT0(\voltageGetter.accumPhase.n17410 ));
  voltageGetter_accumPhase_SLICE_27 \voltageGetter.accumPhase.SLICE_27 ( 
    .DI1(\voltageGetter.accumPhase.toAccum[24] ), 
    .DI0(\voltageGetter.accumPhase.toAccum[23] ), 
    .D1(\voltageGetter.accumPhase.n17407 ), .B1(\carIndex[0] ), 
    .D0(\voltageGetter.accumPhase.n13707 ), 
    .B0(\voltageGetter.accumPhase.accum[23] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.n13707 ), 
    .CIN1(\voltageGetter.accumPhase.n17407 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][23] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][24] )
    , .F0(\voltageGetter.accumPhase.toAccum[23] ), 
    .F1(\voltageGetter.accumPhase.toAccum[24] ), 
    .COUT1(\voltageGetter.accumPhase.n13709 ), 
    .COUT0(\voltageGetter.accumPhase.n17407 ));
  voltageGetter_accumPhase_SLICE_28 \voltageGetter.accumPhase.SLICE_28 ( 
    .DI1(\voltageGetter.accumPhase.toAccum[22] ), 
    .DI0(\voltageGetter.accumPhase.toAccum[21] ), 
    .D1(\voltageGetter.accumPhase.n17404 ), 
    .B1(\voltageGetter.accumPhase.accum[22] ), 
    .D0(\voltageGetter.accumPhase.n13705 ), 
    .B0(\voltageGetter.accumPhase.accum[21] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.n13705 ), 
    .CIN1(\voltageGetter.accumPhase.n17404 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][21] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][22] )
    , .F0(\voltageGetter.accumPhase.toAccum[21] ), 
    .F1(\voltageGetter.accumPhase.toAccum[22] ), 
    .COUT1(\voltageGetter.accumPhase.n13707 ), 
    .COUT0(\voltageGetter.accumPhase.n17404 ));
  voltageGetter_accumPhase_SLICE_29 \voltageGetter.accumPhase.SLICE_29 ( 
    .DI1(\voltageGetter.accumPhase.toAccum[20] ), 
    .DI0(\voltageGetter.accumPhase.toAccum[19] ), 
    .D1(\voltageGetter.accumPhase.n17401 ), 
    .C1(\voltageGetter.accumPhase.addVal[20] ), 
    .B1(\voltageGetter.accumPhase.accum[20] ), 
    .D0(\voltageGetter.accumPhase.n13703 ), 
    .C0(\voltageGetter.accumPhase.addVal[19] ), 
    .B0(\voltageGetter.accumPhase.accum[19] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.n13703 ), 
    .CIN1(\voltageGetter.accumPhase.n17401 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][19] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][20] )
    , .F0(\voltageGetter.accumPhase.toAccum[19] ), 
    .F1(\voltageGetter.accumPhase.toAccum[20] ), 
    .COUT1(\voltageGetter.accumPhase.n13705 ), 
    .COUT0(\voltageGetter.accumPhase.n17401 ));
  voltageGetter_accumPhase_SLICE_30 \voltageGetter.accumPhase.SLICE_30 ( 
    .DI1(\voltageGetter.accumPhase.toAccum[18] ), 
    .DI0(\voltageGetter.accumPhase.toAccum[17] ), 
    .D1(\voltageGetter.accumPhase.n17398 ), 
    .C1(\voltageGetter.accumPhase.addVal[18] ), 
    .B1(\voltageGetter.accumPhase.accum[18] ), 
    .D0(\voltageGetter.accumPhase.n13701 ), 
    .C0(\voltageGetter.accumPhase.addVal[17] ), 
    .B0(\voltageGetter.accumPhase.accum[17] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.n13701 ), 
    .CIN1(\voltageGetter.accumPhase.n17398 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][17] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][18] )
    , .F0(\voltageGetter.accumPhase.toAccum[17] ), 
    .F1(\voltageGetter.accumPhase.toAccum[18] ), 
    .COUT1(\voltageGetter.accumPhase.n13703 ), 
    .COUT0(\voltageGetter.accumPhase.n17398 ));
  voltageGetter_accumPhase_SLICE_31 \voltageGetter.accumPhase.SLICE_31 ( 
    .DI1(\voltageGetter.accumPhase.toAccum[16] ), 
    .D1(\voltageGetter.accumPhase.n17278 ), 
    .C1(\voltageGetter.accumPhase.addVal[16] ), 
    .B1(\voltageGetter.accumPhase.accum[16] ), 
    .D0(\voltageGetter.accumPhase.n13699 ), 
    .C0(\voltageGetter.accumPhase.addVal[15] ), 
    .B0(\voltageGetter.accumPhase.accum[15] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.n13699 ), 
    .CIN1(\voltageGetter.accumPhase.n17278 ), 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][16] )
    , .F0(\voltageGetter.accumPhase.toAccum[15] ), 
    .F1(\voltageGetter.accumPhase.toAccum[16] ), 
    .COUT1(\voltageGetter.accumPhase.n13701 ), 
    .COUT0(\voltageGetter.accumPhase.n17278 ));
  voltageGetter_accumPhase_SLICE_32 \voltageGetter.accumPhase.SLICE_32 ( 
    .D1(\voltageGetter.accumPhase.n17275 ), 
    .C1(\voltageGetter.accumPhase.addVal[14] ), 
    .B1(\voltageGetter.accumPhase.accum[14] ), 
    .D0(\voltageGetter.accumPhase.n13697 ), 
    .C0(\voltageGetter.accumPhase.addVal[13] ), 
    .B0(\voltageGetter.accumPhase.accum[13] ), 
    .CIN0(\voltageGetter.accumPhase.n13697 ), 
    .CIN1(\voltageGetter.accumPhase.n17275 ), 
    .F0(\voltageGetter.accumPhase.toAccum[13] ), 
    .F1(\voltageGetter.accumPhase.toAccum[14] ), 
    .COUT1(\voltageGetter.accumPhase.n13699 ), 
    .COUT0(\voltageGetter.accumPhase.n17275 ));
  voltageGetter_accumPhase_SLICE_33 \voltageGetter.accumPhase.SLICE_33 ( 
    .D1(\voltageGetter.accumPhase.n17272 ), 
    .C1(\voltageGetter.accumPhase.addVal[12] ), 
    .B1(\voltageGetter.accumPhase.accum[12] ), 
    .D0(\voltageGetter.accumPhase.n13695 ), 
    .C0(\voltageGetter.accumPhase.addVal[11] ), 
    .B0(\voltageGetter.accumPhase.accum[11] ), 
    .CIN0(\voltageGetter.accumPhase.n13695 ), 
    .CIN1(\voltageGetter.accumPhase.n17272 ), 
    .F0(\voltageGetter.accumPhase.toAccum[11] ), 
    .F1(\voltageGetter.accumPhase.toAccum[12] ), 
    .COUT1(\voltageGetter.accumPhase.n13697 ), 
    .COUT0(\voltageGetter.accumPhase.n17272 ));

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_34
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_34 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][4] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17353 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[1] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[0] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17353 )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[4] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][4] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13656 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17353 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_35
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_35 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][16] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][15] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17371 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[12] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13666 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[12] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[11] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13666 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17371 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[15] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[16] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][15] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][16] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13668 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17371 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_36
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_36 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][10] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][9] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17362 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[7] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[6] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13660 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[6] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[5] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13660 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17362 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[9] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[10] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][9] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][10] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13662 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17362 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_37
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_37 
    ( 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][31] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17395 )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13682 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[27] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13682 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17395 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[31] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][31] )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17395 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_38
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_38 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][14] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][13] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17368 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[11] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[10] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13664 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[10] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[9] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13664 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17368 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[13] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[14] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][13] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][14] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13666 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17368 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_39
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_39 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][12] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][11] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17365 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[9] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[8] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13662 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[8] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[7] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13662 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17365 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[11] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[12] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][11] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][12] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13664 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17365 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_40
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_40 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][30] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][29] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17392 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[26] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13680 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[25] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13680 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17392 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[29] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[30] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][29] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][30] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13682 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17392 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_41
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_41 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][28] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][27] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17389 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[24] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13678 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[23] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13678 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17389 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[27] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[28] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][27] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][28] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13680 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17389 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_42
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_42 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][26] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][25] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17386 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[22] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13676 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[21] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13676 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17386 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[25] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[26] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][25] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][26] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13678 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17386 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_43
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_43 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][24] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][23] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17383 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[20] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13674 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[19] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13674 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17383 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[23] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[24] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][23] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][24] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13676 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17383 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_44
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_44 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][22] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][21] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17380 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[18] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13672 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[17] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13672 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17380 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[21] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[22] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][21] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][22] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13674 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17380 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_45
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_45 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][20] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][19] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17377 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[16] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13670 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[15] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13670 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17377 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[19] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[20] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][19] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][20] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13672 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17377 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_46
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_46 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][6] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][5] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17356 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[3] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[2] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13656 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[2] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[1] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13656 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17356 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[5] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[6] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][5] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][6] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13658 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17356 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_47
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_47 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][18] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][17] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17374 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[14] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13668 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[13] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13668 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17374 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[17] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[18] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][17] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][18] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13670 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17374 )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_48
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_48 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][8] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][7] )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17359 )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[5] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[4] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13658 )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[4] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[3] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13658 )
    , 
    .CIN1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17359 )
    , 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[7] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[8] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][7] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][8] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n13660 )
    , 
    .COUT0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n17359 )
    );
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_49 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_49 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[15] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[14] )
    , .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17299 ), 
    .C1(\voltageGetter.accumPhase.toAccum[15] ), 
    .B1(\voltageGetter.accumPhase.fmMac.mulRes[15] ), 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13728 ), 
    .C0(\voltageGetter.accumPhase.toAccum[14] ), 
    .B0(\voltageGetter.accumPhase.fmMac.mulRes[14] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13728 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17299 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][14] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][15] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[14] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[15] )
    , 
    .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[16] )
    , .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17299 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_50 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_50 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[13] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[12] )
    , .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17296 ), 
    .C1(\voltageGetter.accumPhase.toAccum[13] ), 
    .B1(\voltageGetter.accumPhase.fmMac.mulRes[13] ), 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13726 ), 
    .C0(\voltageGetter.accumPhase.toAccum[12] ), 
    .B0(\voltageGetter.accumPhase.fmMac.mulRes[12] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13726 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17296 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][12] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][13] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[12] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[13] )
    , .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13728 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17296 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_51 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_51 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[11] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[10] )
    , .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17293 ), 
    .C1(\voltageGetter.accumPhase.toAccum[11] ), 
    .B1(\voltageGetter.accumPhase.fmMac.mulRes[11] ), 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13724 ), 
    .C0(\voltageGetter.accumPhase.toAccum[10] ), 
    .B0(\voltageGetter.accumPhase.fmMac.mulRes[10] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13724 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17293 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][10] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][11] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[10] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[11] )
    , .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13726 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17293 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_52 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_52 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[9] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[8] )
    , .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17290 ), 
    .C1(\voltageGetter.accumPhase.toAccum[9] ), 
    .B1(\voltageGetter.accumPhase.fmMac.mulRes[9] ), 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13722 ), 
    .C0(\voltageGetter.accumPhase.toAccum[8] ), 
    .B0(\voltageGetter.accumPhase.fmMac.mulRes[8] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13722 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17290 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][8] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][9] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[8] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[9] )
    , .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13724 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17290 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_53 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_53 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[7] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[6] )
    , .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17287 ), 
    .C1(\voltageGetter.accumPhase.toAccum[7] ), 
    .B1(\voltageGetter.accumPhase.fmMac.mulRes[7] ), 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13720 ), 
    .C0(\voltageGetter.accumPhase.toAccum[6] ), 
    .B0(\voltageGetter.accumPhase.fmMac.mulRes[6] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13720 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17287 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][6] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][7] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[6] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[7] )
    , .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13722 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17287 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_54 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_54 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[5] )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[4] )
    , .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17284 ), 
    .C1(\voltageGetter.accumPhase.toAccum[5] ), 
    .B1(\voltageGetter.accumPhase.fmMac.mulRes[5] ), 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13718 ), 
    .C0(\voltageGetter.accumPhase.toAccum[4] ), 
    .B0(\voltageGetter.accumPhase.fmMac.mulRes[4] ), .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13718 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17284 ), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][4] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][5] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[4] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[5] )
    , .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13720 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17284 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_55 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_55 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[3] )
    , .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17281 ), 
    .C1(\voltageGetter.accumPhase.toAccum[3] ), 
    .B1(\voltageGetter.accumPhase.fmMac.mulRes[3] ), .LSR(rst_c), .CLK(clk), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17281 ), 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][3] )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[3] )
    , .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13718 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17281 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_56 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_56 ( 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[31] ), 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17443 ), 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13778 ), 
    .C0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.B_Re_msb ), 
    .B0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.A_Re_msb ), 
    .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13778 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17443 ), 
    .Q0(\voltageGetter.accumPhase.nextAccum[31] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[31] ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17443 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_57 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_57 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[30] ), 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[29] ), 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17440 ), 
    .C1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][30] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][30] )
    , .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13776 ), 
    .C0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][29] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][29] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13776 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17440 ), 
    .Q0(\voltageGetter.accumPhase.nextAccum[29] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[30] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[29] ), 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[30] ), 
    .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13778 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17440 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_58 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_58 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[28] ), 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[27] ), 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17437 ), 
    .C1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][28] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][28] )
    , .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13774 ), 
    .C0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][27] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][27] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13774 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17437 ), 
    .Q0(\voltageGetter.accumPhase.nextAccum[27] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[28] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[27] ), 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[28] ), 
    .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13776 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17437 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_59 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_59 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[26] ), 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[25] ), 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17434 ), 
    .C1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][26] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][26] )
    , .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13772 ), 
    .C0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][25] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][25] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13772 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17434 ), 
    .Q0(\voltageGetter.accumPhase.nextAccum[25] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[26] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[25] ), 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[26] ), 
    .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13774 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17434 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_60 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_60 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[24] ), 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[23] ), 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17431 ), 
    .C1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][24] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][24] )
    , .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13770 ), 
    .C0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][23] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][23] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13770 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17431 ), 
    .Q0(\voltageGetter.accumPhase.nextAccum[23] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[24] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[23] ), 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[24] ), 
    .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13772 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17431 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_61 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_61 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[22] ), 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[21] ), 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17428 ), 
    .C1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][22] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][22] )
    , .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13768 ), 
    .C0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][21] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][21] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13768 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17428 ), 
    .Q0(\voltageGetter.accumPhase.nextAccum[21] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[22] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[21] ), 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[22] ), 
    .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13770 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17428 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_62 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_62 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[20] ), 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[19] ), 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17425 ), 
    .C1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][20] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][20] )
    , .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13766 ), 
    .C0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][19] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][19] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13766 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17425 ), 
    .Q0(\voltageGetter.accumPhase.nextAccum[19] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[20] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[19] ), 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[20] ), 
    .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13768 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17425 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_63 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_63 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[18] ), 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[17] ), 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17422 ), 
    .C1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][18] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][18] )
    , .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13764 ), 
    .C0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][17] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][17] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13764 ), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17422 ), 
    .Q0(\voltageGetter.accumPhase.nextAccum[17] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[18] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[17] ), 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[18] ), 
    .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13766 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17422 ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_64 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_64 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[16] ), 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17251 ), 
    .C1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.B_Re_pipe[0][16] )
    , 
    .B1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][16] )
    , 
    .B0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][16] )
    , .LSR(rst_c), .CLK(clk), 
    .CIN1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17251 ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[16] ), 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.ApB_Re[16] ), 
    .COUT1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n13764 ), 
    .COUT0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.n17251 ));
  SLICE_65 SLICE_65( .DI1(\recVal[1].sig_015.FeedThruLUT ), 
    .DI0(\recVal[0].sig_000.FeedThruLUT ), .D1(\recVal[1] ), .D0(\recVal[0] ), 
    .CE(n7120), .LSR(rst_c), .CLK(clk), .Q0(\capturedVal[0] ), 
    .Q1(\capturedVal[1] ), .F0(\recVal[0].sig_000.FeedThruLUT ), 
    .F1(\recVal[1].sig_015.FeedThruLUT ));
  SLICE_66 SLICE_66( .DI1(\recVal[14].sig_002.FeedThruLUT ), 
    .DI0(\recVal[15].sig_001.FeedThruLUT ), .D1(\recVal[14] ), 
    .D0(\recVal[15] ), .CE(n7120), .LSR(rst_c), .CLK(clk), 
    .Q0(\capturedVal[15] ), .Q1(\capturedVal[14] ), 
    .F0(\recVal[15].sig_001.FeedThruLUT ), 
    .F1(\recVal[14].sig_002.FeedThruLUT ));
  SLICE_68 SLICE_68( .DI1(\recVal[12].sig_004.FeedThruLUT ), 
    .DI0(\recVal[13].sig_003.FeedThruLUT ), .D1(\recVal[12] ), 
    .D0(\recVal[13] ), .CE(n7120), .LSR(rst_c), .CLK(clk), 
    .Q0(\capturedVal[13] ), .Q1(\capturedVal[12] ), 
    .F0(\recVal[13].sig_003.FeedThruLUT ), 
    .F1(\recVal[12].sig_004.FeedThruLUT ));
  SLICE_70 SLICE_70( .DI1(\recVal[10].sig_006.FeedThruLUT ), 
    .DI0(\recVal[11].sig_005.FeedThruLUT ), .D1(\recVal[10] ), 
    .D0(\recVal[11] ), .CE(n7120), .LSR(rst_c), .CLK(clk), 
    .Q0(\capturedVal[11] ), .Q1(\capturedVal[10] ), 
    .F0(\recVal[11].sig_005.FeedThruLUT ), 
    .F1(\recVal[10].sig_006.FeedThruLUT ));
  SLICE_72 SLICE_72( .DI1(\recVal[8].sig_008.FeedThruLUT ), 
    .DI0(\recVal[9].sig_007.FeedThruLUT ), .D1(\recVal[8] ), .C0(\recVal[9] ), 
    .CE(n7120), .LSR(rst_c), .CLK(clk), .Q0(\capturedVal[9] ), 
    .Q1(\capturedVal[8] ), .F0(\recVal[9].sig_007.FeedThruLUT ), 
    .F1(\recVal[8].sig_008.FeedThruLUT ));
  SLICE_74 SLICE_74( .DI1(\recVal[6].sig_010.FeedThruLUT ), 
    .DI0(\recVal[7].sig_009.FeedThruLUT ), .D1(\recVal[6] ), .D0(\recVal[7] ), 
    .CE(n7120), .LSR(rst_c), .CLK(clk), .Q0(\capturedVal[7] ), 
    .Q1(\capturedVal[6] ), .F0(\recVal[7].sig_009.FeedThruLUT ), 
    .F1(\recVal[6].sig_010.FeedThruLUT ));
  SLICE_76 SLICE_76( .DI1(\recVal[4].sig_012.FeedThruLUT ), 
    .DI0(\recVal[5].sig_011.FeedThruLUT ), .D1(\recVal[4] ), .D0(\recVal[5] ), 
    .CE(n7120), .LSR(rst_c), .CLK(clk), .Q0(\capturedVal[5] ), 
    .Q1(\capturedVal[4] ), .F0(\recVal[5].sig_011.FeedThruLUT ), 
    .F1(\recVal[4].sig_012.FeedThruLUT ));
  SLICE_78 SLICE_78( .DI1(\recVal[2].sig_014.FeedThruLUT ), 
    .DI0(\recVal[3].sig_013.FeedThruLUT ), .D1(\recVal[2] ), .D0(\recVal[3] ), 
    .CE(n7120), .LSR(rst_c), .CLK(clk), .Q0(\capturedVal[3] ), 
    .Q1(\capturedVal[2] ), .F0(\recVal[3].sig_013.FeedThruLUT ), 
    .F1(\recVal[2].sig_014.FeedThruLUT ));
  SLICE_81 SLICE_81( .DI1(\recVal[13].sig_017.FeedThruLUT ), 
    .DI0(\recVal[14].sig_016.FeedThruLUT ), .D1(\recVal[13] ), 
    .D0(\recVal[14] ), .CE(mCS_c), .LSR(rst_c), .CLK(msck_c), 
    .Q0(\recVal[15] ), .Q1(\recVal[14] ), 
    .F0(\recVal[14].sig_016.FeedThruLUT ), 
    .F1(\recVal[13].sig_017.FeedThruLUT ));
  SLICE_83 SLICE_83( .DI1(\recVal[11].sig_019.FeedThruLUT ), 
    .DI0(\recVal[12].sig_018.FeedThruLUT ), .D1(\recVal[11] ), 
    .D0(\recVal[12] ), .CE(mCS_c), .LSR(rst_c), .CLK(msck_c), 
    .Q0(\recVal[13] ), .Q1(\recVal[12] ), 
    .F0(\recVal[12].sig_018.FeedThruLUT ), 
    .F1(\recVal[11].sig_019.FeedThruLUT ));
  SLICE_85 SLICE_85( .DI1(\recVal[9].sig_021.FeedThruLUT ), 
    .DI0(\recVal[10].sig_020.FeedThruLUT ), .D1(\recVal[9] ), 
    .D0(\recVal[10] ), .CE(mCS_c), .LSR(rst_c), .CLK(msck_c), 
    .Q0(\recVal[11] ), .Q1(\recVal[10] ), 
    .F0(\recVal[10].sig_020.FeedThruLUT ), 
    .F1(\recVal[9].sig_021.FeedThruLUT ));
  SLICE_87 SLICE_87( .DI1(\recVal[7].sig_023.FeedThruLUT ), 
    .DI0(\recVal[8].sig_022.FeedThruLUT ), .D1(\recVal[7] ), .D0(\recVal[8] ), 
    .CE(mCS_c), .LSR(rst_c), .CLK(msck_c), .Q0(\recVal[9] ), .Q1(\recVal[8] ), 
    .F0(\recVal[8].sig_022.FeedThruLUT ), .F1(\recVal[7].sig_023.FeedThruLUT ));
  SLICE_89 SLICE_89( .DI1(\recVal[5].sig_025.FeedThruLUT ), 
    .DI0(\recVal[6].sig_024.FeedThruLUT ), .D1(\recVal[5] ), .D0(\recVal[6] ), 
    .CE(mCS_c), .LSR(rst_c), .CLK(msck_c), .Q0(\recVal[7] ), .Q1(\recVal[6] ), 
    .F0(\recVal[6].sig_024.FeedThruLUT ), .F1(\recVal[5].sig_025.FeedThruLUT ));
  SLICE_91 SLICE_91( .DI1(\recVal[3].sig_027.FeedThruLUT ), 
    .DI0(\recVal[4].sig_026.FeedThruLUT ), .D1(\recVal[3] ), .D0(\recVal[4] ), 
    .CE(mCS_c), .LSR(rst_c), .CLK(msck_c), .Q0(\recVal[5] ), .Q1(\recVal[4] ), 
    .F0(\recVal[4].sig_026.FeedThruLUT ), .F1(\recVal[3].sig_027.FeedThruLUT ));
  SLICE_93 SLICE_93( .DI1(\recVal[1].sig_029.FeedThruLUT ), 
    .DI0(\recVal[2].sig_028.FeedThruLUT ), .D1(\recVal[1] ), .D0(\recVal[2] ), 
    .CE(mCS_c), .LSR(rst_c), .CLK(msck_c), .Q0(\recVal[3] ), .Q1(\recVal[2] ), 
    .F0(\recVal[2].sig_028.FeedThruLUT ), .F1(\recVal[1].sig_029.FeedThruLUT ));
  SLICE_95 SLICE_95( .DI1(\msdi_c.sig_031.FeedThruLUT ), 
    .DI0(\recVal[0].sig_030.FeedThruLUT ), .D1(msdi_c), .D0(\recVal[0] ), 
    .CE(mCS_c), .LSR(rst_c), .CLK(msck_c), .Q0(\recVal[1] ), .Q1(\recVal[0] ), 
    .F0(\recVal[0].sig_030.FeedThruLUT ), .F1(\msdi_c.sig_031.FeedThruLUT ));
  toSpeak_SLICE_97 \toSpeak.SLICE_97 ( .DI1(\toSpeak.n4286 ), 
    .DI0(\toSpeak.n6439 ), .D1(\toSpeak.n4258[0] ), .C1(start), .D0(start), 
    .C0(\toSpeak.n4258[0] ), .B0(\toSpeak.LDAC_N_433 ), .LSR(\toSpeak.n4374 ), 
    .CLK(clk), .Q0(\toSpeak.n4258[0] ), .Q1(\toSpeak.n4258[1] ), 
    .F0(\toSpeak.n6439 ), .F1(\toSpeak.n4286 ));
  toSpeak_SLICE_100 \toSpeak.SLICE_100 ( .DI1(\toSpeak.n32[1] ), 
    .DI0(\toSpeak.n32[0] ), .D1(\toSpeak.sck_N_428 ), 
    .C1(\toSpeak.shiftCount[1] ), .B1(\toSpeak.shiftCount[0] ), 
    .C0(\toSpeak.sck_N_428 ), .A0(\toSpeak.shiftCount[0] ), .LSR(rst_c), 
    .CLK(clk), .Q0(\toSpeak.shiftCount[0] ), .Q1(\toSpeak.shiftCount[1] ), 
    .F0(\toSpeak.n32[0] ), .F1(\toSpeak.n32[1] ));
  toSpeak_SLICE_101 \toSpeak.SLICE_101 ( .DI1(\toSpeak.nextVShiftOut[1] ), 
    .DI0(\toSpeak.nextVShiftOut[0] ), .D1(volVal_c_1), .C1(\toSpeak.n4318 ), 
    .B1(\toSpeak.sck_N_428 ), .A1(\toSpeak.vShiftOut[0] ), .D0(volVal_c_0), 
    .C0(\toSpeak.sck_N_428 ), .B0(\toSpeak.n4318 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\toSpeak.vShiftOut[0] ), .Q1(\toSpeak.vShiftOut[1] ), 
    .F0(\toSpeak.nextVShiftOut[0] ), .F1(\toSpeak.nextVShiftOut[1] ));
  toSpeak_SLICE_103 \toSpeak.SLICE_103 ( .DI1(\toSpeak.n32[2] ), 
    .DI0(\toSpeak.n32[3] ), .D1(\toSpeak.sck_N_428 ), 
    .C1(\toSpeak.shiftCount[2] ), .B1(\toSpeak.shiftCount[0] ), 
    .A1(\toSpeak.shiftCount[1] ), .D0(\toSpeak.n13638 ), 
    .C0(\toSpeak.sck_N_428 ), .B0(\toSpeak.shiftCount[3] ), .LSR(rst_c), 
    .CLK(clk), .Q0(\toSpeak.shiftCount[3] ), .Q1(\toSpeak.shiftCount[2] ), 
    .F0(\toSpeak.n32[3] ), .F1(\toSpeak.n32[2] ));
  toSpeak_SLICE_106 \toSpeak.SLICE_106 ( 
    .DI1(\toSpeak.n4258[7].sig_034.FeedThruLUT ), 
    .DI0(\toSpeak.LDAC_N_432.sig_033.FeedThruLUT ), .D1(\toSpeak.n4258[7] ), 
    .D0(\toSpeak.LDAC_N_432 ), .LSR(\toSpeak.n4374 ), .CLK(clk), 
    .Q0(\toSpeak.LDAC_N_433 ), .Q1(\toSpeak.LDAC_N_432 ), 
    .F0(\toSpeak.LDAC_N_432.sig_033.FeedThruLUT ), 
    .F1(\toSpeak.n4258[7].sig_034.FeedThruLUT ));
  toSpeak_SLICE_108 \toSpeak.SLICE_108 ( 
    .DI1(\toSpeak.n4258[3].sig_036.FeedThruLUT ), .DI0(\toSpeak.n4294 ), 
    .C1(\toSpeak.n4258[3] ), .D0(\toSpeak.sck_N_428 ), .C0(\toSpeak.n9 ), 
    .LSR(\toSpeak.n4374 ), .CLK(clk), .Q0(\toSpeak.n4258[7] ), 
    .Q1(\toSpeak.n4258[4] ), .F0(\toSpeak.n4294 ), 
    .F1(\toSpeak.n4258[3].sig_036.FeedThruLUT ));
  toSpeak_SLICE_112 \toSpeak.SLICE_112 ( 
    .DI1(\toSpeak.n4258[1].sig_038.FeedThruLUT ), 
    .DI0(\toSpeak.n4258[2].sig_037.FeedThruLUT ), .D1(\toSpeak.n4258[1] ), 
    .D0(\toSpeak.n4258[2] ), .LSR(\toSpeak.n4374 ), .CLK(clk), 
    .Q0(\toSpeak.n4258[3] ), .Q1(\toSpeak.n4258[2] ), 
    .F0(\toSpeak.n4258[2].sig_037.FeedThruLUT ), 
    .F1(\toSpeak.n4258[1].sig_038.FeedThruLUT ));
  toSpeak_SLICE_115 \toSpeak.SLICE_115 ( .DI1(\toSpeak.nextVShiftOut[15] ), 
    .DI0(\toSpeak.nextVShiftOut[14] ), .D1(\toSpeak.sck_N_428 ), 
    .C1(\toSpeak.vShiftOut[14] ), .D0(\toSpeak.vShiftOut[13] ), 
    .C0(\toSpeak.sck_N_428 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\toSpeak.vShiftOut[14] ), .Q1(sdo_c), .F0(\toSpeak.nextVShiftOut[14] ), 
    .F1(\toSpeak.nextVShiftOut[15] ));
  toSpeak_SLICE_116 \toSpeak.SLICE_116 ( .DI1(\toSpeak.nextVShiftOut[12] ), 
    .DI0(\toSpeak.nextVShiftOut[13] ), .D1(\toSpeak.n4318 ), 
    .C1(\toSpeak.sck_N_428 ), .B1(\toSpeak.vShiftOut[11] ), 
    .D0(\toSpeak.sck_N_428 ), .C0(\toSpeak.n4318 ), 
    .B0(\toSpeak.vShiftOut[12] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\toSpeak.vShiftOut[13] ), .Q1(\toSpeak.vShiftOut[12] ), 
    .F0(\toSpeak.nextVShiftOut[13] ), .F1(\toSpeak.nextVShiftOut[12] ));
  toSpeak_SLICE_118 \toSpeak.SLICE_118 ( .DI1(\toSpeak.nextVShiftOut[10] ), 
    .DI0(\toSpeak.nextVShiftOut[11] ), .D1(\toSpeak.vShiftOut[9] ), 
    .C1(\toSpeak.sck_N_428 ), .D0(\toSpeak.sck_N_428 ), 
    .C0(\toSpeak.vShiftOut[10] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\toSpeak.vShiftOut[11] ), .Q1(\toSpeak.vShiftOut[10] ), 
    .F0(\toSpeak.nextVShiftOut[11] ), .F1(\toSpeak.nextVShiftOut[10] ));
  toSpeak_SLICE_120 \toSpeak.SLICE_120 ( .DI1(\toSpeak.nextVShiftOut[8] ), 
    .DI0(\toSpeak.nextVShiftOut[9] ), .D1(\toSpeak.sck_N_428 ), 
    .C1(\toSpeak.vShiftOut[7] ), .D0(\toSpeak.vShiftOut[8] ), 
    .C0(\toSpeak.sck_N_428 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\toSpeak.vShiftOut[9] ), .Q1(\toSpeak.vShiftOut[8] ), 
    .F0(\toSpeak.nextVShiftOut[9] ), .F1(\toSpeak.nextVShiftOut[8] ));
  toSpeak_SLICE_122 \toSpeak.SLICE_122 ( .DI1(\toSpeak.nextVShiftOut[6] ), 
    .DI0(\toSpeak.nextVShiftOut[7] ), .D1(volVal_c_6), .C1(\toSpeak.n4318 ), 
    .B1(\toSpeak.vShiftOut[5] ), .A1(\toSpeak.sck_N_428 ), 
    .D0(\toSpeak.sck_N_428 ), .C0(\toSpeak.vShiftOut[6] ), 
    .B0(\toSpeak.n4318 ), .A0(volVal_c_7), .LSR(rst_c), .CLK(clk), 
    .Q0(\toSpeak.vShiftOut[7] ), .Q1(\toSpeak.vShiftOut[6] ), 
    .F0(\toSpeak.nextVShiftOut[7] ), .F1(\toSpeak.nextVShiftOut[6] ));
  toSpeak_SLICE_124 \toSpeak.SLICE_124 ( .DI1(\toSpeak.nextVShiftOut[4] ), 
    .DI0(\toSpeak.nextVShiftOut[5] ), .D1(volVal_c_4), .C1(\toSpeak.n4318 ), 
    .B1(\toSpeak.sck_N_428 ), .A1(\toSpeak.vShiftOut[3] ), .D0(volVal_c_5), 
    .C0(\toSpeak.sck_N_428 ), .B0(\toSpeak.n4318 ), 
    .A0(\toSpeak.vShiftOut[4] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\toSpeak.vShiftOut[5] ), .Q1(\toSpeak.vShiftOut[4] ), 
    .F0(\toSpeak.nextVShiftOut[5] ), .F1(\toSpeak.nextVShiftOut[4] ));
  toSpeak_SLICE_126 \toSpeak.SLICE_126 ( .DI1(\toSpeak.nextVShiftOut[2] ), 
    .DI0(\toSpeak.nextVShiftOut[3] ), .D1(volVal_c_2), .C1(\toSpeak.n4318 ), 
    .B1(\toSpeak.sck_N_428 ), .A1(\toSpeak.vShiftOut[1] ), .D0(volVal_c_3), 
    .C0(\toSpeak.sck_N_428 ), .B0(\toSpeak.n4318 ), 
    .A0(\toSpeak.vShiftOut[2] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\toSpeak.vShiftOut[3] ), .Q1(\toSpeak.vShiftOut[2] ), 
    .F0(\toSpeak.nextVShiftOut[3] ), .F1(\toSpeak.nextVShiftOut[2] ));
  SLICE_130 SLICE_130( .DI1(\capturedVal[7].sig_042.FeedThruLUT ), 
    .DI0(\capturedVal[6].sig_039.FeedThruLUT ), .D1(\capturedVal[7] ), 
    .D0(\capturedVal[6] ), .CE(\setMem.n7118 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\waveCar[2] ), .Q1(\waveCar[3] ), 
    .F0(\capturedVal[6].sig_039.FeedThruLUT ), 
    .F1(\capturedVal[7].sig_042.FeedThruLUT ));
  SLICE_131 SLICE_131( .DI1(\capturedVal[1].sig_048.FeedThruLUT ), 
    .DI0(\capturedVal[0].sig_040.FeedThruLUT ), .C1(\capturedVal[1] ), 
    .D0(\capturedVal[0] ), .CE(\setMem.n7119 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\fmOffset[0] ), .Q1(\fmOffset[1] ), 
    .F0(\capturedVal[0].sig_040.FeedThruLUT ), 
    .F1(\capturedVal[1].sig_048.FeedThruLUT ));
  SLICE_132 SLICE_132( .DI1(\capturedVal[9].sig_051.FeedThruLUT ), 
    .DI0(\capturedVal[8].sig_041.FeedThruLUT ), .D1(\capturedVal[9] ), 
    .D0(\capturedVal[8] ), .CE(\setMem.n7118 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\note[0] ), .Q1(\note[1] ), .F0(\capturedVal[8].sig_041.FeedThruLUT ), 
    .F1(\capturedVal[9].sig_051.FeedThruLUT ));
  SLICE_134 SLICE_134( .DI1(\capturedVal[2].sig_058.FeedThruLUT ), 
    .DI0(\capturedVal[3].sig_043.FeedThruLUT ), .D1(\capturedVal[2] ), 
    .D0(\capturedVal[3] ), .CE(\setMem.n7118 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\waveMod[3] ), .Q1(\waveMod[2] ), 
    .F0(\capturedVal[3].sig_043.FeedThruLUT ), 
    .F1(\capturedVal[2].sig_058.FeedThruLUT ));
  SLICE_135 SLICE_135( .DI1(\capturedVal[4].sig_045.FeedThruLUT ), 
    .DI0(\capturedVal[5].sig_044.FeedThruLUT ), .D1(\capturedVal[4] ), 
    .D0(\capturedVal[5] ), .CE(\setMem.n7119 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\fmOffset[5] ), .Q1(\fmOffset[4] ), 
    .F0(\capturedVal[5].sig_044.FeedThruLUT ), 
    .F1(\capturedVal[4].sig_045.FeedThruLUT ));
  SLICE_137 SLICE_137( .DI1(\capturedVal[2].sig_047.FeedThruLUT ), 
    .DI0(\capturedVal[3].sig_046.FeedThruLUT ), .D1(\capturedVal[2] ), 
    .C0(\capturedVal[3] ), .CE(\setMem.n7119 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\fmOffset[3] ), .Q1(\fmOffset[2] ), 
    .F0(\capturedVal[3].sig_046.FeedThruLUT ), 
    .F1(\capturedVal[2].sig_047.FeedThruLUT ));
  SLICE_140 SLICE_140( .DI1(\capturedVal[10].sig_050.FeedThruLUT ), 
    .DI0(\capturedVal[11].sig_049.FeedThruLUT ), .D1(\capturedVal[10] ), 
    .D0(\capturedVal[11] ), .CE(\setMem.n7118 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\note[3] ), .Q1(\note[2] ), .F0(\capturedVal[11].sig_049.FeedThruLUT ), 
    .F1(\capturedVal[10].sig_050.FeedThruLUT ));
  SLICE_143 SLICE_143( .DI1(\capturedVal[10].sig_053.FeedThruLUT ), 
    .DI0(\capturedVal[11].sig_052.FeedThruLUT ), .D1(\capturedVal[10] ), 
    .D0(\capturedVal[11] ), .CE(\setMem.n7119 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\fmBeta[5] ), .Q1(\fmBeta[4] ), 
    .F0(\capturedVal[11].sig_052.FeedThruLUT ), 
    .F1(\capturedVal[10].sig_053.FeedThruLUT ));
  SLICE_145 SLICE_145( .DI1(\capturedVal[8].sig_055.FeedThruLUT ), 
    .DI0(\capturedVal[9].sig_054.FeedThruLUT ), .D1(\capturedVal[8] ), 
    .D0(\capturedVal[9] ), .CE(\setMem.n7119 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\fmBeta[3] ), .Q1(\fmBeta[2] ), 
    .F0(\capturedVal[9].sig_054.FeedThruLUT ), 
    .F1(\capturedVal[8].sig_055.FeedThruLUT ));
  SLICE_147 SLICE_147( .DI1(\capturedVal[6].sig_057.FeedThruLUT ), 
    .DI0(\capturedVal[7].sig_056.FeedThruLUT ), .D1(\capturedVal[6] ), 
    .D0(\capturedVal[7] ), .CE(\setMem.n7119 ), .LSR(rst_c), .CLK(clk), 
    .Q0(\fmBeta[1] ), .Q1(\fmBeta[0] ), 
    .F0(\capturedVal[7].sig_056.FeedThruLUT ), 
    .F1(\capturedVal[6].sig_057.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_150 \voltageGetter.accumPhase.SLICE_150 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[30].sig_060.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[31].sig_059.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[30] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[31] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\carIndex[7] ), .Q1(\carIndex[6] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[31].sig_059.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[30].sig_060.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_152 \voltageGetter.accumPhase.SLICE_152 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[28].sig_062.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[29].sig_061.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[28] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[29] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\carIndex[5] ), .Q1(\carIndex[4] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[29].sig_061.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[28].sig_062.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_154 \voltageGetter.accumPhase.SLICE_154 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[26].sig_064.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[27].sig_063.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[26] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[27] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\carIndex[3] ), .Q1(\carIndex[2] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[27].sig_063.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[26].sig_064.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_156 \voltageGetter.accumPhase.SLICE_156 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[24].sig_066.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[25].sig_065.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[24] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[25] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\carIndex[1] ), .Q1(\carIndex[0] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[25].sig_065.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[24].sig_066.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_158 \voltageGetter.accumPhase.SLICE_158 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[22].sig_068.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[23].sig_067.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[22] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[23] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[23] ), 
    .Q1(\voltageGetter.accumPhase.accum[22] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[23].sig_067.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[22].sig_068.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_160 \voltageGetter.accumPhase.SLICE_160 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[20].sig_070.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[21].sig_069.FeedThruLUT ), 
    .C1(\voltageGetter.accumPhase.nextAccum[20] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[21] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[21] ), 
    .Q1(\voltageGetter.accumPhase.accum[20] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[21].sig_069.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[20].sig_070.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_162 \voltageGetter.accumPhase.SLICE_162 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[18].sig_072.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[19].sig_071.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[18] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[19] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[19] ), 
    .Q1(\voltageGetter.accumPhase.accum[18] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[19].sig_071.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[18].sig_072.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_164 \voltageGetter.accumPhase.SLICE_164 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[16].sig_074.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[17].sig_073.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[16] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[17] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[17] ), 
    .Q1(\voltageGetter.accumPhase.accum[16] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[17].sig_073.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[16].sig_074.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_166 \voltageGetter.accumPhase.SLICE_166 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[14].sig_076.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[15].sig_075.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[14] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[15] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[15] ), 
    .Q1(\voltageGetter.accumPhase.accum[14] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[15].sig_075.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[14].sig_076.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_168 \voltageGetter.accumPhase.SLICE_168 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[12].sig_078.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[13].sig_077.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[12] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[13] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[13] ), 
    .Q1(\voltageGetter.accumPhase.accum[12] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[13].sig_077.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[12].sig_078.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_170 \voltageGetter.accumPhase.SLICE_170 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[10].sig_080.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[11].sig_079.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[10] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[11] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[11] ), 
    .Q1(\voltageGetter.accumPhase.accum[10] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[11].sig_079.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[10].sig_080.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_172 \voltageGetter.accumPhase.SLICE_172 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[8].sig_082.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[9].sig_081.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[8] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[9] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[9] ), 
    .Q1(\voltageGetter.accumPhase.accum[8] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[9].sig_081.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[8].sig_082.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_174 \voltageGetter.accumPhase.SLICE_174 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[6].sig_084.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[7].sig_083.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[6] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[7] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[7] ), 
    .Q1(\voltageGetter.accumPhase.accum[6] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[7].sig_083.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[6].sig_084.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_176 \voltageGetter.accumPhase.SLICE_176 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[4].sig_086.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[5].sig_085.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[4] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[5] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[5] ), 
    .Q1(\voltageGetter.accumPhase.accum[4] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[5].sig_085.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[4].sig_086.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_178 \voltageGetter.accumPhase.SLICE_178 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[2].sig_088.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[3].sig_087.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[2] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[3] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[3] ), 
    .Q1(\voltageGetter.accumPhase.accum[2] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[3].sig_087.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[2].sig_088.FeedThruLUT ));
  voltageGetter_accumPhase_SLICE_180 \voltageGetter.accumPhase.SLICE_180 ( 
    .DI1(\voltageGetter.accumPhase.nextAccum[0].sig_153.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.nextAccum[1].sig_089.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.nextAccum[0] ), 
    .D0(\voltageGetter.accumPhase.nextAccum[1] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.accum[1] ), 
    .Q1(\voltageGetter.accumPhase.accum[0] ), 
    .F0(\voltageGetter.accumPhase.nextAccum[1].sig_089.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.nextAccum[0].sig_153.FeedThruLUT ));

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_U_PIPELINES_GT_0_SLICE_181
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.SLICE_181 
    ( 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][3].sig_090.FeedThruLUT )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][3] )
    , .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[3] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][3].sig_090.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_182
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_182 
    ( .DI1(\voltageGetter.accumPhase.fmMac.mulRes[31].sig_122.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[31].sig_091.FeedThruLUT )
    , .D1(\voltageGetter.accumPhase.fmMac.mulRes[31] ), 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[31] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[31] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.A_Re_msb ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[31].sig_091.FeedThruLUT )
    , .F1(\voltageGetter.accumPhase.fmMac.mulRes[31].sig_122.FeedThruLUT ));

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_183
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_183 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[29].sig_093.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[30].sig_092.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[29] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[30] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[30] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[29] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[30].sig_092.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[29].sig_093.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_185
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_185 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[27].sig_095.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[28].sig_094.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[27] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[28] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[28] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[27] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[28].sig_094.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[27].sig_095.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_187
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_187 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[25].sig_097.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[26].sig_096.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[25] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[26] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[26] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[25] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[26].sig_096.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[25].sig_097.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_189
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_189 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[23].sig_099.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[24].sig_098.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[23] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[24] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[24] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[23] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[24].sig_098.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[23].sig_099.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_191
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_191 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[21].sig_101.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[22].sig_100.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[21] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[22] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[22] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[21] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[22].sig_100.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[21].sig_101.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_193
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_193 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[19].sig_103.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[20].sig_102.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[19] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[20] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[20] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[19] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[20].sig_102.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[19].sig_103.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_195
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_195 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[17].sig_105.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[18].sig_104.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[17] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[18] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[18] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[17] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[18].sig_104.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[17].sig_105.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_197
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_197 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[15].sig_107.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[16].sig_106.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[15] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[16] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[16] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[15] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[16].sig_106.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[15].sig_107.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_199
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_199 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[13].sig_109.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[14].sig_108.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[13] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[14] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[14] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[13] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[14].sig_108.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[13].sig_109.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_201
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_201 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[11].sig_111.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[12].sig_110.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[11] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[12] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[12] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[11] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[12].sig_110.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[11].sig_111.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_203
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_203 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[9].sig_113.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[10].sig_112.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[9] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[10] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[10] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[9] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[10].sig_112.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[9].sig_113.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_205
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_205 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[7].sig_115.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[8].sig_114.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[7] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[8] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[8] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[7] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[8].sig_114.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[7].sig_115.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_207
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_207 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[5].sig_117.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[6].sig_116.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[5] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[6] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[6] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[5] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[6].sig_116.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[5].sig_117.FeedThruLUT )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_209
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_209 
    ( 
    .DI1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[3].sig_119.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[4].sig_118.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[3] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[4] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.fmMac.mulRes[4] ), 
    .Q1(\voltageGetter.accumPhase.fmMac.mulRes[3] ), 
    .F0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[4].sig_118.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.AxB_i[3].sig_119.FeedThruLUT )
    );
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_211 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_211 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][1].sig_152.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][0].sig_120.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][1] )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][0] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.nextAccum[0] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[1] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][0].sig_120.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][1].sig_152.FeedThruLUT )
    );
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_U_PIPELINES_GT_0_SLICE_212 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.SLICE_212 
    ( 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[16].sig_121.FeedThruLUT )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[16] )
    , .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][16] )
    , 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe_0__31__N_264[16].sig_121.FeedThruLUT )
    );
  voltageGetter_accumPhase_fmMac_SLICE_214 
    \voltageGetter.accumPhase.fmMac.SLICE_214 ( 
    .DI0(\voltageGetter.accumPhase.fmMac.mulRes[30].sig_123.FeedThruLUT ), 
    .D0(\voltageGetter.accumPhase.fmMac.mulRes[30] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][30] )
    , .F0(\voltageGetter.accumPhase.fmMac.mulRes[30].sig_123.FeedThruLUT ));
  voltageGetter_accumPhase_fmMac_SLICE_215 
    \voltageGetter.accumPhase.fmMac.SLICE_215 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.mulRes[28].sig_125.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.fmMac.mulRes[29].sig_124.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.fmMac.mulRes[28] ), 
    .D0(\voltageGetter.accumPhase.fmMac.mulRes[29] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][29] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][28] )
    , .F0(\voltageGetter.accumPhase.fmMac.mulRes[29].sig_124.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.fmMac.mulRes[28].sig_125.FeedThruLUT ));
  voltageGetter_accumPhase_fmMac_SLICE_217 
    \voltageGetter.accumPhase.fmMac.SLICE_217 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.mulRes[26].sig_127.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.fmMac.mulRes[27].sig_126.FeedThruLUT ), 
    .B1(\voltageGetter.accumPhase.fmMac.mulRes[26] ), 
    .D0(\voltageGetter.accumPhase.fmMac.mulRes[27] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][27] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][26] )
    , .F0(\voltageGetter.accumPhase.fmMac.mulRes[27].sig_126.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.fmMac.mulRes[26].sig_127.FeedThruLUT ));
  voltageGetter_accumPhase_fmMac_SLICE_219 
    \voltageGetter.accumPhase.fmMac.SLICE_219 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.mulRes[24].sig_129.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.fmMac.mulRes[25].sig_128.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.fmMac.mulRes[24] ), 
    .C0(\voltageGetter.accumPhase.fmMac.mulRes[25] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][25] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][24] )
    , .F0(\voltageGetter.accumPhase.fmMac.mulRes[25].sig_128.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.fmMac.mulRes[24].sig_129.FeedThruLUT ));
  voltageGetter_accumPhase_fmMac_SLICE_221 
    \voltageGetter.accumPhase.fmMac.SLICE_221 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.mulRes[22].sig_131.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.fmMac.mulRes[23].sig_130.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.fmMac.mulRes[22] ), 
    .D0(\voltageGetter.accumPhase.fmMac.mulRes[23] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][23] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][22] )
    , .F0(\voltageGetter.accumPhase.fmMac.mulRes[23].sig_130.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.fmMac.mulRes[22].sig_131.FeedThruLUT ));
  voltageGetter_accumPhase_fmMac_SLICE_223 
    \voltageGetter.accumPhase.fmMac.SLICE_223 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.mulRes[20].sig_133.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.fmMac.mulRes[21].sig_132.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.fmMac.mulRes[20] ), 
    .D0(\voltageGetter.accumPhase.fmMac.mulRes[21] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][21] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][20] )
    , .F0(\voltageGetter.accumPhase.fmMac.mulRes[21].sig_132.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.fmMac.mulRes[20].sig_133.FeedThruLUT ));
  voltageGetter_accumPhase_fmMac_SLICE_225 
    \voltageGetter.accumPhase.fmMac.SLICE_225 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.mulRes[18].sig_135.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.fmMac.mulRes[19].sig_134.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.fmMac.mulRes[18] ), 
    .D0(\voltageGetter.accumPhase.fmMac.mulRes[19] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][19] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][18] )
    , .F0(\voltageGetter.accumPhase.fmMac.mulRes[19].sig_134.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.fmMac.mulRes[18].sig_135.FeedThruLUT ));
  voltageGetter_accumPhase_fmMac_SLICE_227 
    \voltageGetter.accumPhase.fmMac.SLICE_227 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.mulRes[16].sig_137.FeedThruLUT ), 
    .DI0(\voltageGetter.accumPhase.fmMac.mulRes[17].sig_136.FeedThruLUT ), 
    .D1(\voltageGetter.accumPhase.fmMac.mulRes[16] ), 
    .D0(\voltageGetter.accumPhase.fmMac.mulRes[17] ), .LSR(rst_c), .CLK(clk), 
    .Q0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][17] )
    , 
    .Q1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.A_Re_pipe[0][16] )
    , .F0(\voltageGetter.accumPhase.fmMac.mulRes[17].sig_136.FeedThruLUT ), 
    .F1(\voltageGetter.accumPhase.fmMac.mulRes[16].sig_137.FeedThruLUT ));
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_229 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_229 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][14].sig_139.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][15].sig_138.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][14] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][15] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.nextAccum[15] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[14] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][15].sig_138.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][14].sig_139.FeedThruLUT )
    );
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_231 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_231 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][12].sig_141.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][13].sig_140.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][12] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][13] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.nextAccum[13] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[12] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][13].sig_140.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][12].sig_141.FeedThruLUT )
    );
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_233 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_233 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][10].sig_143.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][11].sig_142.FeedThruLUT )
    , 
    .C1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][10] )
    , 
    .C0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][11] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.nextAccum[11] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[10] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][11].sig_142.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][10].sig_143.FeedThruLUT )
    );
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_235 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_235 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][8].sig_145.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][9].sig_144.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][8] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][9] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.nextAccum[9] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[8] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][9].sig_144.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][8].sig_145.FeedThruLUT )
    );
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_237 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_237 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][6].sig_147.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][7].sig_146.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][6] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][7] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.nextAccum[7] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[6] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][7].sig_146.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][6].sig_147.FeedThruLUT )
    );
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_239 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_239 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][4].sig_149.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][5].sig_148.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][4] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][5] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.nextAccum[5] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[4] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][5].sig_148.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][4].sig_149.FeedThruLUT )
    );
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_241 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_241 ( 
    .DI1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][2].sig_151.FeedThruLUT )
    , 
    .DI0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][3].sig_150.FeedThruLUT )
    , 
    .D1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][2] )
    , 
    .D0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][3] )
    , .LSR(rst_c), .CLK(clk), .Q0(\voltageGetter.accumPhase.nextAccum[3] ), 
    .Q1(\voltageGetter.accumPhase.nextAccum[2] ), 
    .F0(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][3].sig_150.FeedThruLUT )
    , 
    .F1(\voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.ApB_Re_pipe[0][2].sig_151.FeedThruLUT )
    );
  SLICE_245 SLICE_245( .D1(\carIndex[7] ), .C1(n5000), .B1(n4999), 
    .D0(\carIndex[6] ), .C0(n10003), .B0(n4998), .A0(\carIndex[3] ), 
    .F0(n5000), .F1(n4232));
  SLICE_246 SLICE_246( .D1(\carIndex[2] ), .C1(\carIndex[1] ), 
    .B1(\carIndex[0] ), .D0(\carIndex[4] ), .C0(\carIndex[5] ), .B0(n10003), 
    .A0(\carIndex[3] ), .F0(n4998), .F1(n10003));
  SLICE_247 SLICE_247( .D0(\modIndex[3] ), .C0(n10083), .B0(n5075), 
    .A0(\modIndex[6] ), .F0(n5077));
  SLICE_248 SLICE_248( .D1(\modIndex[2] ), .C1(\modIndex[0] ), 
    .B1(\modIndex[1] ), .D0(\modIndex[3] ), .C0(\modIndex[4] ), .B0(n10083), 
    .A0(\modIndex[5] ), .F0(n5075), .F1(n10083));
  voltageGetter_waves_sinTable_SLICE_249 
    \voltageGetter.waves.sinTable.SLICE_249 ( .D1(\carIndex[7] ), 
    .C1(\voltageGetter.waves.sinTable.n4884 ), .B1(\carIndex[6] ), 
    .A1(\voltageGetter.waves.sinTable.n4863 ), .D0(\carIndex[4] ), 
    .C0(\carIndex[5] ), .B0(\voltageGetter.waves.sinTable.n30_adj_472 ), 
    .F0(\voltageGetter.waves.sinTable.n4884 ), 
    .F1(\voltageGetter.waves.sinTable.n16753 ));
  voltageGetter_waves_sinTable_SLICE_250 
    \voltageGetter.waves.sinTable.SLICE_250 ( 
    .D0(\voltageGetter.waves.sinTable.n15439 ), 
    .C0(\voltageGetter.waves.sinTable.n16753 ), 
    .B0(\voltageGetter.waves.sinTable.n4863 ), .A0(\carIndex[7] ), 
    .F0(\voltageGetter.waves.sinOut[6] ));
  voltageGetter_modWaves_sinTable_SLICE_251 
    \voltageGetter.modWaves.sinTable.SLICE_251 ( 
    .D1(\voltageGetter.modWaves.sinTable.n5417 ), 
    .C1(\voltageGetter.modWaves.sinTable.n15437 ), .B1(\modIndex[5] ), 
    .A1(\modIndex[6] ), .D0(\modIndex[2] ), .C0(\modIndex[1] ), 
    .B0(\modIndex[3] ), .A0(\modIndex[4] ), 
    .F0(\voltageGetter.modWaves.sinTable.n15437 ), 
    .F1(\voltageGetter.modWaves.sinTable.n16741 ));
  voltageGetter_modWaves_sinTable_SLICE_252 
    \voltageGetter.modWaves.sinTable.SLICE_252 ( 
    .D0(\voltageGetter.modWaves.sinTable.n16741 ), 
    .C0(\voltageGetter.modWaves.sinTable.n5441 ), .B0(\modIndex[6] ), 
    .A0(\voltageGetter.modWaves.sinTable.n5417 ), 
    .F0(\voltageGetter.modWaves.n15228 ));
  SLICE_253 SLICE_253( .D1(\waveCar[3] ), .C1(n4231), .B1(\waveCar[2] ), 
    .A1(\carIndex[7] ), .D0(\carIndex[7] ), .C0(n4974), .B0(n4975), .F0(n4231), 
    .F1(\voltageGetter.waves.n16561 ));
  SLICE_255 SLICE_255( .D1(\carIndex[2] ), .C1(n63_adj_505), .B1(n10141), 
    .A1(\carIndex[6] ), .D0(\carIndex[5] ), .C0(n4877), .A0(\carIndex[2] ), 
    .F0(n63_adj_505), .F1(n127_adj_506));
  voltageGetter_waves_sinTable_SLICE_256 
    \voltageGetter.waves.sinTable.SLICE_256 ( .D1(\carIndex[4] ), .C1(n10141), 
    .B1(\carIndex[2] ), .A1(\carIndex[3] ), .D0(\carIndex[1] ), 
    .B0(\carIndex[0] ), .F0(n10141), .F1(n4877));
  SLICE_257 SLICE_257( .D1(\modIndex[5] ), .C1(n5009), .B1(\modIndex[7] ), 
    .A1(\modIndex[6] ), .D0(\modIndex[0] ), .C0(\modIndex[3] ), .B0(n6514), 
    .A0(\modIndex[4] ), .F0(n5009), .F1(n2173));
  voltageGetter_modWaves_SLICE_258 \voltageGetter.modWaves.SLICE_258 ( 
    .D1(\waveMod[2] ), .B1(\modIndex[7] ), .D0(\waveMod[2] ), .C0(n2173), 
    .A0(\modIndex[7] ), .F0(\voltageGetter.modWaves.n15183 ), 
    .F1(\voltageGetter.modWaves.n7151 ));
  SLICE_259 SLICE_259( .D1(\carIndex[7] ), .C1(n4230), .B1(\waveCar[2] ), 
    .A1(\waveCar[3] ), .D0(\carIndex[5] ), .C0(n4932), .B0(\carIndex[7] ), 
    .A0(\carIndex[6] ), .F0(n4230), .F1(\voltageGetter.waves.n16621 ));
  SLICE_261 SLICE_261( .D1(n14206), .C1(n63_adj_511), .A1(\modIndex[6] ), 
    .D0(\modIndex[2] ), .C0(n5404), .B0(\modIndex[5] ), .F0(n63_adj_511), 
    .F1(n127_adj_512));
  voltageGetter_modWaves_sinTable_SLICE_262 
    \voltageGetter.modWaves.sinTable.SLICE_262 ( .D1(\modIndex[3] ), 
    .C1(n5388), .B1(\modIndex[4] ), .A1(\modIndex[2] ), .D0(\modIndex[0] ), 
    .C0(\modIndex[1] ), .F0(n5388), .F1(n5404));
  SLICE_263 SLICE_263( .D1(\modIndex[6] ), .C1(n5378), .A1(\modIndex[3] ), 
    .D0(\modIndex[3] ), .C0(\modIndex[4] ), .B0(n10083), .A0(\modIndex[5] ), 
    .F0(n5378), .F1(\voltageGetter.modWaves.n5381 ));
  SLICE_265 SLICE_265( .D1(\carIndex[6] ), .C1(n4948), .B1(\carIndex[5] ), 
    .A1(\carIndex[4] ), .D0(\carIndex[2] ), .C0(\carIndex[1] ), 
    .B0(\carIndex[0] ), .A0(\carIndex[3] ), .F0(n4948), .F1(n4974));
  voltageGetter_waves_sinTable_SLICE_266 
    \voltageGetter.waves.sinTable.SLICE_266 ( .D1(\carIndex[1] ), 
    .C1(\voltageGetter.waves.sinTable.n6421 ), .B1(n4948), .A1(\carIndex[6] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n6421 ), 
    .F1(\voltageGetter.waves.sinTable.n10167 ));
  toSpeak_SLICE_267 \toSpeak.SLICE_267 ( .D1(\toSpeak.n4258[4] ), 
    .C1(\toSpeak.n4359 ), .B1(\toSpeak.n4360 ), .A1(\toSpeak.CS_N_430 ), 
    .D0(\toSpeak.n4258[2] ), .C0(\toSpeak.n4258[3] ), .B0(\toSpeak.n4258[0] ), 
    .A0(\toSpeak.n4258[1] ), .F0(\toSpeak.n4359 ), .F1(\toSpeak.n4363 ));
  toSpeak_SLICE_268 \toSpeak.SLICE_268 ( .D1(\toSpeak.sck_N_428 ), 
    .C1(\toSpeak.n4365 ), .B1(\toSpeak.n16985 ), .A1(\toSpeak.n4258[7] ), 
    .D0(\toSpeak.CS_N_430 ), .C0(\toSpeak.n16992 ), .B0(\toSpeak.n4363 ), 
    .A0(\toSpeak.sck_N_428 ), .F0(\toSpeak.n4365 ), .F1(\toSpeak.n4367 ));
  toSpeak_SLICE_270 \toSpeak.SLICE_270 ( .D1(\toSpeak.LDAC_N_432 ), 
    .C1(\toSpeak.LDAC_N_433 ), .D0(\toSpeak.n16982 ), .C0(\toSpeak.n4367 ), 
    .B0(\toSpeak.n4258[7] ), .A0(\toSpeak.LDAC_N_432 ), .F0(\toSpeak.n4369 ), 
    .F1(LDAC_N_431));
  voltageGetter_waves_sinTable_SLICE_272 
    \voltageGetter.waves.sinTable.SLICE_272 ( .D1(\waveCar[3] ), 
    .C1(\voltageGetter.waves.n16771 ), .B1(\voltageGetter.waves.sawOut[4] ), 
    .A1(\voltageGetter.waves.sinOut[4] ), .D0(\waveCar[2] ), .C0(n4232), 
    .B0(\carIndex[7] ), .A0(\waveCar[3] ), .F0(\voltageGetter.waves.n16771 ), 
    .F1(volVal_c_4));
  voltageGetter_waves_SLICE_273 \voltageGetter.waves.SLICE_273 ( 
    .D1(\waveCar[3] ), .C1(\voltageGetter.waves.n1 ), .B1(n15676), 
    .A1(\waveCar[2] ), .D0(\carIndex[7] ), 
    .C0(\voltageGetter.waves.sinOut[0] ), .B0(\waveCar[2] ), 
    .A0(\voltageGetter.waves.n4828 ), .F0(\voltageGetter.waves.n1 ), 
    .F1(volVal_c_0));
  voltageGetter_waves_SLICE_275 \voltageGetter.waves.SLICE_275 ( 
    .D1(\carIndex[7] ), .C1(\voltageGetter.waves.n15347 ), .B1(\waveCar[2] ), 
    .A1(\voltageGetter.waves.n15348 ), .D0(\carIndex[6] ), 
    .C0(\voltageGetter.waves.sinTable.n7130 ), .B0(\carIndex[1] ), 
    .F0(\voltageGetter.waves.n15347 ), .F1(\voltageGetter.waves.n16579 ));
  voltageGetter_waves_SLICE_276 \voltageGetter.waves.SLICE_276 ( 
    .D1(\waveCar[3] ), .C1(\voltageGetter.waves.n16582 ), 
    .A1(\voltageGetter.waves.n15180 ), .D0(\voltageGetter.waves.n15323 ), 
    .C0(\voltageGetter.waves.n16579 ), .B0(\voltageGetter.waves.n15324 ), 
    .A0(\waveCar[2] ), .F0(\voltageGetter.waves.n16582 ), .F1(volVal_c_1));
  voltageGetter_waves_SLICE_277 \voltageGetter.waves.SLICE_277 ( 
    .D1(\carIndex[7] ), .C1(\voltageGetter.waves.n15344 ), 
    .B1(\voltageGetter.waves.n15345 ), .A1(\waveCar[2] ), .D0(\carIndex[6] ), 
    .C0(\carIndex[2] ), .B0(\voltageGetter.waves.sinTable.n14183 ), 
    .A0(n10141), .F0(\voltageGetter.waves.n15344 ), 
    .F1(\voltageGetter.waves.n16573 ));
  voltageGetter_waves_SLICE_278 \voltageGetter.waves.SLICE_278 ( 
    .D1(\voltageGetter.waves.n15177 ), .C1(\voltageGetter.waves.n16576 ), 
    .B1(\waveCar[3] ), .D0(\voltageGetter.waves.n15278 ), 
    .C0(\voltageGetter.waves.n15279 ), .B0(\voltageGetter.waves.n16573 ), 
    .A0(\waveCar[2] ), .F0(\voltageGetter.waves.n16576 ), .F1(volVal_c_2));
  voltageGetter_waves_SLICE_279 \voltageGetter.waves.SLICE_279 ( 
    .D0(\voltageGetter.waves.n4853 ), .C0(\voltageGetter.waves.n7236 ), 
    .B0(\waveCar[2] ), .A0(\carIndex[7] ), .F0(\voltageGetter.waves.n16567 ));
  voltageGetter_waves_SLICE_280 \voltageGetter.waves.SLICE_280 ( 
    .D1(\voltageGetter.waves.n15174 ), .C1(\voltageGetter.waves.n16570 ), 
    .B1(\waveCar[3] ), .D0(\voltageGetter.waves.n15335 ), 
    .C0(\voltageGetter.waves.n15336 ), .B0(\voltageGetter.waves.n16567 ), 
    .A0(\waveCar[2] ), .F0(\voltageGetter.waves.n16570 ), .F1(volVal_c_3));
  voltageGetter_waves_sinTable_SLICE_281 
    \voltageGetter.waves.sinTable.SLICE_281 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n15527 ), 
    .B1(\voltageGetter.waves.sinTable.n15528 ), .A1(\carIndex[5] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n15527 ), 
    .F1(\voltageGetter.waves.sinTable.n16765 ));
  voltageGetter_waves_sinTable_SLICE_282 
    \voltageGetter.waves.sinTable.SLICE_282 ( 
    .D1(\voltageGetter.waves.sinTable.n15 ), 
    .C1(\voltageGetter.waves.sinTable.n30 ), 
    .B1(\voltageGetter.waves.sinTable.n16765 ), .A1(\carIndex[5] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n30 ), 
    .F1(\voltageGetter.waves.sinTable.n16768 ));
  voltageGetter_waves_sinTable_SLICE_283 
    \voltageGetter.waves.sinTable.SLICE_283 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n109 ), 
    .B1(\voltageGetter.waves.sinTable.n124_adj_463 ), .A1(\carIndex[5] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n109 ), 
    .F1(\voltageGetter.waves.sinTable.n16759 ));
  voltageGetter_waves_sinTable_SLICE_284 
    \voltageGetter.waves.sinTable.SLICE_284 ( .D1(\carIndex[6] ), 
    .C1(\voltageGetter.waves.sinTable.n16762 ), 
    .A1(\voltageGetter.waves.sinTable.n16768 ), .D0(\carIndex[5] ), 
    .C0(\voltageGetter.waves.sinTable.n16759 ), 
    .B0(\voltageGetter.waves.sinTable.n93 ), 
    .A0(\voltageGetter.waves.sinTable.n78 ), 
    .F0(\voltageGetter.waves.sinTable.n16762 ), 
    .F1(\voltageGetter.waves.n15335 ));
  voltageGetter_waves_sinTable_SLICE_285 
    \voltageGetter.waves.sinTable.SLICE_285 ( .D1(\carIndex[7] ), 
    .C1(\voltageGetter.waves.sinTable.n4817 ), .B1(\carIndex[5] ), 
    .A1(\voltageGetter.waves.sinTable.n15371 ), .D0(\carIndex[6] ), 
    .C0(\carIndex[5] ), .B0(\voltageGetter.waves.sinTable.n4793 ), .A0(n4932), 
    .F0(\voltageGetter.waves.sinTable.n4817 ), 
    .F1(\voltageGetter.waves.sawOut[5] ));
  voltageGetter_waves_sinTable_SLICE_287 
    \voltageGetter.waves.sinTable.SLICE_287 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n78_adj_467 ), .B1(\carIndex[3] ), 
    .A1(\voltageGetter.waves.sinTable.n15512 ), .D0(\carIndex[3] ), 
    .C0(\carIndex[0] ), .B0(\carIndex[1] ), .A0(\carIndex[2] ), 
    .F0(\voltageGetter.waves.sinTable.n78_adj_467 ), 
    .F1(\voltageGetter.waves.sinTable.n15314 ));
  voltageGetter_waves_sinTable_SLICE_289 
    \voltageGetter.waves.sinTable.SLICE_289 ( .D1(\carIndex[7] ), 
    .C1(\voltageGetter.waves.sinTable.n4921 ), .B1(\carIndex[6] ), 
    .A1(\voltageGetter.waves.sinTable.n4920 ), .D0(\carIndex[5] ), 
    .C0(\voltageGetter.waves.sinTable.n4892 ), 
    .B0(\voltageGetter.waves.sinTable.n7041 ), .A0(n4807), 
    .F0(\voltageGetter.waves.sinTable.n4921 ), 
    .F1(\voltageGetter.waves.sinTable.n16747 ));
  voltageGetter_waves_sinTable_SLICE_290 
    \voltageGetter.waves.sinTable.SLICE_290 ( 
    .D1(\voltageGetter.waves.n16561 ), .C1(\voltageGetter.waves.sinOut[5] ), 
    .B1(\waveCar[3] ), .A1(\voltageGetter.waves.sawOut[5] ), 
    .D0(\voltageGetter.waves.sinTable.n10201 ), 
    .C0(\voltageGetter.waves.sinTable.n16747 ), .B0(\carIndex[7] ), 
    .A0(\voltageGetter.waves.sinTable.n4923 ), 
    .F0(\voltageGetter.waves.sinOut[5] ), .F1(volVal_c_5));
  voltageGetter_waves_sinTable_SLICE_291 
    \voltageGetter.waves.sinTable.SLICE_291 ( .D1(\carIndex[2] ), 
    .C1(\carIndex[0] ), .B1(\carIndex[1] ), .D0(\carIndex[0] ), 
    .C0(\carIndex[2] ), .B0(\carIndex[3] ), .A0(\carIndex[1] ), 
    .F0(\voltageGetter.waves.sinTable.n61 ), 
    .F1(\voltageGetter.waves.sinTable.n15512 ));
  voltageGetter_waves_sinTable_SLICE_292 
    \voltageGetter.waves.sinTable.SLICE_292 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n45_adj_491 ), 
    .B1(\voltageGetter.waves.sinTable.n61 ), .A1(\carIndex[3] ), 
    .D0(\carIndex[0] ), .C0(\carIndex[2] ), .A0(\carIndex[1] ), 
    .F0(\voltageGetter.waves.sinTable.n45_adj_491 ), 
    .F1(\voltageGetter.waves.sinTable.n15243 ));
  voltageGetter_waves_sinTable_SLICE_293 
    \voltageGetter.waves.sinTable.SLICE_293 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n46 ), .B1(\carIndex[5] ), 
    .A1(\voltageGetter.waves.sinTable.n61_adj_469 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[0] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n46 ), 
    .F1(\voltageGetter.waves.sinTable.n16729 ));
  voltageGetter_waves_sinTable_SLICE_294 
    \voltageGetter.waves.sinTable.SLICE_294 ( .D1(\carIndex[5] ), 
    .C1(\voltageGetter.waves.sinTable.n15_adj_471 ), 
    .B1(\voltageGetter.waves.sinTable.n30_adj_470 ), 
    .A1(\voltageGetter.waves.sinTable.n16729 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[0] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n15_adj_471 ), 
    .F1(\voltageGetter.waves.sinTable.n16732 ));
  voltageGetter_waves_sinTable_SLICE_295 
    \voltageGetter.waves.sinTable.SLICE_295 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n109_adj_473 ), 
    .B1(\voltageGetter.waves.sinTable.n124 ), .A1(\carIndex[5] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[3] ), 
    .A0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n109_adj_473 ), 
    .F1(\voltageGetter.waves.sinTable.n16723 ));
  voltageGetter_waves_sinTable_SLICE_296 
    \voltageGetter.waves.sinTable.SLICE_296 ( .D1(\carIndex[6] ), 
    .C1(\voltageGetter.waves.sinTable.n16726 ), 
    .A1(\voltageGetter.waves.sinTable.n16732 ), 
    .D0(\voltageGetter.waves.sinTable.n78_adj_475 ), 
    .C0(\voltageGetter.waves.sinTable.n16723 ), .B0(\carIndex[5] ), 
    .A0(\voltageGetter.waves.sinTable.n93_adj_474 ), 
    .F0(\voltageGetter.waves.sinTable.n16726 ), 
    .F1(\voltageGetter.waves.n15323 ));
  voltageGetter_waves_sinTable_SLICE_297 
    \voltageGetter.waves.sinTable.SLICE_297 ( .D0(\carIndex[5] ), 
    .C0(\voltageGetter.waves.sinTable.n15312 ), 
    .B0(\voltageGetter.waves.sinTable.n15311 ), .A0(\carIndex[6] ), 
    .F0(\voltageGetter.waves.sinTable.n16699 ));
  voltageGetter_waves_sinTable_SLICE_298 
    \voltageGetter.waves.sinTable.SLICE_298 ( .D0(\carIndex[6] ), 
    .C0(\voltageGetter.waves.sinTable.n15302 ), 
    .B0(\voltageGetter.waves.sinTable.n15303 ), 
    .A0(\voltageGetter.waves.sinTable.n16699 ), 
    .F0(\voltageGetter.waves.n15324 ));
  voltageGetter_waves_sinTable_SLICE_299 
    \voltageGetter.waves.sinTable.SLICE_299 ( .D1(\carIndex[6] ), 
    .C1(\voltageGetter.waves.sinTable.n16681 ), 
    .B1(\voltageGetter.waves.sinTable.n15231 ), 
    .A1(\voltageGetter.waves.sinTable.n15230 ), .D0(\carIndex[5] ), 
    .C0(\voltageGetter.waves.sinTable.n15234 ), 
    .B0(\voltageGetter.waves.sinTable.n15233 ), .A0(\carIndex[6] ), 
    .F0(\voltageGetter.waves.sinTable.n16681 ), 
    .F1(\voltageGetter.waves.n15336 ));
  voltageGetter_waves_sinTable_SLICE_301 
    \voltageGetter.waves.sinTable.SLICE_301 ( .D1(\carIndex[7] ), 
    .C1(\voltageGetter.waves.sinTable.n4836 ), 
    .B1(\voltageGetter.waves.sinTable.n10167 ), .A1(\carIndex[4] ), 
    .D0(\carIndex[6] ), .C0(\carIndex[5] ), .B0(\carIndex[4] ), .A0(n4948), 
    .F0(\voltageGetter.waves.sinTable.n4836 ), 
    .F1(\voltageGetter.waves.sawOut[4] ));
  voltageGetter_waves_sinTable_SLICE_303 
    \voltageGetter.waves.sinTable.SLICE_303 ( .D0(\carIndex[6] ), 
    .C0(\voltageGetter.waves.sinTable.n15249 ), 
    .B0(\voltageGetter.waves.sinTable.n15248 ), .A0(\carIndex[5] ), 
    .F0(\voltageGetter.waves.sinTable.n16657 ));
  voltageGetter_waves_sinTable_SLICE_304 
    \voltageGetter.waves.sinTable.SLICE_304 ( .D0(\carIndex[6] ), 
    .C0(\voltageGetter.waves.sinTable.n15245 ), 
    .B0(\voltageGetter.waves.sinTable.n15246 ), 
    .A0(\voltageGetter.waves.sinTable.n16657 ), 
    .F0(\voltageGetter.waves.n15278 ));
  voltageGetter_waves_sinTable_SLICE_305 
    \voltageGetter.waves.sinTable.SLICE_305 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n173_adj_477 ), .B1(\carIndex[1] ), 
    .A1(\voltageGetter.waves.sinTable.n6421 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[0] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n173_adj_477 ), 
    .F1(\voltageGetter.waves.sinTable.n15231 ));
  voltageGetter_waves_sinTable_SLICE_307 
    \voltageGetter.waves.sinTable.SLICE_307 ( .D1(\carIndex[6] ), 
    .C1(\voltageGetter.waves.sinTable.n16639 ), 
    .B1(\voltageGetter.waves.sinTable.n15243 ), 
    .A1(\voltageGetter.waves.sinTable.n15242 ), .D0(\carIndex[5] ), 
    .C0(\voltageGetter.waves.sinTable.n15314 ), 
    .B0(\voltageGetter.waves.sinTable.n15315 ), .A0(\carIndex[6] ), 
    .F0(\voltageGetter.waves.sinTable.n16639 ), 
    .F1(\voltageGetter.waves.sinOut[0] ));
  voltageGetter_waves_sinTable_SLICE_309 
    \voltageGetter.waves.sinTable.SLICE_309 ( .D1(\carIndex[7] ), 
    .C1(\voltageGetter.waves.sinTable.n15240 ), 
    .B1(\voltageGetter.waves.sinTable.n15239 ), .A1(\carIndex[6] ), 
    .D0(\carIndex[4] ), .C0(\voltageGetter.waves.sinTable.n15355 ), 
    .B0(\voltageGetter.waves.sinTable.n220_adj_480 ), .A0(\carIndex[5] ), 
    .F0(\voltageGetter.waves.sinTable.n15240 ), 
    .F1(\voltageGetter.waves.sinTable.n16633 ));
  voltageGetter_waves_sinTable_SLICE_310 
    \voltageGetter.waves.sinTable.SLICE_310 ( .D1(\carIndex[7] ), 
    .C1(\voltageGetter.waves.sinTable.n15236 ), 
    .B1(\voltageGetter.waves.sinTable.n16633 ), 
    .A1(\voltageGetter.waves.sinTable.n15237 ), .D0(\carIndex[4] ), 
    .C0(\voltageGetter.waves.sinTable.n31 ), .B0(\carIndex[5] ), 
    .A0(\voltageGetter.waves.sinTable.n46_adj_484 ), 
    .F0(\voltageGetter.waves.sinTable.n15236 ), 
    .F1(\voltageGetter.waves.sinOut[4] ));
  voltageGetter_waves_sinTable_SLICE_311 
    \voltageGetter.waves.sinTable.SLICE_311 ( 
    .D1(\voltageGetter.waves.sinTable.n30_adj_486 ), 
    .C1(\voltageGetter.waves.sinTable.n15_adj_485 ), .A1(\carIndex[4] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n15_adj_485 ), 
    .F1(\voltageGetter.waves.sinTable.n31 ));
  voltageGetter_waves_sinTable_SLICE_313 
    \voltageGetter.waves.sinTable.SLICE_313 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n109_adj_483 ), 
    .B1(\voltageGetter.waves.sinTable.n15_adj_485 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[0] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n109_adj_483 ), 
    .F1(\voltageGetter.waves.sinTable.n125 ));
  voltageGetter_waves_sinTable_SLICE_314 
    \voltageGetter.waves.sinTable.SLICE_314 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n46_adj_484 ), 
    .B1(\voltageGetter.waves.sinTable.n125 ), .A1(\carIndex[5] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n46_adj_484 ), 
    .F1(\voltageGetter.waves.sinTable.n15237 ));
  voltageGetter_waves_sinTable_SLICE_315 
    \voltageGetter.waves.sinTable.SLICE_315 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n30_adj_472 ), 
    .B1(\voltageGetter.waves.sinTable.n45 ), .A1(\carIndex[3] ), 
    .D0(\carIndex[1] ), .C0(\carIndex[2] ), .B0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n30_adj_472 ), 
    .F1(\voltageGetter.waves.sinTable.n4892 ));
  voltageGetter_waves_sinTable_SLICE_317 
    \voltageGetter.waves.sinTable.SLICE_317 ( 
    .D1(\voltageGetter.waves.sinTable.n15354 ), 
    .C1(\voltageGetter.waves.sinTable.n15353 ), .A1(\carIndex[4] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[3] ), 
    .A0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n15353 ), 
    .F1(\voltageGetter.waves.sinTable.n15355 ));
  voltageGetter_waves_sinTable_SLICE_319 
    \voltageGetter.waves.sinTable.SLICE_319 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n158 ), 
    .B1(\voltageGetter.waves.sinTable.n173_adj_481 ), .A1(\carIndex[5] ), 
    .D0(\voltageGetter.waves.sinTable.n157_adj_487 ), .C0(\carIndex[4] ), 
    .B0(\voltageGetter.waves.sinTable.n109_adj_483 ), 
    .F0(\voltageGetter.waves.sinTable.n158 ), 
    .F1(\voltageGetter.waves.sinTable.n15239 ));
  voltageGetter_waves_sinTable_SLICE_321 
    \voltageGetter.waves.sinTable.SLICE_321 ( .D1(\carIndex[2] ), 
    .C1(\carIndex[1] ), .B1(\carIndex[0] ), .A1(\carIndex[3] ), 
    .D0(\carIndex[1] ), .C0(\carIndex[2] ), .B0(\carIndex[3] ), 
    .A0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n93_adj_494 ), 
    .F1(\voltageGetter.waves.sinTable.n7165 ));
  voltageGetter_waves_sinTable_SLICE_322 
    \voltageGetter.waves.sinTable.SLICE_322 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n77 ), .B1(\carIndex[3] ), 
    .A1(\voltageGetter.waves.sinTable.n93_adj_494 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .F0(\voltageGetter.waves.sinTable.n77 ), 
    .F1(\voltageGetter.waves.sinTable.n15248 ));
  voltageGetter_waves_sinTable_SLICE_323 
    \voltageGetter.waves.sinTable.SLICE_323 ( 
    .D1(\voltageGetter.waves.sinTable.n45 ), 
    .C1(\voltageGetter.waves.sinTable.n46_adj_496 ), .B1(\carIndex[3] ), 
    .A1(\carIndex[4] ), .D0(\carIndex[1] ), .C0(\carIndex[2] ), 
    .B0(\carIndex[0] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n46_adj_496 ), 
    .F1(\voltageGetter.waves.sinTable.n15246 ));
  voltageGetter_waves_sinTable_SLICE_325 
    \voltageGetter.waves.sinTable.SLICE_325 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n236_adj_488 ), 
    .B1(\voltageGetter.waves.sinTable.n14649 ), .A1(\carIndex[5] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n236_adj_488 ), 
    .F1(\voltageGetter.waves.sinTable.n16555 ));
  voltageGetter_waves_sinTable_SLICE_326 
    \voltageGetter.waves.sinTable.SLICE_326 ( 
    .D1(\voltageGetter.waves.sinTable.n16555 ), 
    .C1(\voltageGetter.waves.sinTable.n220_adj_489 ), 
    .B1(\voltageGetter.waves.sinTable.n15470 ), .A1(\carIndex[5] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n220_adj_489 ), 
    .F1(\voltageGetter.waves.sinTable.n16558 ));
  voltageGetter_waves_sinTable_SLICE_327 
    \voltageGetter.waves.sinTable.SLICE_327 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n15444 ), 
    .B1(\voltageGetter.waves.sinTable.n173_adj_490 ), .A1(\carIndex[5] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[3] ), 
    .A0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n15444 ), 
    .F1(\voltageGetter.waves.sinTable.n16549 ));
  voltageGetter_waves_sinTable_SLICE_328 
    \voltageGetter.waves.sinTable.SLICE_328 ( .D1(\carIndex[6] ), 
    .C1(\voltageGetter.waves.sinTable.n16552 ), 
    .A1(\voltageGetter.waves.sinTable.n16558 ), .D0(\carIndex[5] ), 
    .C0(\voltageGetter.waves.sinTable.n16549 ), 
    .B0(\voltageGetter.waves.sinTable.n157_adj_492 ), 
    .A0(\voltageGetter.waves.sinTable.n7173 ), 
    .F0(\voltageGetter.waves.sinTable.n16552 ), 
    .F1(\voltageGetter.waves.n15279 ));
  voltageGetter_modWaves_SLICE_329 \voltageGetter.modWaves.SLICE_329 ( 
    .D1(\voltageGetter.modWaves.n15266 ), .C1(\voltageGetter.modWaves.n15267 ), 
    .B1(\waveMod[2] ), .A1(\modIndex[7] ), .D0(\modIndex[0] ), 
    .C0(\modIndex[1] ), .B0(\modIndex[6] ), 
    .F0(\voltageGetter.modWaves.n15267 ), .F1(\voltageGetter.modWaves.n16615 ));
  voltageGetter_modWaves_SLICE_330 \voltageGetter.modWaves.SLICE_330 ( 
    .D1(\voltageGetter.modWaves.n15339 ), .C1(\voltageGetter.modWaves.n15338 ), 
    .B1(\voltageGetter.modWaves.n16615 ), .A1(\waveMod[2] ), 
    .D0(\voltageGetter.modWaves.sinTable.n16708 ), 
    .C0(\voltageGetter.modWaves.sinTable.n16714 ), .B0(\modIndex[6] ), 
    .F0(\voltageGetter.modWaves.n15338 ), .F1(\voltageGetter.modWaves.n16618 ));
  voltageGetter_modWaves_SLICE_331 \voltageGetter.modWaves.SLICE_331 ( 
    .D1(\modIndex[7] ), .C1(\voltageGetter.modWaves.n15350 ), 
    .B1(\waveMod[2] ), .A1(\voltageGetter.modWaves.n15351 ), 
    .D0(\modIndex[2] ), .C0(\voltageGetter.modWaves.sinTable.n5408 ), 
    .B0(\modIndex[6] ), .F0(\voltageGetter.modWaves.n15350 ), 
    .F1(\voltageGetter.modWaves.n16609 ));
  voltageGetter_modWaves_SLICE_332 \voltageGetter.modWaves.SLICE_332 ( 
    .D1(\voltageGetter.modWaves.n15309 ), .C1(\voltageGetter.modWaves.n15308 ), 
    .B1(\voltageGetter.modWaves.n16609 ), .A1(\waveMod[2] ), 
    .D0(\voltageGetter.modWaves.sinTable.n16687 ), 
    .C0(\voltageGetter.modWaves.sinTable.n15290 ), 
    .B0(\voltageGetter.modWaves.sinTable.n15291 ), .A0(\modIndex[6] ), 
    .F0(\voltageGetter.modWaves.n15308 ), .F1(\voltageGetter.modWaves.n16612 ));
  voltageGetter_modWaves_SLICE_333 \voltageGetter.modWaves.SLICE_333 ( 
    .D1(\voltageGetter.modWaves.n5381 ), .C1(\voltageGetter.modWaves.n7215 ), 
    .B1(\modIndex[7] ), .A1(\waveMod[2] ), .D0(\modIndex[0] ), 
    .C0(\modIndex[3] ), .B0(n6514), .A0(\modIndex[6] ), 
    .F0(\voltageGetter.modWaves.n7215 ), .F1(\voltageGetter.modWaves.n16603 ));
  voltageGetter_modWaves_SLICE_334 \voltageGetter.modWaves.SLICE_334 ( 
    .D1(\voltageGetter.modWaves.n16603 ), .C1(\voltageGetter.modWaves.n15287 ), 
    .B1(\waveMod[2] ), .A1(\voltageGetter.modWaves.n15288 ), 
    .D0(\voltageGetter.modWaves.sinTable.n15253 ), 
    .C0(\voltageGetter.modWaves.sinTable.n16654 ), .B0(\modIndex[6] ), 
    .F0(\voltageGetter.modWaves.n15287 ), .F1(\voltageGetter.modWaves.n16606 ));
  voltageGetter_modWaves_SLICE_335 \voltageGetter.modWaves.SLICE_335 ( 
    .D1(\voltageGetter.modWaves.n5364 ), .C1(\voltageGetter.modWaves.n7217 ), 
    .B1(\modIndex[7] ), .A1(\waveMod[2] ), .D0(\modIndex[0] ), .C0(n10073), 
    .B0(\modIndex[6] ), .A0(\modIndex[4] ), 
    .F0(\voltageGetter.modWaves.n7217 ), .F1(\voltageGetter.modWaves.n16597 ));
  voltageGetter_modWaves_SLICE_336 \voltageGetter.modWaves.SLICE_336 ( 
    .D1(\voltageGetter.modWaves.n15256 ), .C1(\voltageGetter.modWaves.n15334 ), 
    .B1(\voltageGetter.modWaves.n16597 ), .A1(\waveMod[2] ), 
    .D0(\voltageGetter.modWaves.sinTable.n31 ), 
    .C0(\voltageGetter.modWaves.sinTable.n16693 ), 
    .B0(\voltageGetter.modWaves.sinTable.n15514 ), .A0(\modIndex[6] ), 
    .F0(\voltageGetter.modWaves.n15334 ), .F1(\voltageGetter.modWaves.n16600 ));
  voltageGetter_modWaves_SLICE_337 \voltageGetter.modWaves.SLICE_337 ( 
    .D1(\voltageGetter.modWaves.n15435 ), .C1(\voltageGetter.modWaves.n5345 ), 
    .B1(\modIndex[7] ), .A1(\waveMod[2] ), .D0(\modIndex[5] ), .C0(n10091), 
    .B0(\modIndex[6] ), .A0(\voltageGetter.modWaves.sinTable.n5321 ), 
    .F0(\voltageGetter.modWaves.n5345 ), .F1(\voltageGetter.modWaves.n16591 ));
  voltageGetter_modWaves_SLICE_338 \voltageGetter.modWaves.SLICE_338 ( 
    .D1(\voltageGetter.modWaves.n15228 ), .C1(\voltageGetter.modWaves.n15227 ), 
    .B1(\voltageGetter.modWaves.n16591 ), .A1(\waveMod[2] ), 
    .D0(\voltageGetter.modWaves.sinTable.n5448 ), 
    .C0(\voltageGetter.modWaves.sinTable.n10137 ), .B0(\modIndex[6] ), 
    .F0(\voltageGetter.modWaves.n15227 ), .F1(\voltageGetter.modWaves.n16594 ));
  voltageGetter_modWaves_SLICE_339 \voltageGetter.modWaves.SLICE_339 ( 
    .D1(\modIndex[6] ), .C1(\voltageGetter.modWaves.n5295 ), 
    .B1(\modIndex[7] ), .A1(\waveMod[2] ), 
    .D0(\voltageGetter.modWaves.sinTable.n15430 ), .C0(n10161), 
    .B0(\modIndex[6] ), .A0(\voltageGetter.modWaves.sinTable.n7034 ), 
    .F0(\voltageGetter.modWaves.n5295 ), .F1(\voltageGetter.modWaves.n16585 ));
  voltageGetter_modWaves_SLICE_341 \voltageGetter.modWaves.SLICE_341 ( 
    .D1(n15674), .C1(\voltageGetter.modWaves.n1 ), .B1(\waveMod[2] ), 
    .A1(\waveMod[3] ), .D0(\modIndex[7] ), 
    .C0(\voltageGetter.modWaves.sinOut[0] ), 
    .B0(\voltageGetter.modWaves.n5356 ), .A0(\waveMod[2] ), 
    .F0(\voltageGetter.modWaves.n1 ), .F1(\voltageGetter.modVol[0] ));
  voltageGetter_modWaves_sinTable_SLICE_343 
    \voltageGetter.modWaves.sinTable.SLICE_343 ( .D1(\modIndex[3] ), 
    .C1(\voltageGetter.modWaves.sinTable.n46_adj_435 ), 
    .B1(\voltageGetter.modWaves.sinTable.n10115 ), .A1(\modIndex[4] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n46_adj_435 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15291 ));
  voltageGetter_modWaves_sinTable_SLICE_345 
    \voltageGetter.modWaves.sinTable.SLICE_345 ( .D1(\modIndex[3] ), 
    .C1(\voltageGetter.modWaves.sinTable.n77 ), .B1(\modIndex[4] ), 
    .A1(\voltageGetter.modWaves.sinTable.n93 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .F0(\voltageGetter.modWaves.sinTable.n77 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15296 ));
  voltageGetter_modWaves_sinTable_SLICE_346 
    \voltageGetter.modWaves.sinTable.SLICE_346 ( .D1(\modIndex[0] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[1] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n93 ), 
    .F1(\voltageGetter.modWaves.sinTable.n220_adj_438 ));
  voltageGetter_modWaves_sinTable_SLICE_347 
    \voltageGetter.modWaves.sinTable.SLICE_347 ( .D1(\modIndex[1] ), 
    .C1(\voltageGetter.modWaves.sinTable.n9984 ), 
    .B1(\voltageGetter.modWaves.sinTable.n60 ), .A1(\modIndex[3] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), 
    .F0(\voltageGetter.modWaves.sinTable.n9984 ), 
    .F1(\voltageGetter.modWaves.sinTable.n61 ));
  voltageGetter_modWaves_sinTable_SLICE_348 
    \voltageGetter.modWaves.sinTable.SLICE_348 ( .D1(n6528), 
    .C1(\voltageGetter.modWaves.sinTable.n60 ), .B1(\modIndex[5] ), 
    .A1(n14206), .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .F0(\voltageGetter.modWaves.sinTable.n60 ), 
    .F1(\voltageGetter.modWaves.sinTable.n5408 ));
  voltageGetter_modWaves_sinTable_SLICE_349 
    \voltageGetter.modWaves.sinTable.SLICE_349 ( .D1(\modIndex[3] ), 
    .C1(\voltageGetter.modWaves.sinTable.n173 ), 
    .B1(\voltageGetter.modWaves.sinTable.n180 ), .A1(\modIndex[4] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n173 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15300 ));
  voltageGetter_modWaves_sinTable_SLICE_351 
    \voltageGetter.modWaves.sinTable.SLICE_351 ( .D1(\modIndex[3] ), 
    .C1(\voltageGetter.modWaves.sinTable.n180 ), 
    .B1(\voltageGetter.modWaves.sinTable.n220_adj_438 ), .A1(\modIndex[4] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .F0(\voltageGetter.modWaves.sinTable.n180 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15305 ));
  voltageGetter_modWaves_sinTable_SLICE_353 
    \voltageGetter.modWaves.sinTable.SLICE_353 ( .D1(\modIndex[5] ), 
    .C1(\voltageGetter.modWaves.sinTable.n16735 ), 
    .B1(\voltageGetter.modWaves.sinTable.n15471 ), 
    .A1(\voltageGetter.modWaves.sinTable.n220_adj_442 ), .D0(\modIndex[4] ), 
    .C0(\voltageGetter.modWaves.sinTable.n236_adj_440 ), 
    .B0(\voltageGetter.modWaves.sinTable.n251_adj_441 ), .A0(\modIndex[5] ), 
    .F0(\voltageGetter.modWaves.sinTable.n16735 ), 
    .F1(\voltageGetter.modWaves.sinTable.n16738 ));
  voltageGetter_modWaves_sinTable_SLICE_355 
    \voltageGetter.modWaves.sinTable.SLICE_355 ( .D1(\modIndex[5] ), 
    .C1(\voltageGetter.modWaves.sinTable.n5268 ), .B1(\modIndex[6] ), 
    .A1(\voltageGetter.modWaves.sinTable.n10147 ), 
    .D0(\voltageGetter.modWaves.sinTable.n10115 ), .C0(\modIndex[3] ), 
    .B0(\modIndex[4] ), .A0(\modIndex[5] ), 
    .F0(\voltageGetter.modWaves.sinTable.n5268 ), 
    .F1(\voltageGetter.modWaves.n15215 ));
  voltageGetter_modWaves_sinTable_SLICE_357 
    \voltageGetter.modWaves.sinTable.SLICE_357 ( 
    .D0(\voltageGetter.modWaves.sinTable.n15305 ), 
    .C0(\voltageGetter.modWaves.sinTable.n15306 ), .B0(\modIndex[5] ), 
    .A0(\modIndex[6] ), .F0(\voltageGetter.modWaves.sinTable.n16717 ));
  voltageGetter_modWaves_sinTable_SLICE_358 
    \voltageGetter.modWaves.sinTable.SLICE_358 ( 
    .D0(\voltageGetter.modWaves.sinTable.n15300 ), 
    .C0(\voltageGetter.modWaves.sinTable.n15299 ), .B0(\modIndex[6] ), 
    .A0(\voltageGetter.modWaves.sinTable.n16717 ), 
    .F0(\voltageGetter.modWaves.n15309 ));
  voltageGetter_modWaves_sinTable_SLICE_359 
    \voltageGetter.modWaves.sinTable.SLICE_359 ( .D1(\modIndex[5] ), 
    .C1(\voltageGetter.modWaves.sinTable.n16711 ), 
    .B1(\voltageGetter.modWaves.sinTable.n30_adj_444 ), 
    .A1(\voltageGetter.modWaves.sinTable.n15_adj_445 ), .D0(\modIndex[4] ), 
    .C0(\voltageGetter.modWaves.sinTable.n61 ), 
    .B0(\voltageGetter.modWaves.sinTable.n46 ), .A0(\modIndex[5] ), 
    .F0(\voltageGetter.modWaves.sinTable.n16711 ), 
    .F1(\voltageGetter.modWaves.sinTable.n16714 ));
  voltageGetter_modWaves_sinTable_SLICE_361 
    \voltageGetter.modWaves.sinTable.SLICE_361 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n109_adj_446 ), 
    .B1(\voltageGetter.modWaves.sinTable.n124 ), .A1(\modIndex[5] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n109_adj_446 ), 
    .F1(\voltageGetter.modWaves.sinTable.n16705 ));
  voltageGetter_modWaves_sinTable_SLICE_362 
    \voltageGetter.modWaves.sinTable.SLICE_362 ( 
    .D1(\voltageGetter.modWaves.sinTable.n16705 ), 
    .C1(\voltageGetter.modWaves.sinTable.n78 ), 
    .B1(\voltageGetter.modWaves.sinTable.n93_adj_447 ), .A1(\modIndex[5] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n78 ), 
    .F1(\voltageGetter.modWaves.sinTable.n16708 ));
  voltageGetter_modWaves_sinTable_SLICE_363 
    \voltageGetter.modWaves.sinTable.SLICE_363 ( .D1(\modIndex[6] ), 
    .C1(\voltageGetter.modWaves.sinTable.n125 ), .B1(\modIndex[5] ), 
    .A1(\voltageGetter.modWaves.sinTable.n15497 ), .D0(\modIndex[4] ), 
    .C0(\voltageGetter.modWaves.sinTable.n15_adj_437 ), 
    .B0(\voltageGetter.modWaves.sinTable.n109 ), 
    .F0(\voltageGetter.modWaves.sinTable.n125 ), 
    .F1(\voltageGetter.modWaves.sinTable.n16693 ));
  voltageGetter_modWaves_sinTable_SLICE_365 
    \voltageGetter.modWaves.sinTable.SLICE_365 ( 
    .D0(\voltageGetter.modWaves.sinTable.n15296 ), 
    .C0(\voltageGetter.modWaves.sinTable.n15297 ), .B0(\modIndex[5] ), 
    .A0(\modIndex[6] ), .F0(\voltageGetter.modWaves.sinTable.n16687 ));
  voltageGetter_modWaves_sinTable_SLICE_367 
    \voltageGetter.modWaves.sinTable.SLICE_367 ( .D0(\modIndex[5] ), 
    .C0(\voltageGetter.modWaves.sinTable.n15330 ), .B0(\modIndex[6] ), 
    .A0(\voltageGetter.modWaves.sinTable.n15329 ), 
    .F0(\voltageGetter.modWaves.sinTable.n16675 ));
  voltageGetter_modWaves_sinTable_SLICE_368 
    \voltageGetter.modWaves.sinTable.SLICE_368 ( 
    .D0(\voltageGetter.modWaves.sinTable.n16675 ), 
    .C0(\voltageGetter.modWaves.sinTable.n15326 ), 
    .B0(\voltageGetter.modWaves.sinTable.n15327 ), .A0(\modIndex[6] ), 
    .F0(\voltageGetter.modWaves.n15339 ));
  voltageGetter_modWaves_sinTable_SLICE_369 
    \voltageGetter.modWaves.sinTable.SLICE_369 ( .D1(\modIndex[5] ), 
    .C1(\modIndex[4] ), .B1(n5353), .A1(\modIndex[6] ), 
    .D0(\voltageGetter.modWaves.sinTable.n15481 ), 
    .C0(\voltageGetter.modWaves.sinTable.n15358 ), .B0(\modIndex[6] ), 
    .A0(\modIndex[5] ), .F0(\voltageGetter.modWaves.sinTable.n16669 ), 
    .F1(\voltageGetter.modWaves.n5364 ));
  voltageGetter_modWaves_sinTable_SLICE_370 
    \voltageGetter.modWaves.sinTable.SLICE_370 ( 
    .D1(\voltageGetter.modWaves.sinTable.n16669 ), 
    .C1(\voltageGetter.modWaves.sinTable.n15456 ), .B1(\modIndex[6] ), 
    .A1(\voltageGetter.modWaves.sinTable.n158 ), .D0(\modIndex[2] ), 
    .C0(\voltageGetter.modWaves.sinTable.n10115 ), .B0(\modIndex[4] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n15456 ), 
    .F1(\voltageGetter.modWaves.n15256 ));
  voltageGetter_modWaves_sinTable_SLICE_371 
    \voltageGetter.modWaves.sinTable.SLICE_371 ( 
    .D1(\voltageGetter.modWaves.sinTable.n157_adj_450 ), 
    .C1(\voltageGetter.modWaves.sinTable.n16663 ), .B1(\modIndex[5] ), 
    .A1(\voltageGetter.modWaves.sinTable.n15223 ), .D0(n10073), 
    .C0(\modIndex[4] ), .B0(\voltageGetter.modWaves.sinTable.n173_adj_449 ), 
    .A0(\modIndex[5] ), .F0(\voltageGetter.modWaves.sinTable.n16663 ), 
    .F1(\voltageGetter.modWaves.sinTable.n16666 ));
  voltageGetter_modWaves_sinTable_SLICE_373 
    \voltageGetter.modWaves.sinTable.SLICE_373 ( .D1(\modIndex[1] ), 
    .C1(\voltageGetter.modWaves.sinTable.n7148 ), .A1(\modIndex[6] ), 
    .D0(\modIndex[0] ), .C0(\modIndex[1] ), .B0(n14739), .A0(\modIndex[5] ), 
    .F0(\voltageGetter.modWaves.sinTable.n7148 ), 
    .F1(\voltageGetter.modWaves.n15266 ));
  voltageGetter_modWaves_sinTable_SLICE_375 
    \voltageGetter.modWaves.sinTable.SLICE_375 ( .D1(\modIndex[5] ), 
    .C1(\voltageGetter.modWaves.sinTable.n16651 ), 
    .B1(\voltageGetter.modWaves.sinTable.n78_adj_453 ), 
    .A1(\voltageGetter.modWaves.sinTable.n93_adj_452 ), .D0(\modIndex[5] ), 
    .C0(\voltageGetter.modWaves.sinTable.n109_adj_451 ), .B0(\modIndex[4] ), 
    .A0(\voltageGetter.modWaves.sinTable.n124_adj_443 ), 
    .F0(\voltageGetter.modWaves.sinTable.n16651 ), 
    .F1(\voltageGetter.modWaves.sinTable.n16654 ));
  voltageGetter_modWaves_sinTable_SLICE_377 
    \voltageGetter.modWaves.sinTable.SLICE_377 ( 
    .D1(\voltageGetter.modWaves.sinTable.n15519 ), 
    .C1(\voltageGetter.modWaves.sinTable.n22 ), .B1(\modIndex[3] ), 
    .A1(\modIndex[4] ), .D0(\modIndex[2] ), .C0(\modIndex[0] ), 
    .A0(\modIndex[1] ), .F0(\voltageGetter.modWaves.sinTable.n22 ), 
    .F1(\voltageGetter.modWaves.sinTable.n16645 ));
  voltageGetter_modWaves_sinTable_SLICE_378 
    \voltageGetter.modWaves.sinTable.SLICE_378 ( 
    .D1(\voltageGetter.modWaves.sinTable.n16645 ), 
    .C1(\voltageGetter.modWaves.sinTable.n134 ), 
    .B1(\voltageGetter.modWaves.sinTable.n14 ), .A1(\modIndex[4] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .A0(\modIndex[1] ), 
    .F0(\voltageGetter.modWaves.sinTable.n134 ), 
    .F1(\voltageGetter.modWaves.sinTable.n16648 ));
  voltageGetter_modWaves_sinTable_SLICE_379 
    \voltageGetter.modWaves.sinTable.SLICE_379 ( .D1(\modIndex[3] ), 
    .C1(\voltageGetter.modWaves.sinTable.n45 ), 
    .B1(\voltageGetter.modWaves.sinTable.n61_adj_455 ), .A1(\modIndex[4] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .F0(\voltageGetter.modWaves.sinTable.n45 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15225 ));
  voltageGetter_modWaves_sinTable_SLICE_380 
    \voltageGetter.modWaves.sinTable.SLICE_380 ( .D1(\modIndex[0] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[1] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n61_adj_455 ), 
    .F1(\voltageGetter.modWaves.sinTable.n251 ));
  voltageGetter_modWaves_sinTable_SLICE_381 
    \voltageGetter.modWaves.sinTable.SLICE_381 ( .D1(\modIndex[3] ), 
    .C1(\voltageGetter.modWaves.sinTable.n78_adj_458 ), .B1(\modIndex[4] ), 
    .A1(\voltageGetter.modWaves.sinTable.n15518 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[1] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n78_adj_458 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15341 ));
  voltageGetter_modWaves_sinTable_SLICE_383 
    \voltageGetter.modWaves.sinTable.SLICE_383 ( 
    .D1(\voltageGetter.modWaves.sinTable.n15224 ), 
    .C1(\voltageGetter.modWaves.sinTable.n16627 ), 
    .B1(\voltageGetter.modWaves.sinTable.n15225 ), .A1(\modIndex[6] ), 
    .D0(\modIndex[6] ), .C0(\voltageGetter.modWaves.sinTable.n15342 ), 
    .B0(\modIndex[5] ), .A0(\voltageGetter.modWaves.sinTable.n15341 ), 
    .F0(\voltageGetter.modWaves.sinTable.n16627 ), 
    .F1(\voltageGetter.modWaves.sinOut[0] ));
  voltageGetter_modWaves_sinTable_SLICE_385 
    \voltageGetter.modWaves.sinTable.SLICE_385 ( .D1(\modIndex[3] ), 
    .C1(\voltageGetter.modWaves.sinTable.n10117 ), 
    .B1(\voltageGetter.modWaves.sinTable.n10115 ), .A1(\modIndex[4] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[1] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n10117 ), 
    .F1(\voltageGetter.modWaves.sinTable.n5417 ));
  voltageGetter_modWaves_sinTable_SLICE_387 
    \voltageGetter.modWaves.sinTable.SLICE_387 ( .D1(\modIndex[3] ), 
    .C1(\voltageGetter.modWaves.sinTable.n10115 ), 
    .B1(\voltageGetter.modWaves.sinTable.n77 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[1] ), .B0(\modIndex[0] ), 
    .F0(\voltageGetter.modWaves.sinTable.n10115 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15_adj_437 ));
  SLICE_389 SLICE_389( .D1(n10091), .C1(\modIndex[5] ), .B1(\modIndex[7] ), 
    .A1(\modIndex[6] ), .D0(\modIndex[0] ), .C0(\modIndex[1] ), 
    .B0(\modIndex[5] ), .A0(\modIndex[6] ), .F0(n254_adj_510), .F1(n15674));
  voltageGetter_modWaves_SLICE_390 \voltageGetter.modWaves.SLICE_390 ( 
    .D1(\modIndex[7] ), .C1(n127_adj_509), .B1(\waveMod[2] ), 
    .A1(n254_adj_510), .D0(\modIndex[6] ), .C0(n63_adj_508), .B0(n7247), 
    .A0(n15705), .F0(n127_adj_509), .F1(\voltageGetter.modWaves.n15198 ));
  SLICE_391 SLICE_391( .D1(\carIndex[0] ), .C1(n7093), .D0(\carIndex[4] ), 
    .C0(\carIndex[2] ), .B0(\carIndex[1] ), .A0(\carIndex[3] ), .F0(n7093), 
    .F1(n4932));
  SLICE_393 SLICE_393( .D1(\carIndex[3] ), .C1(n10003), .B1(\carIndex[5] ), 
    .A1(\carIndex[6] ), .D0(\carIndex[1] ), .C0(\carIndex[6] ), 
    .B0(\carIndex[0] ), .A0(\carIndex[5] ), .F0(n254), .F1(n4999));
  voltageGetter_waves_sinTable_SLICE_394 
    \voltageGetter.waves.sinTable.SLICE_394 ( .D1(\carIndex[7] ), .C1(n127), 
    .B1(n254), .A1(\waveCar[2] ), .D0(n7245), .C0(n63), .B0(\carIndex[6] ), 
    .A0(n15693), .F0(n127), .F1(\voltageGetter.waves.n15177 ));
  SLICE_395 SLICE_395( .D1(\carIndex[7] ), .C1(n4976), .B1(n4977), 
    .A1(\waveCar[2] ), .D0(\carIndex[5] ), .C0(\carIndex[0] ), 
    .B0(\carIndex[6] ), .F0(n4976), .F1(\voltageGetter.waves.n15180 ));
  SLICE_397 SLICE_397( .D1(\carIndex[0] ), .C1(n7135), .B1(\carIndex[6] ), 
    .A1(\carIndex[5] ), .D0(\carIndex[4] ), .C0(\carIndex[1] ), 
    .B0(\carIndex[2] ), .A0(\carIndex[3] ), .F0(n7135), .F1(n4977));
  SLICE_400 SLICE_400( .D1(\carIndex[5] ), .C1(n7237), .B1(\carIndex[1] ), 
    .A1(\carIndex[0] ), .D0(\carIndex[4] ), .C0(\carIndex[2] ), 
    .B0(\carIndex[3] ), .F0(n7237), .F1(n63));
  SLICE_401 SLICE_401( .D1(\modIndex[7] ), .C1(n254_adj_513), 
    .B1(\waveMod[2] ), .A1(n127_adj_512), .D0(\modIndex[2] ), .C0(n5388), 
    .B0(\modIndex[5] ), .A0(\modIndex[6] ), .F0(n254_adj_513), 
    .F1(\voltageGetter.modWaves.n15192 ));
  SLICE_403 SLICE_403( .D1(\modIndex[4] ), .C1(n10073), .A1(\modIndex[0] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[1] ), .B0(\modIndex[3] ), .F0(n10073), 
    .F1(n10091));
  voltageGetter_modWaves_sinTable_SLICE_406 
    \voltageGetter.modWaves.sinTable.SLICE_406 ( 
    .D1(\voltageGetter.modWaves.sinTable.n22 ), .C1(n14206), 
    .A1(\modIndex[3] ), .D0(\modIndex[2] ), .C0(\modIndex[0] ), 
    .B0(\modIndex[1] ), .F0(n14206), 
    .F1(\voltageGetter.modWaves.sinTable.n109_adj_451 ));
  SLICE_407 SLICE_407( .D1(\modIndex[0] ), .C1(n6514), .B1(\modIndex[5] ), 
    .A1(n6528), .D0(\modIndex[2] ), .C0(\modIndex[1] ), .F0(n6514), 
    .F1(n10161));
  SLICE_409 SLICE_409( .D1(\modIndex[4] ), .C1(n5353), .B1(\modIndex[6] ), 
    .A1(\modIndex[5] ), .D0(\modIndex[2] ), .C0(\modIndex[0] ), 
    .B0(\modIndex[1] ), .A0(\modIndex[3] ), .F0(n5353), .F1(n5051));
  SLICE_411 SLICE_411( .D1(\modIndex[4] ), .C1(n9829), .B1(n5353), 
    .A1(\modIndex[6] ), .D0(\modIndex[0] ), .C0(n10073), .A0(\modIndex[5] ), 
    .F0(n9829), .F1(n5052));
  voltageGetter_modWaves_SLICE_412 \voltageGetter.modWaves.SLICE_412 ( 
    .D1(\voltageGetter.modWaves.n16594 ), .C1(\voltageGetter.modWaves.n15186 ), 
    .B1(\waveMod[3] ), .D0(n5052), .C0(n5051), .B0(\waveMod[2] ), 
    .A0(\modIndex[7] ), .F0(\voltageGetter.modWaves.n15186 ), 
    .F1(\voltageGetter.modVol[5] ));
  SLICE_414 SLICE_414( .D1(\modIndex[2] ), .C1(\modIndex[1] ), 
    .B1(\modIndex[3] ), .A1(\modIndex[4] ), .D0(\modIndex[4] ), 
    .C0(\modIndex[2] ), .B0(\modIndex[5] ), .A0(\modIndex[3] ), .F0(n7247), 
    .F1(\voltageGetter.modWaves.sinTable.n5321 ));
  SLICE_415 SLICE_415( .D1(n5077), .C1(n5076), .B1(\waveMod[2] ), 
    .A1(\modIndex[7] ), .D0(\modIndex[3] ), .C0(\modIndex[5] ), .B0(n10083), 
    .A0(\modIndex[6] ), .F0(n5076), .F1(\voltageGetter.modWaves.n15189 ));
  SLICE_417 SLICE_417( .D1(\waveMod[2] ), .C1(n5053), .B1(\modIndex[7] ), 
    .A1(n5054), .D0(\modIndex[0] ), .C0(\modIndex[5] ), .B0(\modIndex[6] ), 
    .F0(n5053), .F1(\voltageGetter.modWaves.n15201 ));
  SLICE_419 SLICE_419( .D1(\modIndex[5] ), .C1(n7141), .B1(\modIndex[0] ), 
    .A1(\modIndex[6] ), .D0(\modIndex[2] ), .C0(\modIndex[1] ), 
    .B0(\modIndex[3] ), .A0(\modIndex[4] ), .F0(n7141), .F1(n5054));
  SLICE_421 SLICE_421( .D1(\modIndex[0] ), .C1(n14739), .B1(\modIndex[1] ), 
    .A1(\modIndex[5] ), .D0(\modIndex[4] ), .C0(\modIndex[2] ), 
    .A0(\modIndex[3] ), .F0(n14739), .F1(n63_adj_508));
  SLICE_423 SLICE_423( .D1(\waveCar[2] ), .C1(n254_adj_507), .B1(n127_adj_506), 
    .A1(\carIndex[7] ), .D0(\carIndex[6] ), .C0(\carIndex[2] ), 
    .B0(\carIndex[5] ), .A0(n10141), .F0(n254_adj_507), 
    .F1(\voltageGetter.waves.n15174 ));
  SLICE_427 SLICE_427( .D1(\modIndex[0] ), .C1(n7139), 
    .B1(\voltageGetter.modWaves.sinTable.n10117 ), .A1(\modIndex[4] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[1] ), .A0(\modIndex[3] ), .F0(n7139), 
    .F1(\voltageGetter.modWaves.sinTable.n10147 ));
  toSpeak_SLICE_429 \toSpeak.SLICE_429 ( .D1(\toSpeak.n4258[3] ), 
    .C1(\toSpeak.n6 ), .B1(\toSpeak.n4258[1] ), .A1(\toSpeak.CS_N_430 ), 
    .D0(\toSpeak.n4258[2] ), .C0(\toSpeak.n4258[4] ), .F0(\toSpeak.n6 ), 
    .F1(\toSpeak.n4318 ));
  toSpeak_SLICE_431 \toSpeak.SLICE_431 ( .D1(\toSpeak.n4258[4] ), 
    .C1(\toSpeak.n4360 ), .D0(\toSpeak.n4258[2] ), .C0(\toSpeak.n4258[3] ), 
    .B0(\toSpeak.n4258[1] ), .A0(\toSpeak.n4258[0] ), .F0(\toSpeak.n4360 ), 
    .F1(\toSpeak.n16992 ));
  toSpeak_SLICE_432 \toSpeak.SLICE_432 ( .DI1(\toSpeak.n6435 ), 
    .D1(\toSpeak.CS_N_430 ), .C1(\toSpeak.sck_N_428 ), .B1(\toSpeak.n9 ), 
    .D0(\toSpeak.n4258[4] ), .C0(\toSpeak.CS_N_430 ), .B0(\toSpeak.sck_N_428 ), 
    .A0(\toSpeak.n4360 ), .LSR(\toSpeak.n4374 ), .CLK(clk), 
    .Q1(\toSpeak.sck_N_428 ), .F0(\toSpeak.n16982 ), .F1(\toSpeak.n6435 ));
  toSpeak_SLICE_434 \toSpeak.SLICE_434 ( .DI1(\toSpeak.n4371_kb_in ), 
    .D1(\toSpeak.n4369 ), .C1(\toSpeak.n16980 ), .B1(\toSpeak.LDAC_N_432 ), 
    .A1(\toSpeak.LDAC_N_433 ), .D0(\toSpeak.CS_N_430 ), 
    .C0(\toSpeak.sck_N_428 ), .B0(\toSpeak.n16992 ), .A0(\toSpeak.n4258[7] ), 
    .LSR(rst_c), .CLK(clk), .Q1(\toSpeak.state_FSM_illegal_0 ), 
    .F0(\toSpeak.n16980 ), .F1(\toSpeak.n4371_kb_in ));
  toSpeak_SLICE_435 \toSpeak.SLICE_435 ( .D1(\toSpeak.shiftCount[4] ), 
    .C1(\toSpeak.n14966 ), .B1(\toSpeak.shiftCount[0] ), 
    .A1(\toSpeak.shiftCount[3] ), .D0(\toSpeak.shiftCount[2] ), 
    .B0(\toSpeak.shiftCount[1] ), .F0(\toSpeak.n14966 ), .F1(\toSpeak.n9 ));
  voltageGetter_waves_SLICE_439 \voltageGetter.waves.SLICE_439 ( 
    .D1(\voltageGetter.waves.n2 ), .C1(\voltageGetter.waves.n6530 ), 
    .B1(\waveCar[3] ), .A1(\voltageGetter.waves.n15447 ), .D0(\carIndex[7] ), 
    .C0(\waveCar[2] ), .F0(\voltageGetter.waves.n6530 ), .F1(volVal_c_7));
  voltageGetter_waves_SLICE_441 \voltageGetter.waves.SLICE_441 ( 
    .D0(\voltageGetter.waves.sawOut[6] ), .C0(\voltageGetter.waves.n16621 ), 
    .B0(\waveCar[3] ), .A0(\voltageGetter.waves.sinOut[6] ), .F0(volVal_c_6));
  voltageGetter_waves_sinTable_SLICE_442 
    \voltageGetter.waves.sinTable.SLICE_442 ( .D0(\carIndex[7] ), 
    .C0(\voltageGetter.waves.sinTable.n15374 ), 
    .B0(\voltageGetter.waves.sinTable.n4936 ), .A0(\carIndex[6] ), 
    .F0(\voltageGetter.waves.sawOut[6] ));
  voltageGetter_waves_sinTable_SLICE_443 
    \voltageGetter.waves.sinTable.SLICE_443 ( 
    .D1(\voltageGetter.waves.sinTable.n157 ), 
    .C1(\voltageGetter.waves.sinTable.n15211 ), .A1(\carIndex[4] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[3] ), 
    .A0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n15211 ), 
    .F1(\voltageGetter.waves.sinTable.n15230 ));
  voltageGetter_waves_sinTable_SLICE_446 
    \voltageGetter.waves.sinTable.SLICE_446 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n142 ), 
    .B1(\voltageGetter.waves.sinTable.n7165 ), .D0(\carIndex[1] ), 
    .C0(\carIndex[2] ), .B0(\carIndex[0] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n142 ), 
    .F1(\voltageGetter.waves.sinTable.n15302 ));
  voltageGetter_waves_sinTable_SLICE_447 
    \voltageGetter.waves.sinTable.SLICE_447 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n236 ), 
    .B1(\voltageGetter.waves.sinTable.n251 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[0] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n236 ), 
    .F1(\voltageGetter.waves.sinTable.n15234 ));
  voltageGetter_waves_sinTable_SLICE_449 
    \voltageGetter.waves.sinTable.SLICE_449 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n6755 ), 
    .B1(\voltageGetter.waves.sinTable.n220 ), .A1(n4807), .D0(\carIndex[2] ), 
    .B0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n6755 ), 
    .F1(\voltageGetter.waves.sinTable.n15233 ));
  voltageGetter_waves_sinTable_SLICE_450 
    \voltageGetter.waves.sinTable.SLICE_450 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[0] ), .A1(\carIndex[3] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[3] ), 
    .A0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n220 ), 
    .F1(\voltageGetter.waves.sinTable.n15361 ));
  voltageGetter_waves_sinTable_SLICE_452 
    \voltageGetter.waves.sinTable.SLICE_452 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n15_adj_495 ), 
    .B1(\voltageGetter.waves.sinTable.n15361 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[3] ), .A0(\carIndex[0] ), 
    .F0(\voltageGetter.waves.sinTable.n15_adj_495 ), 
    .F1(\voltageGetter.waves.sinTable.n15245 ));
  voltageGetter_waves_sinTable_SLICE_453 
    \voltageGetter.waves.sinTable.SLICE_453 ( .D1(\carIndex[0] ), 
    .C1(\voltageGetter.waves.sinTable.n6419 ), .B1(\carIndex[6] ), 
    .A1(\carIndex[3] ), .D0(\carIndex[1] ), .C0(\carIndex[2] ), 
    .F0(\voltageGetter.waves.sinTable.n6419 ), 
    .F1(\voltageGetter.waves.n7236 ));
  voltageGetter_waves_sinTable_SLICE_455 
    \voltageGetter.waves.sinTable.SLICE_455 ( .D1(n10003), 
    .C1(\voltageGetter.waves.sinTable.n7166 ), .B1(\carIndex[6] ), 
    .A1(\carIndex[3] ), .D0(\carIndex[4] ), .C0(\carIndex[5] ), 
    .F0(\voltageGetter.waves.sinTable.n7166 ), 
    .F1(\voltageGetter.waves.n4853 ));
  voltageGetter_waves_sinTable_SLICE_457 
    \voltageGetter.waves.sinTable.SLICE_457 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n173 ), 
    .A1(\voltageGetter.waves.sinTable.n188 ), .D0(\carIndex[1] ), 
    .C0(\carIndex[2] ), .B0(\carIndex[0] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n173 ), 
    .F1(\voltageGetter.waves.sinTable.n15303 ));
  voltageGetter_waves_sinTable_SLICE_459 
    \voltageGetter.waves.sinTable.SLICE_459 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n15364 ), 
    .A1(\voltageGetter.waves.sinTable.n124_adj_493 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[0] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n15364 ), 
    .F1(\voltageGetter.waves.sinTable.n15249 ));
  voltageGetter_waves_sinTable_SLICE_461 
    \voltageGetter.waves.sinTable.SLICE_461 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n7169 ), 
    .B1(\voltageGetter.waves.sinTable.n251_adj_464 ), .D0(\carIndex[3] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[0] ), .A0(\carIndex[2] ), 
    .F0(\voltageGetter.waves.sinTable.n7169 ), 
    .F1(\voltageGetter.waves.sinTable.n15312 ));
  voltageGetter_waves_sinTable_SLICE_462 
    \voltageGetter.waves.sinTable.SLICE_462 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[3] ), .B1(\carIndex[2] ), .A1(\carIndex[0] ), 
    .D0(\carIndex[3] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[2] ), .F0(\voltageGetter.waves.sinTable.n251_adj_464 ), 
    .F1(\voltageGetter.waves.sinTable.n30_adj_468 ));
  voltageGetter_waves_sinTable_SLICE_463 
    \voltageGetter.waves.sinTable.SLICE_463 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n205 ), 
    .B1(\voltageGetter.waves.sinTable.n220_adj_465 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[0] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n205 ), 
    .F1(\voltageGetter.waves.sinTable.n15311 ));
  voltageGetter_waves_sinTable_SLICE_465 
    \voltageGetter.waves.sinTable.SLICE_465 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n109_adj_466 ), 
    .B1(\voltageGetter.waves.sinTable.n124_adj_482 ), .D0(\carIndex[0] ), 
    .C0(\carIndex[2] ), .B0(\carIndex[3] ), .A0(\carIndex[1] ), 
    .F0(\voltageGetter.waves.sinTable.n109_adj_466 ), 
    .F1(\voltageGetter.waves.sinTable.n15315 ));
  voltageGetter_waves_sinTable_SLICE_467 
    \voltageGetter.waves.sinTable.SLICE_467 ( 
    .D1(\voltageGetter.waves.sinTable.n6421 ), .C1(n4807), .B1(n15693), 
    .A1(\voltageGetter.waves.sinTable.n7166 ), .D0(\carIndex[1] ), 
    .C0(\carIndex[0] ), .F0(n4807), .F1(\voltageGetter.waves.sinTable.n7130 ));
  voltageGetter_waves_sinTable_SLICE_470 
    \voltageGetter.waves.sinTable.SLICE_470 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n15_adj_476 ), 
    .A1(\voltageGetter.waves.sinTable.n30_adj_468 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[3] ), .A0(\carIndex[0] ), 
    .F0(\voltageGetter.waves.sinTable.n15_adj_476 ), 
    .F1(\voltageGetter.waves.sinTable.n15242 ));
  voltageGetter_waves_sinTable_SLICE_471 
    \voltageGetter.waves.sinTable.SLICE_471 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n4914 ), 
    .A1(\voltageGetter.waves.sinTable.n30_adj_472 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[0] ), .B0(\carIndex[1] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n4914 ), 
    .F1(\voltageGetter.waves.sinTable.n4919 ));
  voltageGetter_waves_sinTable_SLICE_473 
    \voltageGetter.waves.sinTable.SLICE_473 ( .D0(\carIndex[5] ), 
    .C0(\voltageGetter.waves.sinTable.n4919 ), 
    .B0(\voltageGetter.waves.sinTable.n7041 ), 
    .F0(\voltageGetter.waves.sinTable.n4923 ));
  voltageGetter_waves_sinTable_SLICE_474 
    \voltageGetter.waves.sinTable.SLICE_474 ( .D1(\carIndex[5] ), 
    .C1(\voltageGetter.waves.sinTable.n7041 ), .B1(\carIndex[1] ), 
    .D0(\carIndex[4] ), .C0(\carIndex[2] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n7041 ), 
    .F1(\voltageGetter.waves.sinTable.n15374 ));
  voltageGetter_waves_sinTable_SLICE_475 
    \voltageGetter.waves.sinTable.SLICE_475 ( .D1(\carIndex[5] ), 
    .C1(\voltageGetter.waves.sinTable.n7022 ), .B1(n10141), 
    .A1(\voltageGetter.waves.sinTable.n4892 ), .D0(\carIndex[4] ), 
    .C0(\carIndex[2] ), .B0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n7022 ), 
    .F1(\voltageGetter.waves.sinTable.n10201 ));
  voltageGetter_waves_sinTable_SLICE_479 
    \voltageGetter.waves.sinTable.SLICE_479 ( .D1(\carIndex[4] ), 
    .C1(\voltageGetter.waves.sinTable.n15369 ), .B1(\carIndex[5] ), 
    .A1(\voltageGetter.waves.sinTable.n30_adj_472 ), .D0(\carIndex[2] ), 
    .C0(\carIndex[0] ), .B0(\carIndex[1] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n15369 ), 
    .F1(\voltageGetter.waves.sinTable.n15439 ));
  voltageGetter_waves_sinTable_SLICE_481 
    \voltageGetter.waves.sinTable.SLICE_481 ( .D1(\carIndex[6] ), 
    .C1(\voltageGetter.waves.sinTable.n4936 ), .B1(\waveCar[2] ), 
    .A1(\carIndex[7] ), .D0(\carIndex[5] ), .C0(\carIndex[0] ), .B0(n7093), 
    .F0(\voltageGetter.waves.sinTable.n4936 ), .F1(\voltageGetter.waves.n2 ));
  voltageGetter_waves_sinTable_SLICE_483 
    \voltageGetter.waves.sinTable.SLICE_483 ( .D1(\carIndex[5] ), 
    .C1(\voltageGetter.waves.sinTable.n45 ), .B1(\carIndex[3] ), 
    .A1(\carIndex[4] ), .D0(\carIndex[1] ), .C0(\carIndex[2] ), 
    .B0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n45 ), 
    .F1(\voltageGetter.waves.sinTable.n4863 ));
  voltageGetter_waves_sinTable_SLICE_485 
    \voltageGetter.waves.sinTable.SLICE_485 ( .D1(\carIndex[2] ), 
    .C1(\carIndex[4] ), .B1(\carIndex[5] ), .A1(\carIndex[3] ), 
    .D0(\carIndex[4] ), .C0(\carIndex[5] ), .B0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n14183 ), .F1(n7245));
  voltageGetter_modWaves_SLICE_488 \voltageGetter.modWaves.SLICE_488 ( 
    .D1(\voltageGetter.modWaves.n7151 ), .C1(\voltageGetter.modWaves.n2 ), 
    .B1(\waveMod[3] ), .A1(\voltageGetter.modWaves.n15453 ), .D0(n10161), 
    .C0(\modIndex[6] ), .B0(\modIndex[7] ), .A0(\waveMod[2] ), 
    .F0(\voltageGetter.modWaves.n2 ), .F1(\voltageGetter.modVol[7] ));
  voltageGetter_modWaves_SLICE_489 \voltageGetter.modWaves.SLICE_489 ( 
    .D1(\voltageGetter.modWaves.n15183 ), .C1(\voltageGetter.modWaves.n16588 ), 
    .A1(\waveMod[3] ), .D0(\waveMod[2] ), .C0(\voltageGetter.modWaves.n16585 ), 
    .B0(\voltageGetter.modWaves.n15216 ), .A0(\voltageGetter.modWaves.n15215 ), 
    .F0(\voltageGetter.modWaves.n16588 ), .F1(\voltageGetter.modVol[6] ));
  voltageGetter_modWaves_SLICE_492 \voltageGetter.modWaves.SLICE_492 ( 
    .D0(\voltageGetter.modWaves.n15189 ), .C0(\voltageGetter.modWaves.n16600 ), 
    .B0(\waveMod[3] ), .F0(\voltageGetter.modVol[4] ));
  voltageGetter_modWaves_SLICE_494 \voltageGetter.modWaves.SLICE_494 ( 
    .D0(\voltageGetter.modWaves.n16606 ), .C0(\voltageGetter.modWaves.n15192 ), 
    .B0(\waveMod[3] ), .F0(\voltageGetter.modVol[3] ));
  voltageGetter_modWaves_sinTable_SLICE_496 
    \voltageGetter.modWaves.sinTable.SLICE_496 ( 
    .D1(\voltageGetter.modWaves.sinTable.n251 ), 
    .C1(\voltageGetter.modWaves.sinTable.n7187 ), .A1(\modIndex[4] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n7187 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15330 ));
  voltageGetter_modWaves_sinTable_SLICE_497 
    \voltageGetter.modWaves.sinTable.SLICE_497 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n205 ), 
    .B1(\voltageGetter.modWaves.sinTable.n220 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[1] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n205 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15329 ));
  voltageGetter_modWaves_sinTable_SLICE_499 
    \voltageGetter.modWaves.sinTable.SLICE_499 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n15 ), 
    .A1(\voltageGetter.modWaves.sinTable.n30_adj_454 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[1] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n15 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15224 ));
  voltageGetter_modWaves_sinTable_SLICE_501 
    \voltageGetter.modWaves.sinTable.SLICE_501 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n15_adj_434 ), 
    .B1(\voltageGetter.modWaves.sinTable.n15214 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[1] ), .B0(\modIndex[0] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n15_adj_434 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15290 ));
  voltageGetter_modWaves_sinTable_SLICE_502 
    \voltageGetter.modWaves.sinTable.SLICE_502 ( .D1(\modIndex[1] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[0] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[1] ), .B0(\modIndex[0] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n15214 ), 
    .F1(\voltageGetter.modWaves.sinTable.n157 ));
  voltageGetter_modWaves_sinTable_SLICE_503 
    \voltageGetter.modWaves.sinTable.SLICE_503 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n15220 ), 
    .B1(\voltageGetter.modWaves.sinTable.n124_adj_436 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[1] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n15220 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15297 ));
  voltageGetter_modWaves_sinTable_SLICE_505 
    \voltageGetter.modWaves.sinTable.SLICE_505 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n30 ), 
    .A1(\voltageGetter.modWaves.sinTable.n15_adj_437 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[1] ), .B0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n30 ), 
    .F1(\voltageGetter.modWaves.sinTable.n31 ));
  voltageGetter_modWaves_sinTable_SLICE_507 
    \voltageGetter.modWaves.sinTable.SLICE_507 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n142 ), 
    .B1(\voltageGetter.modWaves.sinTable.n7185 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[1] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n142 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15326 ));
  voltageGetter_modWaves_sinTable_SLICE_512 
    \voltageGetter.modWaves.sinTable.SLICE_512 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n109 ), 
    .A1(\voltageGetter.modWaves.sinTable.n157_adj_459 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[1] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n109 ), 
    .F1(\voltageGetter.modWaves.sinTable.n158 ));
  voltageGetter_modWaves_sinTable_SLICE_513 
    \voltageGetter.modWaves.sinTable.SLICE_513 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n7191 ), 
    .B1(\voltageGetter.modWaves.sinTable.n157 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[1] ), .B0(\modIndex[0] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n7191 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15299 ));
  voltageGetter_modWaves_sinTable_SLICE_515 
    \voltageGetter.modWaves.sinTable.SLICE_515 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n236 ), 
    .A1(\voltageGetter.modWaves.sinTable.n14703 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[1] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n236 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15306 ));
  voltageGetter_modWaves_sinTable_SLICE_516 
    \voltageGetter.modWaves.sinTable.SLICE_516 ( .D1(\modIndex[0] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[1] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n14703 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15357 ));
  voltageGetter_modWaves_sinTable_SLICE_517 
    \voltageGetter.modWaves.sinTable.SLICE_517 ( .D1(\modIndex[3] ), 
    .C1(\voltageGetter.modWaves.sinTable.n60_adj_439 ), 
    .B1(\voltageGetter.modWaves.sinTable.n14 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .A0(\modIndex[1] ), 
    .F0(\voltageGetter.modWaves.sinTable.n60_adj_439 ), 
    .F1(\voltageGetter.modWaves.sinTable.n236_adj_440 ));
  voltageGetter_modWaves_sinTable_SLICE_518 
    \voltageGetter.modWaves.sinTable.SLICE_518 ( .D1(\modIndex[3] ), 
    .C1(\voltageGetter.modWaves.sinTable.n14 ), 
    .B1(\voltageGetter.modWaves.sinTable.n10191 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[1] ), .B0(\modIndex[0] ), 
    .F0(\voltageGetter.modWaves.sinTable.n14 ), 
    .F1(\voltageGetter.modWaves.sinTable.n157_adj_450 ));
  voltageGetter_modWaves_sinTable_SLICE_519 
    \voltageGetter.modWaves.sinTable.SLICE_519 ( .D1(\modIndex[5] ), 
    .C1(\voltageGetter.modWaves.sinTable.n10149 ), .B1(\modIndex[6] ), 
    .A1(\voltageGetter.modWaves.sinTable.n5268 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[1] ), .B0(\modIndex[4] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n10149 ), 
    .F1(\voltageGetter.modWaves.n15216 ));
  voltageGetter_modWaves_sinTable_SLICE_521 
    \voltageGetter.modWaves.sinTable.SLICE_521 ( 
    .D1(\voltageGetter.modWaves.sinTable.n10117 ), 
    .C1(\voltageGetter.modWaves.sinTable.n10139 ), .B1(\modIndex[4] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n10139 ), 
    .F1(\voltageGetter.modWaves.sinTable.n10179 ));
  voltageGetter_modWaves_sinTable_SLICE_523 
    \voltageGetter.modWaves.sinTable.SLICE_523 ( 
    .D1(\voltageGetter.modWaves.sinTable.n5417 ), 
    .C1(\voltageGetter.modWaves.sinTable.n7021 ), .B1(\modIndex[5] ), 
    .A1(n5388), .D0(\modIndex[2] ), .C0(\modIndex[3] ), .B0(\modIndex[4] ), 
    .F0(\voltageGetter.modWaves.sinTable.n7021 ), 
    .F1(\voltageGetter.modWaves.sinTable.n10137 ));
  voltageGetter_modWaves_sinTable_SLICE_525 
    \voltageGetter.modWaves.sinTable.SLICE_525 ( 
    .D0(\voltageGetter.modWaves.sinTable.n7034 ), 
    .C0(\voltageGetter.modWaves.sinTable.n10179 ), .B0(\modIndex[5] ), 
    .F0(\voltageGetter.modWaves.sinTable.n5448 ));
  voltageGetter_modWaves_sinTable_SLICE_526 
    \voltageGetter.modWaves.sinTable.SLICE_526 ( .D1(\modIndex[1] ), 
    .C1(\voltageGetter.modWaves.sinTable.n7034 ), .A1(\modIndex[0] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[4] ), .B0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n7034 ), 
    .F1(\voltageGetter.modWaves.sinTable.n5441 ));
  voltageGetter_modWaves_sinTable_SLICE_529 
    \voltageGetter.modWaves.sinTable.SLICE_529 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n15491 ), 
    .B1(\voltageGetter.modWaves.sinTable.n14751 ), 
    .A1(\voltageGetter.modWaves.sinTable.n5335 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[3] ), .A0(\modIndex[1] ), 
    .F0(\voltageGetter.modWaves.sinTable.n15491 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15252 ));
  voltageGetter_modWaves_sinTable_SLICE_531 
    \voltageGetter.modWaves.sinTable.SLICE_531 ( .D1(\modIndex[1] ), 
    .C1(\modIndex[5] ), .D0(\voltageGetter.modWaves.sinTable.n16648 ), 
    .C0(\voltageGetter.modWaves.sinTable.n15252 ), .B0(\modIndex[5] ), 
    .F0(\voltageGetter.modWaves.sinTable.n15253 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15430 ));
  voltageGetter_modWaves_sinTable_SLICE_533 
    \voltageGetter.modWaves.sinTable.SLICE_533 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n173_adj_448 ), 
    .A1(\voltageGetter.modWaves.sinTable.n188 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[1] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n173_adj_448 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15327 ));
  voltageGetter_modWaves_sinTable_SLICE_535 
    \voltageGetter.modWaves.sinTable.SLICE_535 ( .C1(\modIndex[2] ), 
    .A1(\modIndex[3] ), .D0(\modIndex[3] ), .C0(\modIndex[4] ), .F0(n6528), 
    .F1(\voltageGetter.modWaves.sinTable.n14751 ));
  voltageGetter_modWaves_sinTable_SLICE_539 
    \voltageGetter.modWaves.sinTable.SLICE_539 ( .D1(\modIndex[0] ), 
    .C1(\voltageGetter.modWaves.sinTable.n7046 ), .B1(\modIndex[6] ), 
    .A1(\modIndex[5] ), .D0(\modIndex[2] ), .C0(\modIndex[1] ), 
    .B0(\modIndex[3] ), .A0(\modIndex[4] ), 
    .F0(\voltageGetter.modWaves.sinTable.n7046 ), 
    .F1(\voltageGetter.modWaves.n15453 ));
  voltageGetter_modWaves_sinTable_SLICE_541 
    \voltageGetter.modWaves.sinTable.SLICE_541 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n124_adj_456 ), 
    .B1(\voltageGetter.modWaves.sinTable.n109_adj_457 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n124_adj_456 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15342 ));
  voltageGetter_modWaves_sinTable_SLICE_544 
    \voltageGetter.modWaves.sinTable.SLICE_544 ( 
    .D1(\voltageGetter.modWaves.sinTable.n15357 ), 
    .C1(\voltageGetter.modWaves.sinTable.n15356 ), .A1(\modIndex[4] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n15356 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15358 ));
  voltageGetter_modWaves_sinTable_SLICE_545 
    \voltageGetter.modWaves.sinTable.SLICE_545 ( .D1(\modIndex[3] ), 
    .C1(\modIndex[2] ), .A1(\modIndex[1] ), .D0(\modIndex[2] ), 
    .C0(\modIndex[3] ), .B0(\modIndex[1] ), 
    .F0(\voltageGetter.modWaves.sinTable.n157_adj_459 ), 
    .F1(\voltageGetter.modWaves.sinTable.n78_adj_453 ));
  voltageGetter_modWaves_sinTable_SLICE_548 
    \voltageGetter.modWaves.sinTable.SLICE_548 ( .D1(\modIndex[1] ), 
    .C1(\modIndex[2] ), .A1(\modIndex[0] ), .D0(\modIndex[2] ), 
    .C0(\modIndex[1] ), .B0(\modIndex[0] ), 
    .F0(\voltageGetter.modWaves.sinTable.n10191 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15519 ));
  voltageGetter_modWaves_sinTable_SLICE_549 
    \voltageGetter.modWaves.sinTable.SLICE_549 ( .D1(\modIndex[4] ), 
    .C1(\voltageGetter.modWaves.sinTable.n220_adj_460 ), .D0(\modIndex[2] ), 
    .C0(\modIndex[0] ), .B0(\modIndex[1] ), .A0(\modIndex[3] ), 
    .F0(\voltageGetter.modWaves.sinTable.n220_adj_460 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15481 ));
  voltageGetter_modGen_SLICE_551 \voltageGetter.modGen.SLICE_551 ( 
    .D1(\fmOffset[4] ), .C1(\voltageGetter.modGen.n4474 ), .B1(\fmOffset[5] ), 
    .D0(\fmOffset[3] ), .C0(\fmOffset[2] ), .B0(\fmOffset[1] ), 
    .F0(\voltageGetter.modGen.n4474 ), .F1(\voltageGetter.modGen.addVal[16] ));
  voltageGetter_accumPhase_SLICE_553 \voltageGetter.accumPhase.SLICE_553 ( 
    .D1(\fmBeta[0] ), .C1(\voltageGetter.accumPhase.betaShifted_8__N_102 ), 
    .D0(\note[1] ), .C0(\note[2] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.betaShifted_8__N_102 ), 
    .F1(\voltageGetter.accumPhase.betaShifted[3] ));
  voltageGetter_accumPhase_SLICE_555 \voltageGetter.accumPhase.SLICE_555 ( 
    .D1(\voltageGetter.accumPhase.n9 ), .C1(\voltageGetter.accumPhase.n12 ), 
    .B1(\voltageGetter.accumPhase.n10 ), .A1(\voltageGetter.accumPhase.n11 ), 
    .D0(\voltageGetter.accumPhase.nextAccum[25] ), 
    .C0(\voltageGetter.accumPhase.nextAccum[31] ), .B0(\carIndex[7] ), 
    .A0(\carIndex[1] ), .F0(\voltageGetter.accumPhase.n12 ), .F1(start));
  SLICE_557 SLICE_557( .D1(\carIndex[6] ), .C1(\carIndex[7] ), 
    .B1(\carIndex[5] ), .A1(n4932), .D0(\carIndex[4] ), .C0(\carIndex[6] ), 
    .B0(n4948), .A0(\carIndex[5] ), .F0(n4975), .F1(n15676));
  setMem_SLICE_559 \setMem.SLICE_559 ( .D1(\capturedVal[12] ), 
    .C1(\capturedVal[13] ), .B1(\capturedVal[14] ), .A1(\capturedVal[15] ), 
    .D0(\capturedVal[13] ), .C0(\capturedVal[12] ), .B0(\capturedVal[15] ), 
    .A0(\capturedVal[14] ), .F0(\setMem.n7119 ), .F1(\setMem.n7118 ));
  voltageGetter_waves_sinTable_SLICE_561 
    \voltageGetter.waves.sinTable.SLICE_561 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[3] ), .A1(\carIndex[0] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n124 ), 
    .F1(\voltageGetter.waves.sinTable.n30_adj_470 ));
  voltageGetter_waves_sinTable_SLICE_568 
    \voltageGetter.waves.sinTable.SLICE_568 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[3] ), .A1(\carIndex[0] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n15528 ), 
    .F1(\voltageGetter.waves.sinTable.n7173 ));
  voltageGetter_waves_sinTable_SLICE_572 
    \voltageGetter.waves.sinTable.SLICE_572 ( .D1(\carIndex[2] ), 
    .C1(\carIndex[1] ), .B1(\carIndex[0] ), .A1(\carIndex[3] ), 
    .D0(\carIndex[1] ), .C0(\carIndex[2] ), .B0(\carIndex[3] ), 
    .A0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n61_adj_469 ), 
    .F1(\voltageGetter.waves.sinTable.n220_adj_480 ));
  voltageGetter_waves_sinTable_SLICE_574 
    \voltageGetter.waves.sinTable.SLICE_574 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[0] ), .A1(\carIndex[3] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[3] ), 
    .A0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n78_adj_475 ), 
    .F1(\voltageGetter.waves.sinTable.n173_adj_481 ));
  voltageGetter_waves_sinTable_SLICE_576 
    \voltageGetter.waves.sinTable.SLICE_576 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[0] ), .A1(\carIndex[3] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[3] ), 
    .A0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n93_adj_474 ), 
    .F1(\voltageGetter.waves.sinTable.n14649 ));
  voltageGetter_waves_sinTable_SLICE_579 
    \voltageGetter.waves.sinTable.SLICE_579 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[3] ), .A1(\carIndex[0] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n15470 ), 
    .F1(\voltageGetter.waves.sinTable.n188 ));
  voltageGetter_waves_sinTable_SLICE_582 
    \voltageGetter.waves.sinTable.SLICE_582 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[3] ), .A1(\carIndex[0] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n220_adj_465 ), 
    .F1(\voltageGetter.waves.sinTable.n124_adj_493 ));
  voltageGetter_waves_sinTable_SLICE_588 
    \voltageGetter.waves.sinTable.SLICE_588 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[3] ), .A1(\carIndex[0] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n157_adj_492 ), 
    .F1(\voltageGetter.waves.sinTable.n251 ));
  voltageGetter_waves_sinTable_SLICE_590 
    \voltageGetter.waves.sinTable.SLICE_590 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[0] ), .A1(\carIndex[3] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[3] ), 
    .A0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n173_adj_490 ), 
    .F1(\voltageGetter.waves.sinTable.n157 ));
  voltageGetter_waves_sinTable_SLICE_593 
    \voltageGetter.waves.sinTable.SLICE_593 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[0] ), .A1(\carIndex[3] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[3] ), 
    .A0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n15354 ), 
    .F1(\voltageGetter.waves.sinTable.n124_adj_463 ));
  voltageGetter_waves_sinTable_SLICE_596 
    \voltageGetter.waves.sinTable.SLICE_596 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[3] ), .A1(\carIndex[0] ), 
    .D0(\carIndex[2] ), .C0(\carIndex[1] ), .B0(\carIndex[0] ), 
    .A0(\carIndex[3] ), .F0(\voltageGetter.waves.sinTable.n15 ), 
    .F1(\voltageGetter.waves.sinTable.n93 ));
  voltageGetter_waves_sinTable_SLICE_599 
    \voltageGetter.waves.sinTable.SLICE_599 ( .D1(\carIndex[6] ), 
    .C1(\carIndex[5] ), .B1(\carIndex[0] ), .A1(n7093), .D0(\carIndex[5] ), 
    .C0(\carIndex[6] ), .B0(n7093), .A0(\carIndex[0] ), 
    .F0(\voltageGetter.waves.n15447 ), .F1(\voltageGetter.waves.n4828 ));
  voltageGetter_modWaves_sinTable_SLICE_601 
    \voltageGetter.modWaves.sinTable.SLICE_601 ( .D1(\modIndex[1] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[0] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[1] ), .B0(\modIndex[0] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n46 ), 
    .F1(\voltageGetter.modWaves.sinTable.n93_adj_452 ));
  voltageGetter_modWaves_sinTable_SLICE_603 
    \voltageGetter.modWaves.sinTable.SLICE_603 ( .D1(\modIndex[0] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[1] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n124 ), 
    .F1(\voltageGetter.modWaves.sinTable.n30_adj_454 ));
  voltageGetter_modWaves_sinTable_SLICE_606 
    \voltageGetter.modWaves.sinTable.SLICE_606 ( .D1(\modIndex[0] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[1] ), .A1(\modIndex[3] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[3] ), 
    .A0(\modIndex[1] ), .F0(\voltageGetter.modWaves.sinTable.n109_adj_457 ), 
    .F1(\voltageGetter.modWaves.sinTable.n251_adj_441 ));
  voltageGetter_modWaves_sinTable_SLICE_609 
    \voltageGetter.modWaves.sinTable.SLICE_609 ( .D1(\modIndex[1] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[0] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[1] ), .B0(\modIndex[0] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n124_adj_443 ), 
    .F1(\voltageGetter.modWaves.sinTable.n220_adj_442 ));
  voltageGetter_modWaves_sinTable_SLICE_612 
    \voltageGetter.modWaves.sinTable.SLICE_612 ( .D1(\modIndex[0] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[1] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n15223 ), 
    .F1(\voltageGetter.modWaves.sinTable.n124_adj_436 ));
  voltageGetter_modWaves_sinTable_SLICE_616 
    \voltageGetter.modWaves.sinTable.SLICE_616 ( .D1(\modIndex[0] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[1] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n15471 ), 
    .F1(\voltageGetter.modWaves.sinTable.n220 ));
  voltageGetter_modWaves_sinTable_SLICE_618 
    \voltageGetter.modWaves.sinTable.SLICE_618 ( .D1(\modIndex[0] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[1] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n7185 ), 
    .F1(\voltageGetter.modWaves.sinTable.n173_adj_449 ));
  voltageGetter_modWaves_sinTable_SLICE_621 
    \voltageGetter.modWaves.sinTable.SLICE_621 ( .D1(\modIndex[0] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[1] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n93_adj_447 ), 
    .F1(\voltageGetter.modWaves.sinTable.n188 ));
  voltageGetter_modWaves_sinTable_SLICE_624 
    \voltageGetter.modWaves.sinTable.SLICE_624 ( .D1(\modIndex[1] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[3] ), .A1(\modIndex[0] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[1] ), .B0(\modIndex[0] ), 
    .A0(\modIndex[3] ), .F0(\voltageGetter.modWaves.sinTable.n15_adj_445 ), 
    .F1(\voltageGetter.modWaves.sinTable.n30_adj_444 ));
  voltageGetter_modWaves_sinTable_SLICE_625 
    \voltageGetter.modWaves.sinTable.SLICE_625 ( 
    .D1(\voltageGetter.modWaves.sinTable.n7046 ), .C1(\modIndex[0] ), 
    .B1(\modIndex[6] ), .A1(\modIndex[5] ), .D0(\modIndex[0] ), 
    .C0(\voltageGetter.modWaves.sinTable.n7046 ), .B0(\modIndex[5] ), 
    .A0(\modIndex[6] ), .F0(\voltageGetter.modWaves.n5356 ), 
    .F1(\voltageGetter.modWaves.n15435 ));
  voltageGetter_modWaves_sinTable_SLICE_627 
    \voltageGetter.modWaves.sinTable.SLICE_627 ( 
    .D1(\voltageGetter.modWaves.sinTable.n60 ), .C1(\modIndex[2] ), 
    .B1(\modIndex[4] ), .A1(\modIndex[3] ), .D0(\modIndex[2] ), 
    .C0(\voltageGetter.modWaves.sinTable.n60 ), .B0(\modIndex[3] ), 
    .A0(\modIndex[4] ), .F0(\voltageGetter.modWaves.sinTable.n15514 ), 
    .F1(\voltageGetter.modWaves.sinTable.n15497 ));
  voltageGetter_accumPhase_SLICE_629 \voltageGetter.accumPhase.SLICE_629 ( 
    .D0(\note[1] ), .C0(\note[2] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.addVal[12] ));
  voltageGetter_accumPhase_SLICE_630 \voltageGetter.accumPhase.SLICE_630 ( 
    .D1(\note[1] ), .C1(\note[2] ), .B1(\note[0] ), .A1(\note[3] ), 
    .D0(\note[2] ), .C0(\note[1] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.addVal[20] ), 
    .F1(\voltageGetter.accumPhase.addVal[1] ));
  voltageGetter_accumPhase_SLICE_632 \voltageGetter.accumPhase.SLICE_632 ( 
    .D1(\note[1] ), .C1(\note[2] ), .B1(\note[0] ), .A1(\note[3] ), 
    .D0(\note[2] ), .C0(\note[1] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.addVal[19] ), 
    .F1(\voltageGetter.accumPhase.addVal[4] ));
  voltageGetter_accumPhase_SLICE_634 \voltageGetter.accumPhase.SLICE_634 ( 
    .D1(\note[1] ), .C1(\note[2] ), .B1(\note[0] ), .A1(\note[3] ), 
    .D0(\note[2] ), .C0(\note[1] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.addVal[18] ), 
    .F1(\voltageGetter.accumPhase.addVal[0] ));
  voltageGetter_accumPhase_SLICE_636 \voltageGetter.accumPhase.SLICE_636 ( 
    .D1(\note[1] ), .C1(\note[2] ), .B1(\note[0] ), .A1(\note[3] ), 
    .D0(\note[2] ), .C0(\note[1] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.addVal[17] ), 
    .F1(\voltageGetter.accumPhase.addVal[2] ));
  voltageGetter_accumPhase_SLICE_638 \voltageGetter.accumPhase.SLICE_638 ( 
    .D1(\note[1] ), .C1(\note[2] ), .B1(\note[0] ), .A1(\note[3] ), 
    .D0(\note[2] ), .C0(\note[1] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.addVal[16] ), 
    .F1(\voltageGetter.accumPhase.addVal[3] ));
  voltageGetter_accumPhase_SLICE_640 \voltageGetter.accumPhase.SLICE_640 ( 
    .D1(\note[1] ), .C1(\note[2] ), .B1(\note[0] ), .A1(\note[3] ), 
    .D0(\note[2] ), .C0(\note[1] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.addVal[15] ), 
    .F1(\voltageGetter.accumPhase.addVal[5] ));
  voltageGetter_accumPhase_SLICE_642 \voltageGetter.accumPhase.SLICE_642 ( 
    .D1(\note[1] ), .C1(\note[2] ), .B1(\note[0] ), .A1(\note[3] ), 
    .D0(\note[2] ), .C0(\note[1] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.addVal[14] ), 
    .F1(\voltageGetter.accumPhase.addVal[6] ));
  voltageGetter_accumPhase_SLICE_644 \voltageGetter.accumPhase.SLICE_644 ( 
    .D1(\note[2] ), .C1(\note[1] ), .B1(\note[0] ), .A1(\note[3] ), 
    .D0(\note[1] ), .C0(\note[2] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.addVal[13] ), 
    .F1(\voltageGetter.accumPhase.addVal[7] ));
  voltageGetter_accumPhase_SLICE_646 \voltageGetter.accumPhase.SLICE_646 ( 
    .D1(\note[2] ), .C1(\note[1] ), .B1(\note[0] ), .A1(\note[3] ), 
    .D0(\note[1] ), .C0(\note[2] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.addVal[11] ), 
    .F1(\voltageGetter.accumPhase.addVal[8] ));
  voltageGetter_accumPhase_SLICE_648 \voltageGetter.accumPhase.SLICE_648 ( 
    .D1(\note[2] ), .C1(\note[1] ), .B1(\note[0] ), .A1(\note[3] ), 
    .D0(\note[1] ), .C0(\note[2] ), .B0(\note[3] ), .A0(\note[0] ), 
    .F0(\voltageGetter.accumPhase.addVal[10] ), 
    .F1(\voltageGetter.accumPhase.addVal[9] ));
  voltageGetter_waves_sinTable_SLICE_650 
    \voltageGetter.waves.sinTable.SLICE_650 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[3] ), .D0(\carIndex[4] ), 
    .C0(\carIndex[1] ), .B0(\carIndex[2] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n4793 ), 
    .F1(\voltageGetter.waves.sinTable.n30_adj_486 ));
  voltageGetter_waves_sinTable_SLICE_653 
    \voltageGetter.waves.sinTable.SLICE_653 ( 
    .D1(\voltageGetter.accumPhase.nextAccum[29] ), 
    .C1(\voltageGetter.accumPhase.nextAccum[27] ), .B1(\carIndex[5] ), 
    .A1(\carIndex[3] ), .D0(\carIndex[3] ), .C0(\carIndex[2] ), 
    .B0(\carIndex[0] ), .F0(\voltageGetter.waves.sinTable.n124_adj_482 ), 
    .F1(\voltageGetter.accumPhase.n11 ));
  voltageGetter_waves_sinTable_SLICE_656 
    \voltageGetter.waves.sinTable.SLICE_656 ( .D1(\carIndex[0] ), 
    .C1(\carIndex[6] ), .A1(\carIndex[1] ), .D0(\carIndex[1] ), 
    .C0(\carIndex[0] ), .B0(\carIndex[2] ), .A0(\carIndex[6] ), 
    .F0(\voltageGetter.waves.n15345 ), .F1(\voltageGetter.waves.n15348 ));
  voltageGetter_waves_sinTable_SLICE_658 
    \voltageGetter.waves.sinTable.SLICE_658 ( .D1(\carIndex[1] ), 
    .C1(\carIndex[2] ), .B1(\carIndex[3] ), .D0(\carIndex[2] ), 
    .C0(\carIndex[1] ), .A0(\carIndex[3] ), 
    .F0(\voltageGetter.waves.sinTable.n78 ), 
    .F1(\voltageGetter.waves.sinTable.n157_adj_487 ));
  voltageGetter_modWaves_sinTable_SLICE_663 
    \voltageGetter.modWaves.sinTable.SLICE_663 ( .D1(\modIndex[0] ), 
    .C1(\modIndex[2] ), .B1(\modIndex[6] ), .A1(\modIndex[1] ), 
    .D0(\modIndex[2] ), .C0(\modIndex[0] ), .B0(\modIndex[1] ), 
    .F0(\voltageGetter.modWaves.sinTable.n15518 ), 
    .F1(\voltageGetter.modWaves.n15351 ));
  voltageGetter_modGen_SLICE_671 \voltageGetter.modGen.SLICE_671 ( 
    .D1(\fmOffset[3] ), .C1(\fmOffset[2] ), .B1(\fmOffset[1] ), 
    .A1(\fmOffset[4] ), .D0(\fmOffset[2] ), .C0(\fmOffset[3] ), 
    .A0(\fmOffset[1] ), .F0(\voltageGetter.modGen.addVal[13] ), 
    .F1(\voltageGetter.modGen.addVal[14] ));
  voltageGetter_modGen_SLICE_673 \voltageGetter.modGen.SLICE_673 ( 
    .D0(\voltageGetter.modGen.n4474 ), .C0(\fmOffset[4] ), .A0(\fmOffset[5] ), 
    .F0(\voltageGetter.modGen.addVal[15] ));
  voltageGetter_modGen_SLICE_674 \voltageGetter.modGen.SLICE_674 ( 
    .D1(\fmOffset[1] ), .D0(\fmOffset[2] ), .C0(\fmOffset[1] ), 
    .F0(\voltageGetter.modGen.addVal[12] ), 
    .F1(\voltageGetter.modGen.addVal[11] ));
  voltageGetter_accumPhase_SLICE_676 \voltageGetter.accumPhase.SLICE_676 ( 
    .D0(\voltageGetter.accumPhase.betaShifted_8__N_102 ), .C0(\fmBeta[1] ), 
    .F0(\voltageGetter.accumPhase.betaShifted[4] ));
  toSpeak_SLICE_677 \toSpeak.SLICE_677 ( .DI1(\toSpeak.n32[4] ), 
    .D1(\toSpeak.sck_N_428 ), .C1(\toSpeak.n13638 ), 
    .B1(\toSpeak.shiftCount[4] ), .A1(\toSpeak.shiftCount[3] ), 
    .D0(\toSpeak.shiftCount[2] ), .C0(\toSpeak.shiftCount[0] ), 
    .B0(\toSpeak.shiftCount[1] ), .LSR(rst_c), .CLK(clk), 
    .Q1(\toSpeak.shiftCount[4] ), .F0(\toSpeak.n13638 ), .F1(\toSpeak.n32[4] ));
  toSpeak_SLICE_678 \toSpeak.SLICE_678 ( .D1(\toSpeak.sck_N_428 ), .C1(clk), 
    .D0(\toSpeak.CS_N_430 ), .C0(\toSpeak.sck_N_428 ), .F0(CS_N_429), 
    .F1(sck_c));
  voltageGetter_modWaves_SLICE_683 \voltageGetter.modWaves.SLICE_683 ( 
    .D0(\waveMod[3] ), .C0(\voltageGetter.modWaves.n16618 ), 
    .A0(\voltageGetter.modWaves.n15201 ), .F0(\voltageGetter.modVol[1] ));
  voltageGetter_modWaves_SLICE_685 \voltageGetter.modWaves.SLICE_685 ( 
    .D0(\waveMod[3] ), .C0(\voltageGetter.modWaves.n15198 ), 
    .A0(\voltageGetter.modWaves.n16612 ), .F0(\voltageGetter.modVol[2] ));
  voltageGetter_accumPhase_SLICE_691 \voltageGetter.accumPhase.SLICE_691 ( 
    .D1(\fmBeta[3] ), .C1(\voltageGetter.accumPhase.betaShifted_8__N_102 ), 
    .D0(\voltageGetter.accumPhase.betaShifted_8__N_102 ), .C0(\fmBeta[2] ), 
    .F0(\voltageGetter.accumPhase.betaShifted[5] ), 
    .F1(\voltageGetter.accumPhase.betaShifted[6] ));
  voltageGetter_accumPhase_SLICE_693 \voltageGetter.accumPhase.SLICE_693 ( 
    .D1(\fmBeta[5] ), .C1(\voltageGetter.accumPhase.betaShifted_8__N_102 ), 
    .D0(\voltageGetter.accumPhase.betaShifted_8__N_102 ), .C0(\fmBeta[4] ), 
    .F0(\voltageGetter.accumPhase.betaShifted[7] ), 
    .F1(\voltageGetter.accumPhase.betaShifted[8] ));
  toSpeak_SLICE_695 \toSpeak.SLICE_695 ( 
    .DI1(\toSpeak.n4258[4].sig_035.FeedThruLUT ), .C1(\toSpeak.n4258[4] ), 
    .D0(\toSpeak.n4258[4] ), .C0(\toSpeak.CS_N_430 ), .A0(\toSpeak.n4360 ), 
    .LSR(\toSpeak.n4374 ), .CLK(clk), .Q1(\toSpeak.CS_N_430 ), 
    .F0(\toSpeak.n16985 ), .F1(\toSpeak.n4258[4].sig_035.FeedThruLUT ));
  SLICE_697 SLICE_697( .F0(VCC_net));
  SLICE_699 SLICE_699( .D0(mCS_c), .F0(n7120));
  toSpeak_SLICE_702 \toSpeak.SLICE_702 ( 
    .DI1(\toSpeak.state_FSM_illegal_0.sig_032.FeedThruLUT ), 
    .D1(\toSpeak.state_FSM_illegal_0 ), .D0(\toSpeak.n4373 ), .C0(rst_c), 
    .LSR(rst_c), .CLK(clk), .Q1(\toSpeak.n4373 ), .F0(\toSpeak.n4374 ), 
    .F1(\toSpeak.state_FSM_illegal_0.sig_032.FeedThruLUT ));
  voltageGetter_waves_sinTable_SLICE_707 
    \voltageGetter.waves.sinTable.SLICE_707 ( .D1(\carIndex[5] ), 
    .C1(\voltageGetter.waves.sinTable.n4892 ), .B1(\carIndex[1] ), 
    .A1(\voltageGetter.waves.sinTable.n7022 ), .D0(\carIndex[0] ), 
    .C0(\carIndex[1] ), .F0(n15693), .F1(\voltageGetter.waves.sinTable.n4920 ));
  voltageGetter_waves_sinTable_SLICE_715 
    \voltageGetter.waves.sinTable.SLICE_715 ( 
    .D1(\voltageGetter.accumPhase.nextAccum[24] ), 
    .C1(\voltageGetter.accumPhase.nextAccum[30] ), .B1(\carIndex[6] ), 
    .A1(\carIndex[0] ), .D0(\carIndex[0] ), .C0(\carIndex[6] ), .B0(n7093), 
    .F0(\voltageGetter.waves.sinTable.n15371 ), 
    .F1(\voltageGetter.accumPhase.n9 ));
  voltageGetter_modWaves_sinTable_SLICE_718 
    \voltageGetter.modWaves.sinTable.SLICE_718 ( .D0(\modIndex[6] ), 
    .C0(\voltageGetter.modWaves.sinTable.n16738 ), 
    .A0(\voltageGetter.modWaves.sinTable.n16666 ), 
    .F0(\voltageGetter.modWaves.n15288 ));
  voltageGetter_modWaves_sinTable_SLICE_719 
    \voltageGetter.modWaves.sinTable.SLICE_719 ( .D1(\modIndex[0] ), 
    .B1(\modIndex[1] ), .C0(\modIndex[0] ), .A0(\modIndex[1] ), .F0(n15705), 
    .F1(\voltageGetter.modWaves.sinTable.n5335 ));
  voltageGetter_accumPhase_SLICE_729 \voltageGetter.accumPhase.SLICE_729 ( 
    .D0(\carIndex[2] ), .C0(\voltageGetter.accumPhase.nextAccum[26] ), 
    .B0(\carIndex[4] ), .A0(\voltageGetter.accumPhase.nextAccum[28] ), 
    .F0(\voltageGetter.accumPhase.n10 ));
  clkGen_hf_osc \clkGen.hf_osc ( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
    .CLKHF(clk));

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_mult_169
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.mult_169 
    ( .A0(\voltageGetter.modVol[0] ), 
    .B5(\voltageGetter.accumPhase.betaShifted[8] ), 
    .B4(\voltageGetter.accumPhase.betaShifted[7] ), 
    .B3(\voltageGetter.accumPhase.betaShifted[6] ), 
    .B2(\voltageGetter.accumPhase.betaShifted[5] ), 
    .B1(\voltageGetter.accumPhase.betaShifted[4] ), 
    .B0(\voltageGetter.accumPhase.betaShifted[3] ), 
    .O13(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[13] )
    , 
    .O12(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[12] )
    , 
    .O11(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[11] )
    , 
    .O10(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[10] )
    , 
    .O9(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[9] )
    , 
    .O8(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[8] )
    , 
    .O7(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[7] )
    , 
    .O6(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[6] )
    , 
    .O5(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[5] )
    , 
    .O4(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[4] )
    , 
    .O3(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[3] )
    , 
    .O2(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[2] )
    , 
    .O1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4602[1] )
    , 
    .O0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.pp_pipe[0][3] )
    );

    voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_mult_168
     
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.mult_168 
    ( .A6(\voltageGetter.modVol[7] ), .A5(\voltageGetter.modVol[6] ), 
    .A4(\voltageGetter.modVol[5] ), .A3(\voltageGetter.modVol[4] ), 
    .A2(\voltageGetter.modVol[3] ), .A1(\voltageGetter.modVol[2] ), 
    .A0(\voltageGetter.modVol[1] ), 
    .B5(\voltageGetter.accumPhase.betaShifted[8] ), 
    .B4(\voltageGetter.accumPhase.betaShifted[7] ), 
    .B3(\voltageGetter.accumPhase.betaShifted[6] ), 
    .B2(\voltageGetter.accumPhase.betaShifted[5] ), 
    .B1(\voltageGetter.accumPhase.betaShifted[4] ), 
    .B0(\voltageGetter.accumPhase.betaShifted[3] ), 
    .O27(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[27] )
    , 
    .O26(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[26] )
    , 
    .O25(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[25] )
    , 
    .O24(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[24] )
    , 
    .O23(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[23] )
    , 
    .O22(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[22] )
    , 
    .O21(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[21] )
    , 
    .O20(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[20] )
    , 
    .O19(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[19] )
    , 
    .O18(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[18] )
    , 
    .O17(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[17] )
    , 
    .O16(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[16] )
    , 
    .O15(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[15] )
    , 
    .O14(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[14] )
    , 
    .O13(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[13] )
    , 
    .O12(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[12] )
    , 
    .O11(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[11] )
    , 
    .O10(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[10] )
    , 
    .O9(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[9] )
    , 
    .O8(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[8] )
    , 
    .O7(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[7] )
    , 
    .O6(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[6] )
    , 
    .O5(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[5] )
    , 
    .O4(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[4] )
    , 
    .O3(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[3] )
    , 
    .O2(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[2] )
    , 
    .O1(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[1] )
    , 
    .O0(\voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.n4573[0] )
    );
  msdi msdi_I( .PADDI(msdi_c), .msdi(msdi));
  mCS mCS_I( .PADDI(mCS_c), .mCS(mCS));
  msck msck_I( .PADDI(msck_c), .msck(msck));
  rst rst_I( .PADDI(rst_c), .rst(rst));
  volVal_0_ \volVal[0]_I ( .PADDO(volVal_c_0), .volVal0(volVal[0]));
  volVal_1_ \volVal[1]_I ( .PADDO(volVal_c_1), .volVal1(volVal[1]));
  volVal_2_ \volVal[2]_I ( .PADDO(volVal_c_2), .volVal2(volVal[2]));
  volVal_3_ \volVal[3]_I ( .PADDO(volVal_c_3), .volVal3(volVal[3]));
  volVal_4_ \volVal[4]_I ( .PADDO(volVal_c_4), .volVal4(volVal[4]));
  volVal_5_ \volVal[5]_I ( .PADDO(volVal_c_5), .volVal5(volVal[5]));
  volVal_6_ \volVal[6]_I ( .PADDO(volVal_c_6), .volVal6(volVal[6]));
  volVal_7_ \volVal[7]_I ( .PADDO(volVal_c_7), .volVal7(volVal[7]));
  LDAC LDAC_I( .PADDO(LDAC_N_431), .LDAC(LDAC));
  CS CS_I( .PADDO(CS_N_429), .CS(CS));
  sdo sdo_I( .PADDO(sdo_c), .sdo(sdo));
  sck sck_I( .PADDO(sck_c), .sck(sck));
endmodule

module voltageGetter_modGen_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i26 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i27 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module voltageGetter_modGen_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i24 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i25 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i18 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_5 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_17 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i16 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i17 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_6 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_15 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i14 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i15 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_7 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_13 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i12 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i13 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_8 ( input DI1, DI0, D1, C1, B1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i10 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i11 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_9 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i9 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_10 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_11 ( input DI1, DI0, D1, C1, B1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_13 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_14 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i32 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i30 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i31 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_modGen_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/modGen/accum_121_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \voltageGetter/modGen/accum_121__i28 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/modGen/accum_121__i29 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_11 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_9 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_19 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_7 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_20 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_5 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_21 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_3 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_22 ( input DI1, D1, C1, B1, LSR, CLK, 
    CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_23 ( input DI0, D1, D0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_33 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i16 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_24 ( input DI1, DI0, D1, B1, D0, B0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_31 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i14 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i15 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_25 ( input DI1, DI0, D1, B1, D0, B0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_29 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i12 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i13 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_26 ( input DI1, DI0, D1, B1, D0, B0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_27 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i10 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i11 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_27 ( input DI1, DI0, D1, B1, D0, B0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_25 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i8 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i9 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_28 ( input DI1, DI0, D1, B1, D0, B0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_23 ( .A0(GNDI), .B0(B0), 
    .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_29 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_21 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_30 ( input DI1, DI0, D1, C1, B1, D0, C0, 
    B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_19 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_31 ( input DI1, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, CIN0, CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_17 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.B_Re_pipe[0]_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_15 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \voltageGetter/accumPhase/accum_31__I_0_2_add_5_13 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_34
   ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_35
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_13 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i13 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i14 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_36
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i7 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i8 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_37
   ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_29 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i29 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_38
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_11 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i11 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i12 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_39
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_9 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i9 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i10 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_40
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_27 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i27 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i28 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_41
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_25 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i25 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i26 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_42
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_23 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i23 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i24 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_43
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_21 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i21 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i22 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_44
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_19 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i19 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i20 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_45
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_17 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i17 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i18 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_46
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_47
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_15 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i15 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i16 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_48
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/add_173_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_49 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_118_add_5_13 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i15 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i16 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_50 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_118_add_5_11 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i13 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i14 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_51 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_118_add_5_9 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i11 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i12 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_52 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_118_add_5_7 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i9 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i10 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_53 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_118_add_5_5 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i7 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i8 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_54 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_118_add_5_3 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_55 ( input DI1, 
    D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_118_add_5_1 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_2_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_56 ( input DI0, 
    D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_8936_17 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i16 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_57 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_8936_15 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i14 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i15 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_58 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_8936_13 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i12 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i13 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_59 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_8936_11 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i10 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i11 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_60 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_8936_9 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i8 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i9 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_61 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_8936_7 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i6 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i7 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_62 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_8936_5 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i4 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i5 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_63 ( input DI1, 
    DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, Q1, F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_8936_3 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_64 ( input DI1, 
    D1, C1, B1, B0, LSR, CLK, CIN1, output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/add_8936_1 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_res1_i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_65 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_65_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_65_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 capturedVal_i0_i1( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 capturedVal_i0_i0( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_66 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_66_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_66_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 capturedVal_i0_i14( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 capturedVal_i0_i15( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_68 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_68_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_68_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 capturedVal_i0_i12( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 capturedVal_i0_i13( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_70 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_70_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_70_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 capturedVal_i0_i10( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 capturedVal_i0_i11( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_72 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_72_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_72_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 capturedVal_i0_i8( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 capturedVal_i0_i9( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_74 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_74_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_74_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 capturedVal_i0_i6( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 capturedVal_i0_i7( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_76 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_76_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_76_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 capturedVal_i0_i4( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 capturedVal_i0_i5( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_78 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_78_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_78_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 capturedVal_i0_i2( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 capturedVal_i0_i3( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_81 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_81_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_81_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \readMCU/recVal_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \readMCU/recVal_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_83 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_83_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_83_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \readMCU/recVal_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \readMCU/recVal_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_85 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_85_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_85_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \readMCU/recVal_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \readMCU/recVal_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_87 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_87_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_87_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \readMCU/recVal_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \readMCU/recVal_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_89 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_89_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_89_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \readMCU/recVal_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \readMCU/recVal_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_91 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_91_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_91_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \readMCU/recVal_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \readMCU/recVal_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_93 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_93_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_93_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \readMCU/recVal_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \readMCU/recVal_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_95 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_95_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_95_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \readMCU/recVal_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \readMCU/recVal_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module toSpeak_SLICE_97 ( input DI1, DI0, D1, C1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 \toSpeak/i42_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \toSpeak/i1853_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \toSpeak/state_FSM_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20005 \toSpeak/state_FSM_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20005 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module toSpeak_SLICE_100 ( input DI1, DI0, D1, C1, B1, C0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \toSpeak/i5293_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \toSpeak/i5276_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \toSpeak/shiftCount_120__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \toSpeak/shiftCount_120__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x3C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_101 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \toSpeak/mux_59_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \toSpeak/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \toSpeak/vShiftOut_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \toSpeak/vShiftOut_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module toSpeak_SLICE_103 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \toSpeak/i5292_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \toSpeak/i5291_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \toSpeak/shiftCount_120__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \toSpeak/shiftCount_120__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x7800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x30C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_106 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \toSpeak.SLICE_106_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \toSpeak.SLICE_106_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \toSpeak/state_FSM_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \toSpeak/state_FSM_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module toSpeak_SLICE_108 ( input DI1, DI0, C1, D0, C0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40012 \toSpeak.SLICE_108_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \toSpeak/i50_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \toSpeak/state_FSM_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \toSpeak/state_FSM_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_112 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \toSpeak.SLICE_112_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \toSpeak.SLICE_112_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \toSpeak/state_FSM_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \toSpeak/state_FSM_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module toSpeak_SLICE_115 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 \toSpeak/i5295_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \toSpeak/i5296_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \toSpeak/vShiftOut_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \toSpeak/vShiftOut_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_116 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \toSpeak/mux_59_i13_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \toSpeak/mux_59_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \toSpeak/vShiftOut_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \toSpeak/vShiftOut_i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_118 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40017 \toSpeak/i5307_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \toSpeak/i5306_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \toSpeak/vShiftOut_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \toSpeak/vShiftOut_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_120 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 \toSpeak/i5309_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \toSpeak/i5308_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \toSpeak/vShiftOut_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \toSpeak/vShiftOut_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module toSpeak_SLICE_122 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 \toSpeak/mux_59_i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \toSpeak/mux_59_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \toSpeak/vShiftOut_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \toSpeak/vShiftOut_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_124 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \toSpeak/mux_59_i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \toSpeak/mux_59_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \toSpeak/vShiftOut_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \toSpeak/vShiftOut_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_126 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \toSpeak/mux_59_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \toSpeak/mux_59_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \toSpeak/vShiftOut_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \toSpeak/vShiftOut_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_130 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_130_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_130_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \setMem/car__0__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \setMem/car__0__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_131 ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40012 SLICE_131_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_131_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20005 \setMem/fmOffset_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20005 \setMem/fmOffset_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_132 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_132_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_132_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \setMem/note_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \setMem/note_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_134 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_134_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_134_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \setMem/mod__1__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \setMem/mod__1__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_135 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_135_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_135_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \setMem/fmOffset_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20005 \setMem/fmOffset_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_137 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_137_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_137_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20005 \setMem/fmOffset_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \setMem/fmOffset_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_140 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_140_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_140_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \setMem/note_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \setMem/note_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_143 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_143_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_143_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \setMem/fmBeta_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \setMem/fmBeta_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_145 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_145_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_145_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \setMem/fmBeta_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \setMem/fmBeta_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_147 ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 SLICE_147_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_147_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \setMem/fmBeta_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \setMem/fmBeta_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_150 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_150_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_150_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i31 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i32 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_152 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_152_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_152_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i29 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i30 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_154 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_154_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_154_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i27 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i28 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_156 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_156_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_156_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i25 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i26 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_158 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_158_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_158_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i24 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_160 ( input DI1, DI0, C1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40012 \voltageGetter.accumPhase.SLICE_160_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_160_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_162 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_162_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_162_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_164 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_164_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_164_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i17 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i18 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_166 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_166_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_166_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i15 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i16 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_168 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_168_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_168_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i13 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i14 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_170 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_170_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_170_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i11 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i12 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_172 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_172_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_172_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i9 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i10 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_174 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_174_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_174_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_176 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_176_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_176_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_178 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_178_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_178_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_180 ( input DI1, DI0, D1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.SLICE_180_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.SLICE_180_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/accum_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/accum_i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_U_PIPELINES_GT_0_SLICE_181
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.U_PIPELINES_GT_0.SLICE_181_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/U_PIPELINES_GT_0.AxB_pipe[0]_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_182
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_182_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_182_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i29 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_183
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_183_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_183_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i27 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i28 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_185
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_185_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_185_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i25 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i26 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_187
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_187_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_187_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i23 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i24 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_189
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_189_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_189_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i21 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i22 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_191
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_191_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_191_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i19 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i20 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_193
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_193_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_193_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i17 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i18 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_195
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_195_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_195_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i15 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i16 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_197
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_197_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_197_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i13 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i14 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_199
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_199_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_199_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i11 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i12 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_201
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_201_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_201_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i9 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i10 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_203
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_203_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_203_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i8 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_205
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_205_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_205_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_207
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_207_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_207_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_SLICE_209
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_209_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 
    \voltageGetter.accumPhase.fmMac.multiply.lscc_multiplier_inst.genblk1.u_lscc_multiplier_dsp.SLICE_209_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/result_o_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_211 ( input 
    DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_211_K1 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_211_K0 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i2 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i1 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_U_PIPELINES_GT_0_SLICE_212
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40001 
    \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.U_PIPELINES_GT_0.SLICE_212_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_SLICE_214 ( input DI0, D0, LSR, CLK, 
    output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40001 \voltageGetter.accumPhase.fmMac.SLICE_214_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_SLICE_215 ( input DI1, DI0, D1, D0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.SLICE_215_K1 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.SLICE_215_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_SLICE_217 ( input DI1, DI0, B1, D0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40022 \voltageGetter.accumPhase.fmMac.SLICE_217_K1 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.SLICE_217_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_fmMac_SLICE_219 ( input DI1, DI0, D1, C0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.SLICE_219_K1 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \voltageGetter.accumPhase.fmMac.SLICE_219_K0 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_SLICE_221 ( input DI1, DI0, D1, D0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.SLICE_221_K1 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.SLICE_221_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_SLICE_223 ( input DI1, DI0, D1, D0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.SLICE_223_K1 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.SLICE_223_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_SLICE_225 ( input DI1, DI0, D1, D0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.SLICE_225_K1 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.SLICE_225_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_SLICE_227 ( input DI1, DI0, D1, D0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.SLICE_227_K1 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.SLICE_227_K0 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 
    \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_229 ( input 
    DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_229_K1 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_229_K0 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i15 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i16 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_231 ( input 
    DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_231_K1 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_231_K0 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i13 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i14 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_233 ( input 
    DI1, DI0, C1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40012 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_233_K1 ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_233_K0 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i11 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i12 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_235 ( input 
    DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_235_K1 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_235_K0 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i9 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i10 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_237 ( input 
    DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_237_K1 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_237_K0 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i7 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i8 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_239 ( input 
    DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_239_K1 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_239_K0 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i5 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i6 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_accumPhase_fmMac_add_lscc_adder_inst_SLICE_241 ( input 
    DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_241_K1 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \voltageGetter.accumPhase.fmMac.add.lscc_adder_inst.SLICE_241_K0 ( 
    .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \voltageGetter/accumPhase/fmMac/add/lscc_adder_inst/result_re_o_i4 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_245 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 i419_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 i416_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xA5CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_246 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \voltageGetter/waves/sinTable/i5382_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 i414_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x9A8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_247 ( input D0, C0, B0, A0, output F0 );

  lut40027 i493_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xE44E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_248 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40028 \voltageGetter/modWaves/sinTable/i5462_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 i491_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xDD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_249 ( input D1, C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40030 \voltageGetter/waves/sinTable/carIndex[6]_bdd_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \voltageGetter/waves/sinTable/i5570_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x030F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_250 ( input D0, C0, B0, A0, output 
    F0 );

  lut40032 \voltageGetter/waves/sinTable/n16753_bdd_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_251 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40033 \voltageGetter/modWaves/sinTable/modIndex[5]_bdd_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \voltageGetter/modWaves/sinTable/i10506_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_252 ( input D0, C0, B0, A0, 
    output F0 );

  lut40035 \voltageGetter/modWaves/sinTable/n16741_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 \voltageGetter/waves/sinTable/waveCar[2]_bdd_4_lut_2_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 i394_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xD1CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_255 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40038 mux_9_Mux_3_i127_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 mux_9_Mux_3_i63_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xD872") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_256 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40040 \voltageGetter/waves/sinTable/i2634_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40041 \voltageGetter/waves/sinTable/i5518_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40042 i437_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 i5423_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x39CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_258 ( input D1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40044 \voltageGetter/modWaves/i2598_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \voltageGetter/modWaves/i10117_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40046 \voltageGetter/waves/sinTable/waveCar[2]_bdd_4_lut_3_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 i360_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xC4E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x39CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_261 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 mux_8_Mux_3_i127_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 mux_8_Mux_3_i63_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_262 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40050 \voltageGetter/modWaves/sinTable/i2636_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40051 \voltageGetter/modWaves/sinTable/i5310_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_263 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \voltageGetter/modWaves/sinTable/i797_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 i794_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xCC32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40054 i1859_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 i1_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x5955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_266 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40056 \voltageGetter/waves/sinTable/i251_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40051 \voltageGetter/waves/sinTable/i2544_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \toSpeak/i71_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \toSpeak/i67_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xEED8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFEE9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40059 \toSpeak/i75_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \toSpeak/i73_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_270 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \toSpeak/i10783_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \toSpeak/i77_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_272 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40063 \voltageGetter/waves/n16771_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40064 \voltageGetter/waves/sinTable/waveCar[2]_bdd_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xF522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_SLICE_273 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40065 \voltageGetter/waves/waveIn_1__I_0_Mux_0_i3_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40066 \voltageGetter/waves/waveIn_1__I_0_Mux_0_i1_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xB874") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40067 \voltageGetter/waves/carIndex[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40037 \voltageGetter/waves/sinTable/i10281_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_SLICE_276 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40068 \voltageGetter/waves/i10115_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \voltageGetter/waves/n16579_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40070 \voltageGetter/waves/carIndex[7]_bdd_4_lut_3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40071 \voltageGetter/waves/sinTable/i10278_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xA4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_SLICE_278 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40072 \voltageGetter/waves/i10112_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \voltageGetter/waves/n16573_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_SLICE_279 ( input D0, C0, B0, A0, output F0 );

  lut40074 \voltageGetter/waves/carIndex[7]_bdd_4_lut_2 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_SLICE_280 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40072 \voltageGetter/waves/i10109_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \voltageGetter/waves/n16567_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_waves_sinTable_SLICE_281 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40070 \voltageGetter/waves/sinTable/carIndex[4]_bdd_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \voltageGetter/waves/sinTable/i10592_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x02FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_282 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40076 \voltageGetter/waves/sinTable/n16765_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40077 \voltageGetter/waves/sinTable/mux_83_Mux_3_i30_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x05E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_283 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40070 \voltageGetter/waves/sinTable/carIndex[4]_bdd_4_lut_6 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \voltageGetter/waves/sinTable/mux_83_Mux_3_i109_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x5E81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_284 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40052 \voltageGetter/waves/sinTable/i10269_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \voltageGetter/waves/sinTable/n16759_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_285 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40080 \voltageGetter/waves/sinTable/i237_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40081 \voltageGetter/waves/sinTable/i233_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xC3A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_287 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40082 \voltageGetter/waves/sinTable/i10248_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40083 \voltageGetter/waves/sinTable/Mux_321_i78_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xDA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_289 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40030 \voltageGetter/waves/sinTable/carIndex[6]_bdd_4_lut_3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \voltageGetter/waves/sinTable/i337_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_290 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40085 \voltageGetter/waves/n16561_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40086 \voltageGetter/waves/sinTable/n16747_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_291 ( input D1, C1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40087 \voltageGetter/waves/sinTable/i10521_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \voltageGetter/waves/sinTable/Mux_321_i61_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x0330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x395A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_292 ( input D1, C1, B1, A1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40089 \voltageGetter/waves/sinTable/i10177_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40090 \voltageGetter/waves/sinTable/Mux_321_i45_4_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xA055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_293 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40067 \voltageGetter/waves/sinTable/carIndex[4]_bdd_4_lut_5 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \voltageGetter/waves/sinTable/i2170_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xE6CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_294 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40092 \voltageGetter/waves/sinTable/n16729_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40093 \voltageGetter/waves/sinTable/mux_83_Mux_1_i15_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x3D2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_295 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40070 \voltageGetter/waves/sinTable/carIndex[4]_bdd_4_lut_4 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 \voltageGetter/waves/sinTable/mux_83_Mux_1_i109_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x94AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_296 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40052 \voltageGetter/waves/sinTable/i10257_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \voltageGetter/waves/sinTable/n16723_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_297 ( input D0, C0, B0, A0, output 
    F0 );

  lut40096 \voltageGetter/waves/sinTable/carIndex[5]_bdd_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_298 ( input D0, C0, B0, A0, output 
    F0 );

  lut40097 \voltageGetter/waves/sinTable/n16699_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_299 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40063 \voltageGetter/waves/sinTable/n16681_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40096 \voltageGetter/waves/sinTable/carIndex[5]_bdd_4_lut_4 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_waves_sinTable_SLICE_301 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40098 \voltageGetter/waves/sinTable/i253_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40099 \voltageGetter/waves/sinTable/i252_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x99F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x98CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_303 ( input D0, C0, B0, A0, output 
    F0 );

  lut40100 \voltageGetter/waves/sinTable/carIndex[5]_bdd_4_lut_3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_304 ( input D0, C0, B0, A0, output 
    F0 );

  lut40097 \voltageGetter/waves/sinTable/n16657_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_waves_sinTable_SLICE_305 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40101 \voltageGetter/waves/sinTable/i10165_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40102 \voltageGetter/waves/sinTable/mux_83_Mux_3_i173_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xBF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_307 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40063 \voltageGetter/waves/sinTable/n16639_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40103 \voltageGetter/waves/sinTable/carIndex[5]_bdd_4_lut_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_309 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40104 \voltageGetter/waves/sinTable/carIndex[6]_bdd_4_lut_2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \voltageGetter/waves/sinTable/i10174_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_310 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40106 \voltageGetter/waves/sinTable/n16633_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40107 \voltageGetter/waves/sinTable/i10170_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_311 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40108 \voltageGetter/waves/sinTable/mux_83_Mux_4_i31_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \voltageGetter/waves/sinTable/mux_83_Mux_4_i15_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x502B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_313 ( input D1, C1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/waves/sinTable/mux_83_Mux_4_i125_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \voltageGetter/waves/sinTable/mux_83_Mux_4_i109_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xABD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_314 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40111 \voltageGetter/waves/sinTable/i10171_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40112 \voltageGetter/waves/sinTable/mux_83_Mux_4_i46_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xD8DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xA855") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_315 ( input D1, C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40113 \voltageGetter/waves/sinTable/Mux_307_i31_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \voltageGetter/waves/sinTable/i5255_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_317 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40108 \voltageGetter/waves/sinTable/i10289_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \voltageGetter/waves/sinTable/i10287_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x324C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_319 ( input D1, C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40116 \voltageGetter/waves/sinTable/i10173_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \voltageGetter/waves/sinTable/mux_83_Mux_4_i158_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_321 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40118 \voltageGetter/waves/sinTable/i2547_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40119 \voltageGetter/waves/sinTable/mux_83_Mux_2_i93_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xF369") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x54B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_322 ( input D1, C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40120 \voltageGetter/waves/sinTable/i10182_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40121 \voltageGetter/waves/sinTable/mux_83_Mux_2_i77_3_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xF003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_323 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40122 \voltageGetter/waves/sinTable/i10180_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40123 \voltageGetter/waves/sinTable/i2180_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xD8FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x5F20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_325 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40070 \voltageGetter/waves/sinTable/carIndex[4]_bdd_4_lut_3 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \voltageGetter/waves/sinTable/mux_83_Mux_2_i236_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xC965") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_326 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40125 \voltageGetter/waves/sinTable/n16555_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40126 \voltageGetter/waves/sinTable/mux_83_Mux_2_i220_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x4B5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_327 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40127 \voltageGetter/waves/sinTable/carIndex[4]_bdd_4_lut_2 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \voltageGetter/waves/sinTable/i10520_2_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x1330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_328 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40068 \voltageGetter/waves/sinTable/i10213_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \voltageGetter/waves/sinTable/n16549_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40129 \voltageGetter/modWaves/modIndex[7]_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40130 \voltageGetter/modWaves/sinTable/i10201_3_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x3C0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40131 \voltageGetter/modWaves/n16615_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40132 \voltageGetter/modWaves/sinTable/i10272_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40067 \voltageGetter/modWaves/modIndex[7]_bdd_4_lut_6 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40049 \voltageGetter/modWaves/sinTable/i10284_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40131 \voltageGetter/modWaves/n16609_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40133 \voltageGetter/modWaves/sinTable/n16687_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_333 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40134 \voltageGetter/modWaves/modIndex[7]_bdd_4_lut_5 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40135 \voltageGetter/modWaves/sinTable/i9265_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xD2C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40085 \voltageGetter/modWaves/n16603_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40049 \voltageGetter/modWaves/sinTable/i10221_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_SLICE_335 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40134 \voltageGetter/modWaves/modIndex[7]_bdd_4_lut_4 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \voltageGetter/modWaves/sinTable/i9277_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xA6A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40131 \voltageGetter/modWaves/n16597_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40069 \voltageGetter/modWaves/sinTable/n16693_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40134 \voltageGetter/modWaves/modIndex[7]_bdd_4_lut_3 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40137 \voltageGetter/modWaves/sinTable/i761_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xB847") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_338 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40131 \voltageGetter/modWaves/n16591_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40138 \voltageGetter/modWaves/sinTable/i10161_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40134 \voltageGetter/modWaves/modIndex[7]_bdd_4_lut_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40139 \voltageGetter/modWaves/sinTable/i711_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xCF8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_341 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40140 \voltageGetter/modWaves/waveIn_1__I_0_Mux_0_i3_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \voltageGetter/modWaves/waveIn_1__I_0_Mux_0_i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xD872") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_343 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40142 \voltageGetter/modWaves/sinTable/i10225_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40143 \voltageGetter/modWaves/sinTable/i2235_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFA72") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x46CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_345 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40144 \voltageGetter/modWaves/sinTable/i10230_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40145 \voltageGetter/modWaves/sinTable/mux_82_Mux_2_i77_3_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xB8BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xCC03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_346 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40146 \voltageGetter/modWaves/sinTable/mux_82_Mux_2_i220_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \voltageGetter/modWaves/sinTable/mux_82_Mux_2_i93_3_lut_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x6656") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x3D29") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_347 ( input D1, C1, B1, A1, D0, 
    C0, output F0, F1 );
  wire   GNDI;

  lut40148 \voltageGetter/modWaves/sinTable/mux_82_Mux_1_i61_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \voltageGetter/modWaves/sinTable/i5363_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_348 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40150 \voltageGetter/modWaves/sinTable/i2638_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40151 \voltageGetter/modWaves/sinTable/i5248_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x5574") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_349 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40116 \voltageGetter/modWaves/sinTable/i10234_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40152 \voltageGetter/modWaves/sinTable/mux_82_Mux_2_i173_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x6B63") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_351 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40148 \voltageGetter/modWaves/sinTable/i10239_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40153 \voltageGetter/modWaves/sinTable/mux_82_Mux_2_i180_3_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x3FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_353 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40154 \voltageGetter/modWaves/sinTable/n16735_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40103 \voltageGetter/modWaves/sinTable/modIndex[4]_bdd_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_355 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40155 \voltageGetter/modWaves/sinTable/i10149_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40156 \voltageGetter/modWaves/sinTable/i5304_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x3F1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_357 ( input D0, C0, B0, A0, 
    output F0 );

  lut40157 \voltageGetter/modWaves/sinTable/modIndex[5]_bdd_4_lut_7 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_358 ( input D0, C0, B0, A0, 
    output F0 );

  lut40158 \voltageGetter/modWaves/sinTable/n16717_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_359 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40063 \voltageGetter/modWaves/sinTable/n16711_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40096 \voltageGetter/modWaves/sinTable/modIndex[4]_bdd_4_lut_5 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_sinTable_SLICE_361 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40070 \voltageGetter/modWaves/sinTable/modIndex[4]_bdd_4_lut_4 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \voltageGetter/modWaves/sinTable/mux_82_Mux_1_i109_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x86F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_362 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40160 \voltageGetter/modWaves/sinTable/n16705_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40161 \voltageGetter/modWaves/sinTable/mux_82_Mux_1_i78_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x087D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_363 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40162 \voltageGetter/modWaves/sinTable/modIndex[5]_bdd_4_lut_6 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \voltageGetter/modWaves/sinTable/mux_82_Mux_4_i125_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_365 ( input D0, C0, B0, A0, 
    output F0 );

  lut40157 \voltageGetter/modWaves/sinTable/modIndex[5]_bdd_4_lut_5 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_sinTable_SLICE_367 ( input D0, C0, B0, A0, 
    output F0 );

  lut40163 \voltageGetter/modWaves/sinTable/modIndex[5]_bdd_4_lut_4 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_368 ( input D0, C0, B0, A0, 
    output F0 );

  lut40133 \voltageGetter/modWaves/sinTable/n16675_bdd_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_sinTable_SLICE_369 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40164 \voltageGetter/modWaves/sinTable/i780_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40074 \voltageGetter/modWaves/sinTable/modIndex[5]_bdd_4_lut_3 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xD2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_370 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40165 \voltageGetter/modWaves/sinTable/n16669_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40166 \voltageGetter/modWaves/sinTable/i10543_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x1032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_371 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40167 \voltageGetter/modWaves/sinTable/n16663_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40168 \voltageGetter/modWaves/sinTable/modIndex[4]_bdd_4_lut_3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x58F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_373 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40169 \voltageGetter/modWaves/sinTable/i10200_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \voltageGetter/modWaves/sinTable/i2583_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xF00E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_375 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40154 \voltageGetter/modWaves/sinTable/n16651_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40171 \voltageGetter/modWaves/sinTable/modIndex[4]_bdd_4_lut_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_377 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \voltageGetter/modWaves/sinTable/modIndex[3]_bdd_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 \voltageGetter/modWaves/sinTable/mux_82_Mux_3_i22_3_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x55A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_378 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \voltageGetter/modWaves/sinTable/n16645_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40173 \voltageGetter/modWaves/sinTable/mux_82_Mux_1_i250_3_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x55A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_379 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40111 \voltageGetter/modWaves/sinTable/i10159_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40174 \voltageGetter/modWaves/sinTable/Mux_846_i45_4_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xC303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_380 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40175 \voltageGetter/modWaves/sinTable/i2571_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40176 \voltageGetter/modWaves/sinTable/Mux_846_i61_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x6A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x539C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_381 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40177 \voltageGetter/modWaves/sinTable/i10275_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40178 \voltageGetter/modWaves/sinTable/Mux_846_i78_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x9FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_383 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40179 \voltageGetter/modWaves/sinTable/n16627_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40180 \voltageGetter/modWaves/sinTable/modIndex[5]_bdd_4_lut_2 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_385 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40181 \voltageGetter/modWaves/sinTable/Mux_832_i31_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \voltageGetter/modWaves/sinTable/i5314_2_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_387 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40183 \voltageGetter/modWaves/sinTable/mux_82_Mux_4_i15_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \voltageGetter/modWaves/sinTable/i5494_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40185 i10607_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 i2561_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x5A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x0F87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40187 \voltageGetter/modWaves/i10132_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40188 mux_8_Mux_2_i127_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x88F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x5574") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_391 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40189 i5438_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \voltageGetter/waves/sinTable/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 i1861_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 i2557_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x08F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x20DF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_394 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40193 \voltageGetter/waves/sinTable/i10111_3_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 mux_9_Mux_2_i127_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x88F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x5574") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_395 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40195 \voltageGetter/waves/sinTable/i10114_3_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 i392_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xA0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xC30F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_397 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 i393_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 i2517_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x11EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_400 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40199 mux_9_Mux_2_i63_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40200 \voltageGetter/waves/sinTable/i2615_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x08CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40201 \voltageGetter/modWaves/i10126_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40202 i2563_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xC0BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x08F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_403 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40203 i5470_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \voltageGetter/modWaves/sinTable/i5452_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_406 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40204 \voltageGetter/modWaves/sinTable/mux_82_Mux_3_i109_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40205 \voltageGetter/modWaves/sinTable/i1_2_lut_3_lut_adj_11 ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_407 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40206 i5534_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 \voltageGetter/modWaves/sinTable/i5466_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_409 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40208 i1865_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \voltageGetter/modWaves/sinTable/i5464_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x08F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_411 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 i468_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 i5208_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xD822") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_412 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40211 \voltageGetter/modWaves/i10121_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \voltageGetter/modWaves/i10120_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xD591") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \voltageGetter.modWaves.sinTable.i5414_2_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40214 i2625_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_415 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \voltageGetter/modWaves/i10123_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40216 i1867_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xD591") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x20DF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_417 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40217 \voltageGetter/modWaves/i10135_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40218 i469_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xE233") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xC03F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_419 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40219 i470_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40220 i2523_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x3266") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_421 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 mux_8_Mux_2_i63_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \voltageGetter/modWaves/sinTable/i1_2_lut_3_lut_adj_12 ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x4C44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_423 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40223 \voltageGetter/waves/sinTable/i10108_3_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 i2559_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xE455") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x4B0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_427 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \voltageGetter/modWaves/sinTable/i702_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40226 i2521_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x7772") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_429 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40227 \toSpeak/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 \toSpeak/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_431 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \toSpeak/i70_rep_450_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40229 \toSpeak/i68_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_432 ( input DI1, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40230 \toSpeak/i1849_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 \toSpeak/i74_rep_440_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \toSpeak/state_FSM_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_434 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40232 \toSpeak/i79_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \toSpeak/i76_rep_438_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \toSpeak/i80 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_435 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40234 \toSpeak/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \toSpeak/i9965_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_SLICE_439 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40236 \voltageGetter/waves/waveIn_1__I_0_Mux_7_i3_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40237 \voltageGetter/waves/i2321_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xCE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_SLICE_441 ( input D0, C0, B0, A0, output F0 );

  lut40086 \voltageGetter/waves/n16621_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_waves_sinTable_SLICE_442 ( input D0, C0, B0, A0, output 
    F0 );

  lut40238 \voltageGetter/waves/sinTable/i208_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xB1AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_443 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40108 \voltageGetter/waves/sinTable/i10164_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \voltageGetter/waves/sinTable/i10145_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x3693") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_446 ( input D1, C1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/waves/sinTable/i10236_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \voltageGetter/waves/sinTable/i2545_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x04FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_447 ( input D1, C1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/waves/sinTable/i10168_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \voltageGetter/waves/sinTable/mux_83_Mux_3_i236_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xA17A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_449 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40242 \voltageGetter/waves/sinTable/i10167_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40243 \voltageGetter/waves/sinTable/i2552_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_450 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40244 \voltageGetter/waves/sinTable/i10295_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40245 \voltageGetter/waves/sinTable/mux_83_Mux_3_i220_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xA942") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x0DF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_452 ( input D1, C1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/waves/sinTable/i10179_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 \voltageGetter/waves/sinTable/mux_83_Mux_2_i15_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xAE51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_453 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40247 \voltageGetter/waves/sinTable/i9273_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40051 \voltageGetter/waves/sinTable/i1833_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xA6A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_455 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40248 \voltageGetter/waves/sinTable/i9952_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40207 \voltageGetter/waves/sinTable/i2548_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xAA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_457 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40068 \voltageGetter/waves/sinTable/i10237_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40249 \voltageGetter/waves/sinTable/mux_83_Mux_1_i173_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xC6E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_459 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40068 \voltageGetter/waves/sinTable/i10183_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \voltageGetter/waves/sinTable/i10298_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x2496") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_461 ( input D1, C1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/waves/sinTable/i10246_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40251 \voltageGetter/waves/sinTable/i2551_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x1EB6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_462 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40252 \voltageGetter/waves/sinTable/Mux_321_i30_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40253 \voltageGetter/waves/sinTable/i2553_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xB904") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x4BC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_463 ( input D1, C1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/waves/sinTable/i10245_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 \voltageGetter/waves/sinTable/mux_83_Mux_1_i205_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x680A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_465 ( input D1, C1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/waves/sinTable/i10249_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40255 \voltageGetter/waves/sinTable/Mux_321_i109_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x15E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_467 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40256 \voltageGetter/waves/sinTable/i2585_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40018 \voltageGetter/waves/sinTable/i5264_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x3372") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_470 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40068 \voltageGetter/waves/sinTable/i10176_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40257 \voltageGetter/waves/sinTable/Mux_321_i15_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xAB99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_471 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40258 \voltageGetter/waves/sinTable/i335_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40259 \voltageGetter/waves/sinTable/i330_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xAA81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_473 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40016 \voltageGetter/waves/sinTable/i339_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_waves_sinTable_SLICE_474 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40025 \voltageGetter/waves/sinTable/i10465_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \voltageGetter/waves/sinTable/i5282_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_475 ( input D1, C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40261 \voltageGetter/waves/sinTable/i5566_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40262 \voltageGetter/waves/sinTable/i1_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x553F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_479 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40263 \voltageGetter/waves/sinTable/i10581_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40264 \voltageGetter/waves/sinTable/i10468_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xEECF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_481 ( input D1, C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40265 
    \voltageGetter/waves/sinTable/waveIn_1__I_0_Mux_7_i2_3_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 \voltageGetter/waves/sinTable/i5378_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x5199") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_483 ( input D1, C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40267 \voltageGetter/waves/sinTable/i5280_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40268 \voltageGetter/waves/sinTable/i5277_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_485 ( input D1, C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40269 i2623_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 \voltageGetter/waves/sinTable/i2_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40271 \voltageGetter/modWaves/waveIn_1__I_0_Mux_7_i3_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \voltageGetter/modWaves/waveIn_1__I_0_Mux_7_i2_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x3919") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_489 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40108 \voltageGetter/modWaves/i10118_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \voltageGetter/modWaves/n16585_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_SLICE_492 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40132 \voltageGetter/modWaves/i10124_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_SLICE_494 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40049 \voltageGetter/modWaves/i10127_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_sinTable_SLICE_496 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \voltageGetter/modWaves/sinTable/i10264_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \voltageGetter/modWaves/sinTable/i2569_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x673C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_497 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/modWaves/sinTable/i10263_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 \voltageGetter/modWaves/sinTable/mux_82_Mux_1_i205_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x6822") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_499 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \voltageGetter/modWaves/sinTable/i10158_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \voltageGetter/modWaves/sinTable/Mux_846_i15_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_501 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/modWaves/sinTable/i10224_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \voltageGetter/modWaves/sinTable/mux_82_Mux_2_i15_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xCE31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_502 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40277 \voltageGetter/modWaves/sinTable/mux_82_Mux_2_i157_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 \voltageGetter/modWaves/sinTable/i10148_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x92CB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xA492") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_503 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/modWaves/sinTable/i10231_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \voltageGetter/modWaves/sinTable/i10154_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x1896") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_505 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40052 \voltageGetter/modWaves/sinTable/mux_82_Mux_4_i31_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \voltageGetter/modWaves/sinTable/mux_82_Mux_4_i30_3_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xCF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_507 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/modWaves/sinTable/i10260_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40281 \voltageGetter/modWaves/sinTable/i2565_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x3363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_512 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \voltageGetter/modWaves/sinTable/mux_82_Mux_4_i158_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \voltageGetter/modWaves/sinTable/mux_82_Mux_4_i109_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xABD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_513 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/modWaves/sinTable/i10233_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40283 \voltageGetter/modWaves/sinTable/i2573_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0x3CC7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_515 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \voltageGetter/modWaves/sinTable/i10240_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \voltageGetter/modWaves/sinTable/mux_82_Mux_2_i236_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xE159") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_516 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40285 \voltageGetter/modWaves/sinTable/i10291_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40286 \voltageGetter/modWaves/sinTable/i21_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xB0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_517 ( input D1, C1, B1, D0, C0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40023 \voltageGetter/modWaves/sinTable/mux_82_Mux_3_i236_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40287 \voltageGetter/modWaves/sinTable/Mux_846_i60_3_lut_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x05AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_518 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40288 \voltageGetter/modWaves/sinTable/mux_82_Mux_3_i157_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40289 \voltageGetter/modWaves/sinTable/mux_82_Mux_3_i14_3_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xF03F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_519 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40290 \voltageGetter/modWaves/sinTable/i10150_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40291 \voltageGetter.modWaves.sinTable.i5523_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x888B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_521 ( input D1, C1, B1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \voltageGetter/modWaves/sinTable/i860_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40292 \voltageGetter/modWaves/sinTable/i855_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x557E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_523 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40293 \voltageGetter/modWaves/sinTable/i863_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40262 \voltageGetter/modWaves/sinTable/i1_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_525 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40294 \voltageGetter/modWaves/sinTable/i864_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_526 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40295 \voltageGetter/modWaves/sinTable/i5533_2_lut_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40266 \voltageGetter/modWaves/sinTable/i5214_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0x050F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_529 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40296 \voltageGetter/modWaves/sinTable/i10186_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40297 \voltageGetter/modWaves/sinTable/i10526_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x04FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_531 ( input D1, C1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40189 \voltageGetter/modWaves/sinTable/i10573_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \voltageGetter/modWaves/sinTable/i10187_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_sinTable_SLICE_533 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \voltageGetter/modWaves/sinTable/i10261_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40298 \voltageGetter/modWaves/sinTable/mux_82_Mux_1_i173_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xF258") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_535 ( input C1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40299 \voltageGetter/modWaves/sinTable/i1_2_lut_adj_9 ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \voltageGetter/modWaves/sinTable/i1942_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_539 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40300 \voltageGetter/modWaves/sinTable/i10473_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40301 \voltageGetter.modWaves.sinTable.i1_2_lut_adj_10 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_541 ( input D1, C1, B1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40302 \voltageGetter/modWaves/sinTable/i10276_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \voltageGetter/modWaves/sinTable/Mux_846_i124_3_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_544 ( input D1, C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \voltageGetter/modWaves/sinTable/i10292_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40304 \voltageGetter/modWaves/sinTable/i10290_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x542A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_545 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40305 \voltageGetter/modWaves/sinTable/i5440_2_lut_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \voltageGetter/modWaves/sinTable/mux_82_Mux_4_i157_3_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x0CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_548 ( input D1, C1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40307 \voltageGetter/modWaves/sinTable/i10588_2_lut_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40308 \voltageGetter/modWaves/sinTable/mux_82_Mux_2_i85_3_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_549 ( input D1, C1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40003 \voltageGetter/modWaves/sinTable/i10561_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \voltageGetter/modWaves/sinTable/mux_82_Mux_4_i220_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x76AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modGen_SLICE_551 ( input D1, C1, B1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40310 \voltageGetter/modGen/i158_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40311 \voltageGetter/modGen/i144_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_553 ( input D1, C1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40017 \voltageGetter/accumPhase/i5182_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \voltageGetter/accumPhase/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_555 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40312 \voltageGetter/accumPhase/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40313 \voltageGetter/accumPhase/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_557 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40314 i10608_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40315 i391_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x37C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xCD30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module setMem_SLICE_559 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40316 \setMem/i10791_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40317 \setMem/i10786_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_561 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40318 \voltageGetter/waves/sinTable/mux_83_Mux_1_i30_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40319 \voltageGetter/waves/sinTable/i2172_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xA4B6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xD2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_568 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40320 \voltageGetter/waves/sinTable/i2555_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40321 \voltageGetter/waves/sinTable/i10555_2_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x5AA7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_572 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40322 \voltageGetter/waves/sinTable/mux_83_Mux_4_i220_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 \voltageGetter/waves/sinTable/mux_83_Mux_1_i61_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x5EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xF180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_574 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40324 \voltageGetter/waves/sinTable/mux_83_Mux_4_i173_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 \voltageGetter/waves/sinTable/mux_83_Mux_1_i78_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x5E5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x407B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_576 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40326 \voltageGetter/waves/sinTable/i21_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40327 \voltageGetter/waves/sinTable/mux_83_Mux_1_i93_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x8FC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0xAB9A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_579 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40328 \voltageGetter/waves/sinTable/mux_83_Mux_1_i188_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40329 \voltageGetter/waves/sinTable/i10552_2_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0x230D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0x2AA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_582 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40330 \voltageGetter/waves/sinTable/mux_83_Mux_2_i124_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40331 \voltageGetter/waves/sinTable/mux_83_Mux_1_i220_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x5A1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x99CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_588 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40332 \voltageGetter/waves/sinTable/mux_83_Mux_3_i251_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40333 \voltageGetter/waves/sinTable/mux_83_Mux_2_i157_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xCC39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x9A4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_590 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40334 \voltageGetter/waves/sinTable/mux_83_Mux_3_i157_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40335 \voltageGetter/waves/sinTable/mux_83_Mux_2_i173_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x71A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0x6D2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_593 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40336 \voltageGetter/waves/sinTable/mux_83_Mux_3_i124_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40337 \voltageGetter/waves/sinTable/i10288_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x59A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xCF32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_596 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40338 \voltageGetter/waves/sinTable/mux_83_Mux_3_i93_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40339 \voltageGetter/waves/sinTable/mux_83_Mux_3_i15_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xA56B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_599 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );

  lut40340 \voltageGetter/waves/sinTable/Mux_243_i127_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40341 \voltageGetter/waves/sinTable/i10598_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xCD33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_601 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40342 \voltageGetter.modWaves.sinTable.mux_82_Mux_3_i93_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \voltageGetter/modWaves/sinTable/i2227_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_603 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40343 \voltageGetter/modWaves/sinTable/Mux_846_i30_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40344 \voltageGetter/modWaves/sinTable/i2229_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xA81A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xC6CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_606 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40345 \voltageGetter/modWaves/sinTable/mux_82_Mux_3_i251_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40346 \voltageGetter/modWaves/sinTable/Mux_846_i109_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x9A99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0x1E51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_609 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40347 \voltageGetter/modWaves/sinTable/mux_82_Mux_3_i220_4_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \voltageGetter/modWaves/sinTable/mux_82_Mux_3_i124_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x0FD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x5A96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_612 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40349 \voltageGetter/modWaves/sinTable/mux_82_Mux_2_i124_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40350 \voltageGetter/modWaves/sinTable/i10157_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x0FB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x5695") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_616 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40351 \voltageGetter/modWaves/sinTable/mux_82_Mux_1_i220_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 \voltageGetter/modWaves/sinTable/i10547_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0xCF31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_618 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40353 \voltageGetter/modWaves/sinTable/mux_82_Mux_3_i173_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40354 \voltageGetter/modWaves/sinTable/i2567_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xD2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xCF69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_621 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40355 \voltageGetter/modWaves/sinTable/mux_82_Mux_1_i188_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \voltageGetter/modWaves/sinTable/mux_82_Mux_1_i93_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x2607") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xF1B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_624 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40318 \voltageGetter/modWaves/sinTable/mux_82_Mux_1_i30_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \voltageGetter/modWaves/sinTable/mux_82_Mux_1_i15_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_sinTable_SLICE_625 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40357 \voltageGetter/modWaves/sinTable/i10505_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40358 \voltageGetter/modWaves/sinTable/Mux_771_i127_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0xAA57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_627 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40359 \voltageGetter/modWaves/sinTable/i10579_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40360 \voltageGetter/modWaves/sinTable/i10564_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0xBF37") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xEAFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_629 ( input D0, C0, B0, A0, output F0 );

  lut40361 \voltageGetter/accumPhase/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x1450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_630 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40362 \voltageGetter/accumPhase/i682_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40363 \voltageGetter/accumPhase/i2_3_lut_4_lut_adj_7 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xFEC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_632 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40364 \voltageGetter/accumPhase/i1_4_lut_adj_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40365 \voltageGetter/accumPhase/i10788_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x4F74") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_634 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40366 \voltageGetter/accumPhase/i683_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40367 \voltageGetter/accumPhase/i516_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0x1C1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x33FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_636 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40368 \voltageGetter/accumPhase/i665_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40369 \voltageGetter/accumPhase/i528_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xBBA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0x20CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_638 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40370 \voltageGetter/accumPhase/i664_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40371 \voltageGetter/accumPhase/i529_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xE2B6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0x13C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_640 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40372 \voltageGetter/accumPhase/i1890_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40373 \voltageGetter/accumPhase/i549_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x0E3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0x10B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_642 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40374 \voltageGetter/accumPhase/i625_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40375 \voltageGetter/accumPhase/i550_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xF2BC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xCA2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_644 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40376 \voltageGetter/accumPhase/i624_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40377 \voltageGetter/accumPhase/i570_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x5558") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xDCA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_646 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40378 \voltageGetter/accumPhase/i609_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40379 \voltageGetter/accumPhase/i592_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x42EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x331E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_648 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40380 \voltageGetter/accumPhase/i608_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40381 \voltageGetter/accumPhase/i593_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0xEED0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0x266C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_650 ( input D1, C1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40382 \voltageGetter/waves/sinTable/mux_83_Mux_4_i30_3_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 \voltageGetter.waves.sinTable.i5445_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xC3F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_653 ( input D1, C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40384 \voltageGetter/accumPhase/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40385 \voltageGetter/waves/sinTable/Mux_321_i124_3_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_656 ( input D1, C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40386 \voltageGetter/waves/sinTable/i10282_3_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40387 \voltageGetter/waves/sinTable/i10279_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0x5A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xCC63") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_waves_sinTable_SLICE_658 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40388 \voltageGetter/waves/sinTable/mux_83_Mux_4_i157_3_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40389 \voltageGetter/waves/sinTable/i5403_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0x3C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_663 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40390 \voltageGetter/modWaves/sinTable/i10285_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40391 \voltageGetter/modWaves/sinTable/i10534_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xB4A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0x0330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modGen_SLICE_671 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40392 \voltageGetter.modGen.i148_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40393 \voltageGetter/modGen/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0x556A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xA50F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modGen_SLICE_673 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40394 \voltageGetter/modGen/i155_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modGen_SLICE_674 ( input D1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40395 \voltageGetter/modGen/i131_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40237 \voltageGetter/modGen/i133_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_676 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40018 \voltageGetter/accumPhase/i5359_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module toSpeak_SLICE_677 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40396 \toSpeak/i5290_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 \toSpeak/i8957_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \toSpeak/shiftCount_120__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0x6C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_678 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40003 \toSpeak/i5183_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \toSpeak/i10780_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_683 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40399 \voltageGetter/modWaves/i10136_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_SLICE_685 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40039 \voltageGetter/modWaves/i10133_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_691 ( input D1, C1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40017 \voltageGetter/accumPhase/i5357_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \voltageGetter/accumPhase/i5358_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_accumPhase_SLICE_693 ( input D1, C1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40017 \voltageGetter/accumPhase/i5355_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \voltageGetter/accumPhase/i5356_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module toSpeak_SLICE_695 ( input DI1, C1, D0, C0, A0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40012 \toSpeak.SLICE_695_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40400 \toSpeak/i72_rep_443_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \toSpeak/state_FSM_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_697 ( output F0 );
  wire   GNDI;

  lut40401 i11( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_699 ( input D0, output F0 );
  wire   GNDI;

  lut40402 i2502_1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module toSpeak_SLICE_702 ( input DI1, D1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, LSR_dly;

  lut4 \toSpeak.SLICE_702_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \toSpeak/i82_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \toSpeak/i81 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module voltageGetter_waves_sinTable_SLICE_707 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40080 \voltageGetter/waves/sinTable/i336_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40237 \voltageGetter/waves/sinTable/i10625_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_waves_sinTable_SLICE_715 ( input D1, C1, B1, A1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40403 \voltageGetter/accumPhase/i1_4_lut_adj_8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40404 \voltageGetter/waves/sinTable/i10559_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_modWaves_sinTable_SLICE_718 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40039 \voltageGetter/modWaves/sinTable/i10222_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module voltageGetter_modWaves_sinTable_SLICE_719 ( input D1, B1, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40405 \voltageGetter/modWaves/sinTable/i1_2_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40406 \voltageGetter/modWaves/sinTable/i10637_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module voltageGetter_accumPhase_SLICE_729 ( input D0, C0, B0, A0, output F0 );

  lut40407 \voltageGetter/accumPhase/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clkGen_hf_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \clkGen/hf_osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b10";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_mult_169
   ( input A0, B5, B4, B3, B2, B1, B0, output O13, O12, O11, O10, O9, O8, O7, 
    O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/mult_169 
    ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), 
    .C11(GNDI), .C10(GNDI), .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), 
    .C5(GNDI), .C4(GNDI), .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), 
    .A15(GNDI), .A14(GNDI), .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), 
    .A9(GNDI), .A8(GNDI), .A7(GNDI), .A6(GNDI), .A5(GNDI), .A4(GNDI), 
    .A3(GNDI), .A2(GNDI), .A1(GNDI), .A0(A0), .B15(GNDI), .B14(GNDI), 
    .B13(GNDI), .B12(GNDI), .B11(GNDI), .B10(GNDI), .B9(GNDI), .B8(GNDI), 
    .B7(GNDI), .B6(GNDI), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), 
    .D15(GNDI), .D14(GNDI), .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), 
    .D9(GNDI), .D8(GNDI), .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), 
    .D3(GNDI), .D2(GNDI), .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), 
    .CHOLD(GNDI), .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(), .O18(), 
    .O17(), .O16(), .O15(), .O14(), .O13(O13), .O12(O12), .O11(O11), .O10(O10), 
    .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), 
    .O1(O1), .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => O13) = (0:0:0,0:0:0);
    (A0 => O12) = (0:0:0,0:0:0);
    (A0 => O11) = (0:0:0,0:0:0);
    (A0 => O10) = (0:0:0,0:0:0);
    (A0 => O9) = (0:0:0,0:0:0);
    (A0 => O8) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B5 => O13) = (0:0:0,0:0:0);
    (B5 => O12) = (0:0:0,0:0:0);
    (B5 => O11) = (0:0:0,0:0:0);
    (B5 => O10) = (0:0:0,0:0:0);
    (B5 => O9) = (0:0:0,0:0:0);
    (B5 => O8) = (0:0:0,0:0:0);
    (B5 => O7) = (0:0:0,0:0:0);
    (B5 => O6) = (0:0:0,0:0:0);
    (B5 => O5) = (0:0:0,0:0:0);
    (B4 => O13) = (0:0:0,0:0:0);
    (B4 => O12) = (0:0:0,0:0:0);
    (B4 => O11) = (0:0:0,0:0:0);
    (B4 => O10) = (0:0:0,0:0:0);
    (B4 => O9) = (0:0:0,0:0:0);
    (B4 => O8) = (0:0:0,0:0:0);
    (B4 => O7) = (0:0:0,0:0:0);
    (B4 => O6) = (0:0:0,0:0:0);
    (B4 => O5) = (0:0:0,0:0:0);
    (B4 => O4) = (0:0:0,0:0:0);
    (B3 => O13) = (0:0:0,0:0:0);
    (B3 => O12) = (0:0:0,0:0:0);
    (B3 => O11) = (0:0:0,0:0:0);
    (B3 => O10) = (0:0:0,0:0:0);
    (B3 => O9) = (0:0:0,0:0:0);
    (B3 => O8) = (0:0:0,0:0:0);
    (B3 => O7) = (0:0:0,0:0:0);
    (B3 => O6) = (0:0:0,0:0:0);
    (B3 => O5) = (0:0:0,0:0:0);
    (B3 => O4) = (0:0:0,0:0:0);
    (B3 => O3) = (0:0:0,0:0:0);
    (B2 => O13) = (0:0:0,0:0:0);
    (B2 => O12) = (0:0:0,0:0:0);
    (B2 => O11) = (0:0:0,0:0:0);
    (B2 => O10) = (0:0:0,0:0:0);
    (B2 => O9) = (0:0:0,0:0:0);
    (B2 => O8) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B1 => O13) = (0:0:0,0:0:0);
    (B1 => O12) = (0:0:0,0:0:0);
    (B1 => O11) = (0:0:0,0:0:0);
    (B1 => O10) = (0:0:0,0:0:0);
    (B1 => O9) = (0:0:0,0:0:0);
    (B1 => O8) = (0:0:0,0:0:0);
    (B1 => O7) = (0:0:0,0:0:0);
    (B1 => O6) = (0:0:0,0:0:0);
    (B1 => O5) = (0:0:0,0:0:0);
    (B1 => O4) = (0:0:0,0:0:0);
    (B1 => O3) = (0:0:0,0:0:0);
    (B1 => O2) = (0:0:0,0:0:0);
    (B1 => O1) = (0:0:0,0:0:0);
    (B0 => O13) = (0:0:0,0:0:0);
    (B0 => O12) = (0:0:0,0:0:0);
    (B0 => O11) = (0:0:0,0:0:0);
    (B0 => O10) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b11";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b11";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b0";
  defparam INST10.A_SIGNED = "0b1";
  defparam INST10.B_SIGNED = "0b1";
endmodule

module 
  voltageGetter_accumPhase_fmMac_multiply_lscc_multiplier_inst_genblk1_u_lscc_multiplier_dsp_mult_168
   ( input A6, A5, A4, A3, A2, A1, A0, B5, B4, B3, B2, B1, B0, output O27, O26, 
    O25, O24, O23, O22, O21, O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, 
    O10, O9, O8, O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B 
    \voltageGetter/accumPhase/fmMac/multiply/lscc_multiplier_inst/genblk1.u_lscc_multiplier_dsp/mult_168 
    ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), 
    .C11(GNDI), .C10(GNDI), .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), 
    .C5(GNDI), .C4(GNDI), .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), 
    .A15(GNDI), .A14(GNDI), .A13(GNDI), .A12(GNDI), .A11(GNDI), .A10(GNDI), 
    .A9(GNDI), .A8(GNDI), .A7(GNDI), .A6(A6), .A5(A5), .A4(A4), .A3(A3), 
    .A2(A2), .A1(A1), .A0(A0), .B15(GNDI), .B14(GNDI), .B13(GNDI), .B12(GNDI), 
    .B11(GNDI), .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), .B6(GNDI), 
    .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(GNDI), 
    .D14(GNDI), .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), 
    .D8(GNDI), .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), 
    .D2(GNDI), .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), 
    .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), .O22(O22), 
    .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), .O16(O16), 
    .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), .O10(O10), .O9(O9), 
    .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), 
    .O0(O0), .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A6 => O27) = (0:0:0,0:0:0);
    (A6 => O26) = (0:0:0,0:0:0);
    (A6 => O25) = (0:0:0,0:0:0);
    (A6 => O24) = (0:0:0,0:0:0);
    (A6 => O23) = (0:0:0,0:0:0);
    (A6 => O22) = (0:0:0,0:0:0);
    (A6 => O21) = (0:0:0,0:0:0);
    (A6 => O20) = (0:0:0,0:0:0);
    (A6 => O19) = (0:0:0,0:0:0);
    (A6 => O18) = (0:0:0,0:0:0);
    (A6 => O17) = (0:0:0,0:0:0);
    (A6 => O16) = (0:0:0,0:0:0);
    (A6 => O15) = (0:0:0,0:0:0);
    (A6 => O14) = (0:0:0,0:0:0);
    (A6 => O13) = (0:0:0,0:0:0);
    (A6 => O12) = (0:0:0,0:0:0);
    (A6 => O11) = (0:0:0,0:0:0);
    (A6 => O10) = (0:0:0,0:0:0);
    (A6 => O9) = (0:0:0,0:0:0);
    (A6 => O8) = (0:0:0,0:0:0);
    (A6 => O7) = (0:0:0,0:0:0);
    (A6 => O6) = (0:0:0,0:0:0);
    (A5 => O27) = (0:0:0,0:0:0);
    (A5 => O26) = (0:0:0,0:0:0);
    (A5 => O25) = (0:0:0,0:0:0);
    (A5 => O24) = (0:0:0,0:0:0);
    (A5 => O23) = (0:0:0,0:0:0);
    (A5 => O22) = (0:0:0,0:0:0);
    (A5 => O21) = (0:0:0,0:0:0);
    (A5 => O20) = (0:0:0,0:0:0);
    (A5 => O19) = (0:0:0,0:0:0);
    (A5 => O18) = (0:0:0,0:0:0);
    (A5 => O17) = (0:0:0,0:0:0);
    (A5 => O16) = (0:0:0,0:0:0);
    (A5 => O15) = (0:0:0,0:0:0);
    (A5 => O14) = (0:0:0,0:0:0);
    (A5 => O13) = (0:0:0,0:0:0);
    (A5 => O12) = (0:0:0,0:0:0);
    (A5 => O11) = (0:0:0,0:0:0);
    (A5 => O10) = (0:0:0,0:0:0);
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A5 => O6) = (0:0:0,0:0:0);
    (A5 => O5) = (0:0:0,0:0:0);
    (A4 => O27) = (0:0:0,0:0:0);
    (A4 => O26) = (0:0:0,0:0:0);
    (A4 => O25) = (0:0:0,0:0:0);
    (A4 => O24) = (0:0:0,0:0:0);
    (A4 => O23) = (0:0:0,0:0:0);
    (A4 => O22) = (0:0:0,0:0:0);
    (A4 => O21) = (0:0:0,0:0:0);
    (A4 => O20) = (0:0:0,0:0:0);
    (A4 => O19) = (0:0:0,0:0:0);
    (A4 => O18) = (0:0:0,0:0:0);
    (A4 => O17) = (0:0:0,0:0:0);
    (A4 => O16) = (0:0:0,0:0:0);
    (A4 => O15) = (0:0:0,0:0:0);
    (A4 => O14) = (0:0:0,0:0:0);
    (A4 => O13) = (0:0:0,0:0:0);
    (A4 => O12) = (0:0:0,0:0:0);
    (A4 => O11) = (0:0:0,0:0:0);
    (A4 => O10) = (0:0:0,0:0:0);
    (A4 => O9) = (0:0:0,0:0:0);
    (A4 => O8) = (0:0:0,0:0:0);
    (A4 => O7) = (0:0:0,0:0:0);
    (A4 => O6) = (0:0:0,0:0:0);
    (A4 => O5) = (0:0:0,0:0:0);
    (A4 => O4) = (0:0:0,0:0:0);
    (A3 => O27) = (0:0:0,0:0:0);
    (A3 => O26) = (0:0:0,0:0:0);
    (A3 => O25) = (0:0:0,0:0:0);
    (A3 => O24) = (0:0:0,0:0:0);
    (A3 => O23) = (0:0:0,0:0:0);
    (A3 => O22) = (0:0:0,0:0:0);
    (A3 => O21) = (0:0:0,0:0:0);
    (A3 => O20) = (0:0:0,0:0:0);
    (A3 => O19) = (0:0:0,0:0:0);
    (A3 => O18) = (0:0:0,0:0:0);
    (A3 => O17) = (0:0:0,0:0:0);
    (A3 => O16) = (0:0:0,0:0:0);
    (A3 => O15) = (0:0:0,0:0:0);
    (A3 => O14) = (0:0:0,0:0:0);
    (A3 => O13) = (0:0:0,0:0:0);
    (A3 => O12) = (0:0:0,0:0:0);
    (A3 => O11) = (0:0:0,0:0:0);
    (A3 => O10) = (0:0:0,0:0:0);
    (A3 => O9) = (0:0:0,0:0:0);
    (A3 => O8) = (0:0:0,0:0:0);
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A2 => O27) = (0:0:0,0:0:0);
    (A2 => O26) = (0:0:0,0:0:0);
    (A2 => O25) = (0:0:0,0:0:0);
    (A2 => O24) = (0:0:0,0:0:0);
    (A2 => O23) = (0:0:0,0:0:0);
    (A2 => O22) = (0:0:0,0:0:0);
    (A2 => O21) = (0:0:0,0:0:0);
    (A2 => O20) = (0:0:0,0:0:0);
    (A2 => O19) = (0:0:0,0:0:0);
    (A2 => O18) = (0:0:0,0:0:0);
    (A2 => O17) = (0:0:0,0:0:0);
    (A2 => O16) = (0:0:0,0:0:0);
    (A2 => O15) = (0:0:0,0:0:0);
    (A2 => O14) = (0:0:0,0:0:0);
    (A2 => O13) = (0:0:0,0:0:0);
    (A2 => O12) = (0:0:0,0:0:0);
    (A2 => O11) = (0:0:0,0:0:0);
    (A2 => O10) = (0:0:0,0:0:0);
    (A2 => O9) = (0:0:0,0:0:0);
    (A2 => O8) = (0:0:0,0:0:0);
    (A2 => O7) = (0:0:0,0:0:0);
    (A2 => O6) = (0:0:0,0:0:0);
    (A2 => O5) = (0:0:0,0:0:0);
    (A2 => O4) = (0:0:0,0:0:0);
    (A2 => O3) = (0:0:0,0:0:0);
    (A2 => O2) = (0:0:0,0:0:0);
    (A1 => O27) = (0:0:0,0:0:0);
    (A1 => O26) = (0:0:0,0:0:0);
    (A1 => O25) = (0:0:0,0:0:0);
    (A1 => O24) = (0:0:0,0:0:0);
    (A1 => O23) = (0:0:0,0:0:0);
    (A1 => O22) = (0:0:0,0:0:0);
    (A1 => O21) = (0:0:0,0:0:0);
    (A1 => O20) = (0:0:0,0:0:0);
    (A1 => O19) = (0:0:0,0:0:0);
    (A1 => O18) = (0:0:0,0:0:0);
    (A1 => O17) = (0:0:0,0:0:0);
    (A1 => O16) = (0:0:0,0:0:0);
    (A1 => O15) = (0:0:0,0:0:0);
    (A1 => O14) = (0:0:0,0:0:0);
    (A1 => O13) = (0:0:0,0:0:0);
    (A1 => O12) = (0:0:0,0:0:0);
    (A1 => O11) = (0:0:0,0:0:0);
    (A1 => O10) = (0:0:0,0:0:0);
    (A1 => O9) = (0:0:0,0:0:0);
    (A1 => O8) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (A0 => O27) = (0:0:0,0:0:0);
    (A0 => O26) = (0:0:0,0:0:0);
    (A0 => O25) = (0:0:0,0:0:0);
    (A0 => O24) = (0:0:0,0:0:0);
    (A0 => O23) = (0:0:0,0:0:0);
    (A0 => O22) = (0:0:0,0:0:0);
    (A0 => O21) = (0:0:0,0:0:0);
    (A0 => O20) = (0:0:0,0:0:0);
    (A0 => O19) = (0:0:0,0:0:0);
    (A0 => O18) = (0:0:0,0:0:0);
    (A0 => O17) = (0:0:0,0:0:0);
    (A0 => O16) = (0:0:0,0:0:0);
    (A0 => O15) = (0:0:0,0:0:0);
    (A0 => O14) = (0:0:0,0:0:0);
    (A0 => O13) = (0:0:0,0:0:0);
    (A0 => O12) = (0:0:0,0:0:0);
    (A0 => O11) = (0:0:0,0:0:0);
    (A0 => O10) = (0:0:0,0:0:0);
    (A0 => O9) = (0:0:0,0:0:0);
    (A0 => O8) = (0:0:0,0:0:0);
    (A0 => O7) = (0:0:0,0:0:0);
    (A0 => O6) = (0:0:0,0:0:0);
    (A0 => O5) = (0:0:0,0:0:0);
    (A0 => O4) = (0:0:0,0:0:0);
    (A0 => O3) = (0:0:0,0:0:0);
    (A0 => O2) = (0:0:0,0:0:0);
    (A0 => O1) = (0:0:0,0:0:0);
    (A0 => O0) = (0:0:0,0:0:0);
    (B5 => O27) = (0:0:0,0:0:0);
    (B5 => O26) = (0:0:0,0:0:0);
    (B5 => O25) = (0:0:0,0:0:0);
    (B5 => O24) = (0:0:0,0:0:0);
    (B5 => O23) = (0:0:0,0:0:0);
    (B5 => O22) = (0:0:0,0:0:0);
    (B5 => O21) = (0:0:0,0:0:0);
    (B5 => O20) = (0:0:0,0:0:0);
    (B5 => O19) = (0:0:0,0:0:0);
    (B5 => O18) = (0:0:0,0:0:0);
    (B5 => O17) = (0:0:0,0:0:0);
    (B5 => O16) = (0:0:0,0:0:0);
    (B5 => O15) = (0:0:0,0:0:0);
    (B5 => O14) = (0:0:0,0:0:0);
    (B5 => O13) = (0:0:0,0:0:0);
    (B5 => O12) = (0:0:0,0:0:0);
    (B5 => O11) = (0:0:0,0:0:0);
    (B5 => O10) = (0:0:0,0:0:0);
    (B5 => O9) = (0:0:0,0:0:0);
    (B5 => O8) = (0:0:0,0:0:0);
    (B5 => O7) = (0:0:0,0:0:0);
    (B5 => O6) = (0:0:0,0:0:0);
    (B5 => O5) = (0:0:0,0:0:0);
    (B4 => O27) = (0:0:0,0:0:0);
    (B4 => O26) = (0:0:0,0:0:0);
    (B4 => O25) = (0:0:0,0:0:0);
    (B4 => O24) = (0:0:0,0:0:0);
    (B4 => O23) = (0:0:0,0:0:0);
    (B4 => O22) = (0:0:0,0:0:0);
    (B4 => O21) = (0:0:0,0:0:0);
    (B4 => O20) = (0:0:0,0:0:0);
    (B4 => O19) = (0:0:0,0:0:0);
    (B4 => O18) = (0:0:0,0:0:0);
    (B4 => O17) = (0:0:0,0:0:0);
    (B4 => O16) = (0:0:0,0:0:0);
    (B4 => O15) = (0:0:0,0:0:0);
    (B4 => O14) = (0:0:0,0:0:0);
    (B4 => O13) = (0:0:0,0:0:0);
    (B4 => O12) = (0:0:0,0:0:0);
    (B4 => O11) = (0:0:0,0:0:0);
    (B4 => O10) = (0:0:0,0:0:0);
    (B4 => O9) = (0:0:0,0:0:0);
    (B4 => O8) = (0:0:0,0:0:0);
    (B4 => O7) = (0:0:0,0:0:0);
    (B4 => O6) = (0:0:0,0:0:0);
    (B4 => O5) = (0:0:0,0:0:0);
    (B4 => O4) = (0:0:0,0:0:0);
    (B3 => O27) = (0:0:0,0:0:0);
    (B3 => O26) = (0:0:0,0:0:0);
    (B3 => O25) = (0:0:0,0:0:0);
    (B3 => O24) = (0:0:0,0:0:0);
    (B3 => O23) = (0:0:0,0:0:0);
    (B3 => O22) = (0:0:0,0:0:0);
    (B3 => O21) = (0:0:0,0:0:0);
    (B3 => O20) = (0:0:0,0:0:0);
    (B3 => O19) = (0:0:0,0:0:0);
    (B3 => O18) = (0:0:0,0:0:0);
    (B3 => O17) = (0:0:0,0:0:0);
    (B3 => O16) = (0:0:0,0:0:0);
    (B3 => O15) = (0:0:0,0:0:0);
    (B3 => O14) = (0:0:0,0:0:0);
    (B3 => O13) = (0:0:0,0:0:0);
    (B3 => O12) = (0:0:0,0:0:0);
    (B3 => O11) = (0:0:0,0:0:0);
    (B3 => O10) = (0:0:0,0:0:0);
    (B3 => O9) = (0:0:0,0:0:0);
    (B3 => O8) = (0:0:0,0:0:0);
    (B3 => O7) = (0:0:0,0:0:0);
    (B3 => O6) = (0:0:0,0:0:0);
    (B3 => O5) = (0:0:0,0:0:0);
    (B3 => O4) = (0:0:0,0:0:0);
    (B3 => O3) = (0:0:0,0:0:0);
    (B2 => O27) = (0:0:0,0:0:0);
    (B2 => O26) = (0:0:0,0:0:0);
    (B2 => O25) = (0:0:0,0:0:0);
    (B2 => O24) = (0:0:0,0:0:0);
    (B2 => O23) = (0:0:0,0:0:0);
    (B2 => O22) = (0:0:0,0:0:0);
    (B2 => O21) = (0:0:0,0:0:0);
    (B2 => O20) = (0:0:0,0:0:0);
    (B2 => O19) = (0:0:0,0:0:0);
    (B2 => O18) = (0:0:0,0:0:0);
    (B2 => O17) = (0:0:0,0:0:0);
    (B2 => O16) = (0:0:0,0:0:0);
    (B2 => O15) = (0:0:0,0:0:0);
    (B2 => O14) = (0:0:0,0:0:0);
    (B2 => O13) = (0:0:0,0:0:0);
    (B2 => O12) = (0:0:0,0:0:0);
    (B2 => O11) = (0:0:0,0:0:0);
    (B2 => O10) = (0:0:0,0:0:0);
    (B2 => O9) = (0:0:0,0:0:0);
    (B2 => O8) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B1 => O27) = (0:0:0,0:0:0);
    (B1 => O26) = (0:0:0,0:0:0);
    (B1 => O25) = (0:0:0,0:0:0);
    (B1 => O24) = (0:0:0,0:0:0);
    (B1 => O23) = (0:0:0,0:0:0);
    (B1 => O22) = (0:0:0,0:0:0);
    (B1 => O21) = (0:0:0,0:0:0);
    (B1 => O20) = (0:0:0,0:0:0);
    (B1 => O19) = (0:0:0,0:0:0);
    (B1 => O18) = (0:0:0,0:0:0);
    (B1 => O17) = (0:0:0,0:0:0);
    (B1 => O16) = (0:0:0,0:0:0);
    (B1 => O15) = (0:0:0,0:0:0);
    (B1 => O14) = (0:0:0,0:0:0);
    (B1 => O13) = (0:0:0,0:0:0);
    (B1 => O12) = (0:0:0,0:0:0);
    (B1 => O11) = (0:0:0,0:0:0);
    (B1 => O10) = (0:0:0,0:0:0);
    (B1 => O9) = (0:0:0,0:0:0);
    (B1 => O8) = (0:0:0,0:0:0);
    (B1 => O7) = (0:0:0,0:0:0);
    (B1 => O6) = (0:0:0,0:0:0);
    (B1 => O5) = (0:0:0,0:0:0);
    (B1 => O4) = (0:0:0,0:0:0);
    (B1 => O3) = (0:0:0,0:0:0);
    (B1 => O2) = (0:0:0,0:0:0);
    (B1 => O1) = (0:0:0,0:0:0);
    (B0 => O27) = (0:0:0,0:0:0);
    (B0 => O26) = (0:0:0,0:0:0);
    (B0 => O25) = (0:0:0,0:0:0);
    (B0 => O24) = (0:0:0,0:0:0);
    (B0 => O23) = (0:0:0,0:0:0);
    (B0 => O22) = (0:0:0,0:0:0);
    (B0 => O21) = (0:0:0,0:0:0);
    (B0 => O20) = (0:0:0,0:0:0);
    (B0 => O19) = (0:0:0,0:0:0);
    (B0 => O18) = (0:0:0,0:0:0);
    (B0 => O17) = (0:0:0,0:0:0);
    (B0 => O16) = (0:0:0,0:0:0);
    (B0 => O15) = (0:0:0,0:0:0);
    (B0 => O14) = (0:0:0,0:0:0);
    (B0 => O13) = (0:0:0,0:0:0);
    (B0 => O12) = (0:0:0,0:0:0);
    (B0 => O11) = (0:0:0,0:0:0);
    (B0 => O10) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module msdi ( output PADDI, input msdi );
  wire   GNDI;

  BB_B_B \msdi_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(msdi));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (msdi => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module mCS ( output PADDI, input mCS );
  wire   GNDI;

  BB_B_B \mCS_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(mCS));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (mCS => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module msck ( output PADDI, input msck );
  wire   GNDI;

  BB_B_B \msck_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(msck));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (msck => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rst ( output PADDI, input rst );
  wire   GNDI;

  BB_B_B \rst_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(rst));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (rst => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module volVal_0_ ( input PADDO, output volVal0 );
  wire   VCCI;

  BB_B_B \volVal_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(volVal0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => volVal0) = (0:0:0,0:0:0);
  endspecify

endmodule

module volVal_1_ ( input PADDO, output volVal1 );
  wire   VCCI;

  BB_B_B \volVal_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(volVal1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => volVal1) = (0:0:0,0:0:0);
  endspecify

endmodule

module volVal_2_ ( input PADDO, output volVal2 );
  wire   VCCI;

  BB_B_B \volVal_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(volVal2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => volVal2) = (0:0:0,0:0:0);
  endspecify

endmodule

module volVal_3_ ( input PADDO, output volVal3 );
  wire   VCCI;

  BB_B_B \volVal_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(volVal3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => volVal3) = (0:0:0,0:0:0);
  endspecify

endmodule

module volVal_4_ ( input PADDO, output volVal4 );
  wire   VCCI;

  BB_B_B \volVal_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(volVal4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => volVal4) = (0:0:0,0:0:0);
  endspecify

endmodule

module volVal_5_ ( input PADDO, output volVal5 );
  wire   VCCI;

  BB_B_B \volVal_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(volVal5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => volVal5) = (0:0:0,0:0:0);
  endspecify

endmodule

module volVal_6_ ( input PADDO, output volVal6 );
  wire   VCCI;

  BB_B_B \volVal_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(volVal6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => volVal6) = (0:0:0,0:0:0);
  endspecify

endmodule

module volVal_7_ ( input PADDO, output volVal7 );
  wire   VCCI;

  BB_B_B \volVal_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(volVal7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => volVal7) = (0:0:0,0:0:0);
  endspecify

endmodule

module LDAC ( input PADDO, output LDAC );
  wire   VCCI;

  BB_B_B \LDAC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LDAC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LDAC) = (0:0:0,0:0:0);
  endspecify

endmodule

module CS ( input PADDO, output CS );
  wire   VCCI;

  BB_B_B \CS_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(CS));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => CS) = (0:0:0,0:0:0);
  endspecify

endmodule

module sdo ( input PADDO, output sdo );
  wire   VCCI;

  BB_B_B \sdo_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(sdo));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => sdo) = (0:0:0,0:0:0);
  endspecify

endmodule

module sck ( input PADDO, output sck );
  wire   VCCI;

  BB_B_B \sck_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(sck));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => sck) = (0:0:0,0:0:0);
  endspecify

endmodule
