{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1693183556455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1693183556455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 21:45:56 2023 " "Processing started: Sun Aug 27 21:45:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1693183556455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1693183556455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pepinosDigitais -c pepinosDigitais " "Command: quartus_map --read_settings_files=on --write_settings_files=off pepinosDigitais -c pepinosDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1693183556455 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1693183556835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/vga.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693183556877 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_tb " "Found entity 2: vga_tb" {  } { { "vga.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/vga.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693183556877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693183556877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pepinosdigitais.sv 1 1 " "Found 1 design units, including 1 entities, in source file pepinosdigitais.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pepinosDigitais " "Found entity 1: pepinosDigitais" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693183556877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693183556877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25m_divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file clock_25m_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25M_divider " "Found entity 1: clock_25M_divider" {  } { { "clock_25M_divider.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/clock_25M_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693183556877 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_25M_divider_tb " "Found entity 2: clock_25M_divider_tb" {  } { { "clock_25M_divider.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/clock_25M_divider.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693183556877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693183556877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cardpair.sv 1 1 " "Found 1 design units, including 1 entities, in source file cardpair.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cardPair " "Found entity 1: cardPair" {  } { { "cardPair.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/cardPair.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693183556885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693183556885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomizer " "Found entity 1: randomizer" {  } { { "randomizer.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/randomizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693183556890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693183556890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pepinosDigitais " "Elaborating entity \"pepinosDigitais\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1693183556935 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_1 pepinosDigitais.sv(49) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(49): object \"PAR_CARTAS_1\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_2 pepinosDigitais.sv(50) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(50): object \"PAR_CARTAS_2\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_3 pepinosDigitais.sv(51) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(51): object \"PAR_CARTAS_3\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_4 pepinosDigitais.sv(52) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(52): object \"PAR_CARTAS_4\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_5 pepinosDigitais.sv(53) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(53): object \"PAR_CARTAS_5\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_6 pepinosDigitais.sv(54) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(54): object \"PAR_CARTAS_6\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_7 pepinosDigitais.sv(55) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(55): object \"PAR_CARTAS_7\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_8 pepinosDigitais.sv(56) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(56): object \"PAR_CARTAS_8\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_9 pepinosDigitais.sv(57) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(57): object \"PAR_CARTAS_9\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_10 pepinosDigitais.sv(58) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(58): object \"PAR_CARTAS_10\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAINTING pepinosDigitais.sv(61) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(61): object \"PAINTING\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame pepinosDigitais.sv(93) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(93): object \"frame\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183556941 "|pepinosDigitais"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "CARTAS " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"CARTAS\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1693183556967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25M_divider clock_25M_divider:inst_clock_25M " "Elaborating entity \"clock_25M_divider\" for hierarchy \"clock_25M_divider:inst_clock_25M\"" {  } { { "pepinosDigitais.sv" "inst_clock_25M" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1693183557029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:instancia_vga " "Elaborating entity \"vga\" for hierarchy \"vga:instancia_vga\"" {  } { { "pepinosDigitais.sv" "instancia_vga" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1693183557045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(35) " "Verilog HDL assignment warning at vga.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/vga.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1693183557066 "|pepinosDigitais|vga:instancia_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomizer randomizer:instancia_randomizer " "Elaborating entity \"randomizer\" for hierarchy \"randomizer:instancia_randomizer\"" {  } { { "pepinosDigitais.sv" "instancia_randomizer" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1693183557066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LFSR randomizer.sv(5) " "Verilog HDL or VHDL warning at randomizer.sv(5): object \"LFSR\" assigned a value but never read" {  } { { "randomizer.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/randomizer.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183557086 "|pepinosDigitais|randomizer:instancia_randomizer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter randomizer.sv(31) " "Verilog HDL or VHDL warning at randomizer.sv(31): object \"counter\" assigned a value but never read" {  } { { "randomizer.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/randomizer.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693183557086 "|pepinosDigitais|randomizer:instancia_randomizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 randomizer.sv(59) " "Verilog HDL assignment warning at randomizer.sv(59): truncated value with size 8 to match size of target (5)" {  } { { "randomizer.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/randomizer.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1693183557086 "|pepinosDigitais|randomizer:instancia_randomizer"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693183557890 "|pepinosDigitais|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693183557890 "|pepinosDigitais|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693183557890 "|pepinosDigitais|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693183557890 "|pepinosDigitais|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[4\] GND " "Pin \"vga_g\[4\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693183557890 "|pepinosDigitais|vga_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[5\] GND " "Pin \"vga_g\[5\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693183557890 "|pepinosDigitais|vga_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[6\] GND " "Pin \"vga_g\[6\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693183557890 "|pepinosDigitais|vga_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[7\] GND " "Pin \"vga_g\[7\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693183557890 "|pepinosDigitais|vga_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[8\] GND " "Pin \"vga_g\[8\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693183557890 "|pepinosDigitais|vga_g[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[9\] GND " "Pin \"vga_g\[9\]\" is stuck at GND" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693183557890 "|pepinosDigitais|vga_g[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank VCC " "Pin \"vga_blank\" is stuck at VCC" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693183557890 "|pepinosDigitais|vga_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1693183557890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1693183558565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1693183558565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1693183558646 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1693183558646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1693183558646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1693183558646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1693183558670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 27 21:45:58 2023 " "Processing ended: Sun Aug 27 21:45:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1693183558670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1693183558670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1693183558670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1693183558670 ""}
