# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_sim.ip_user_files/ip/fifo_32x512/sim/fifo_32x512.v"
verilog xil_defaultlib  "../../../project_sim.ip_user_files/ip/fifo_generator_0/sim/fifo_generator_0.v"
verilog xil_defaultlib  "../../../project_sim.srcs/sources_1/ip/fifo_128x512/sim/fifo_128x512.v"
verilog xil_defaultlib  "../../../project_sim.srcs/sources_1/ip/fifo_64x512/sim/fifo_64x512.v"
verilog xil_defaultlib  "../../../project_sim.srcs/sources_1/ip/fifo_96x512/sim/fifo_96x512.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
