\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{_a_p_i__functions_8h}{API\+\_\+functions.\+h}} \\*Header file for API functions }{\pageref{_a_p_i__functions_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{bitmap__arrows_8h}{bitmap\+\_\+arrows.\+h}} \\*Header file for bitmap arrays }{\pageref{bitmap__arrows_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{bitmap__smileys_8h}{bitmap\+\_\+smileys.\+h}} \\*Header file for bitmap arrays }{\pageref{bitmap__smileys_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}} \\*CMSIS Cortex-\/\+M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{core__cm4__simd_8h}{core\+\_\+cm4\+\_\+simd.\+h}} \\*CMSIS Cortex-\/\+M4 SIMD Header File }{\pageref{core__cm4__simd_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{core__cm_func_8h}{core\+\_\+cm\+Func.\+h}} \\*CMSIS Cortex-\/M Core Function Access Header File }{\pageref{core__cm_func_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{core__cm_instr_8h}{core\+\_\+cm\+Instr.\+h}} \\*CMSIS Cortex-\/M Core Instruction Access Header File }{\pageref{core__cm_instr_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{error_8h}{error.\+h}} \\*This file contains the error ENUMs for the global error handling }{\pageref{error_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{logic__layer_8h}{logic\+\_\+layer.\+h}} \\*This file contains the functions which are used in the source file \textquotesingle{}\mbox{\hyperlink{logic__layer_8c}{logic\+\_\+layer.\+c}}\textquotesingle{} }{\pageref{logic__layer_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{main_8h_source}{main.\+h}} }{\pageref{main_8h_source}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{misc_8h}{misc.\+h}} \\*This file contains all the functions prototypes for the miscellaneous firmware library functions (add-\/on to CMSIS functions) }{\pageref{misc_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32__ub__vga__screen_8h_source}{stm32\+\_\+ub\+\_\+vga\+\_\+screen.\+h}} }{\pageref{stm32__ub__vga__screen_8h_source}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F4xx devices }{\pageref{stm32f4xx_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__conf_8h_source}{stm32f4xx\+\_\+conf.\+h}} }{\pageref{stm32f4xx__conf_8h_source}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__dma_8h}{stm32f4xx\+\_\+dma.\+h}} \\*This file contains all the functions prototypes for the DMA firmware library }{\pageref{stm32f4xx__dma_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__gpio_8h}{stm32f4xx\+\_\+gpio.\+h}} \\*This file contains all the functions prototypes for the GPIO firmware library }{\pageref{stm32f4xx__gpio_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__rcc_8h}{stm32f4xx\+\_\+rcc.\+h}} \\*This file contains all the functions prototypes for the RCC firmware library }{\pageref{stm32f4xx__rcc_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx__tim_8h}{stm32f4xx\+\_\+tim.\+h}} \\*This file contains all the functions prototypes for the TIM firmware library }{\pageref{stm32f4xx__tim_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{system__stm32f4xx_8h}{system\+\_\+stm32f4xx.\+h}} \\*CMSIS Cortex-\/\+M4 Device System Source File for STM32\+F4xx devices. ~\newline
 }{\pageref{system__stm32f4xx_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Inc/\mbox{\hyperlink{_u_a_r_t__communication_8h}{UART\+\_\+communication.\+h}} \\*\+: This file contains the functions which are used in the source file \textquotesingle{}\mbox{\hyperlink{_u_a_r_t__communication_8c}{UART\+\_\+communication.\+c}}\textquotesingle{} }{\pageref{_u_a_r_t__communication_8h}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Src/\mbox{\hyperlink{_a_p_i__functions_8c}{API\+\_\+functions.\+c}} \\*All API functions are created in this file }{\pageref{_a_p_i__functions_8c}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Src/\mbox{\hyperlink{logic__layer_8c}{logic\+\_\+layer.\+c}} \\*Here commands will be processed and executed }{\pageref{logic__layer_8c}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Src/\mbox{\hyperlink{main_8c}{main.\+c}} \\*The file that gets executed and is used for operating a screen via VGA with external functions }{\pageref{main_8c}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Src/\mbox{\hyperlink{misc_8c}{misc.\+c}} \\*This file provides all the miscellaneous firmware functions (add-\/on to CMSIS functions) }{\pageref{misc_8c}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Src/\mbox{\hyperlink{stm32f4xx__dma_8c}{stm32f4xx\+\_\+dma.\+c}} \\*This file provides firmware functions to manage the following functionalities of the Direct Memory Access controller (DMA)\+: ~\newline
 }{\pageref{stm32f4xx__dma_8c}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Src/\mbox{\hyperlink{stm32f4xx__gpio_8c}{stm32f4xx\+\_\+gpio.\+c}} \\*This file provides firmware functions to manage the following functionalities of the GPIO peripheral\+: ~\newline
 }{\pageref{stm32f4xx__gpio_8c}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Src/\mbox{\hyperlink{stm32f4xx__rcc_8c}{stm32f4xx\+\_\+rcc.\+c}} \\*This file provides firmware functions to manage the following functionalities of the Reset and clock control (RCC) peripheral\+: }{\pageref{stm32f4xx__rcc_8c}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Src/\mbox{\hyperlink{stm32f4xx__tim_8c}{stm32f4xx\+\_\+tim.\+c}} \\*This file provides firmware functions to manage the following functionalities of the TIM peripheral\+: }{\pageref{stm32f4xx__tim_8c}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Src/\mbox{\hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32\+F4xx devices, and is generated by the clock configuration tool stm32f4xx\+\_\+\+Clock\+\_\+\+Configuration\+\_\+\+V1.\+0.\+0.\+xls }{\pageref{system__stm32f4xx_8c}}{}
\item\contentsline{section}{CUBE\+\_\+\+IDE/\+VGA/\+Core/\+Src/\mbox{\hyperlink{_u_a_r_t__communication_8c}{UART\+\_\+communication.\+c}} \\*In this file UART is used to make communication possible between the STM32\+F4 board and a computer. With this code messages can be received and sent. This code is made with the assistance of an online guide from \textquotesingle{}Controllerstech\textquotesingle{} }{\pageref{_u_a_r_t__communication_8c}}{}
\end{DoxyCompactList}
