// Seed: 4242477448
module module_0 (
    output supply1 id_0,
    output logic   id_1
);
  assign id_1 = 1;
  task id_3;
    logic id_4;
    begin : LABEL_0
      id_1 <= -1'b0;
    end
  endtask
  wire id_5 = id_3;
  logic id_6;
  logic [1 : -1 'b0] id_7;
  ;
  assign id_4 = 1;
  parameter id_8 = 1;
  wire id_9;
  ;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    output uwire id_8,
    input wor id_9,
    output wor id_10
);
  logic [-1 : -1 'd0] id_12;
  ;
  always_ff @(posedge -1 - -1 or posedge -1) id_1 = 1;
  module_0 modCall_1 (
      id_10,
      id_1
  );
endmodule
