$date
	Fri Mar 21 16:46:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Sequence_Detector_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ w $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ w $end
$var reg 3 % CS [2:0] $end
$var reg 3 & NS [2:0] $end
$var reg 3 ' S0 [2:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 '
b0 &
b0 %
1$
1#
1"
0!
$end
#5
0"
#10
1"
#15
0"
#20
1"
#25
0"
0#
#30
b1 &
1"
0$
#35
0"
#40
b1 %
1"
#45
0"
#50
b10 &
1"
1$
#55
0"
#60
b11 &
b10 %
1"
#65
0"
#70
b100 &
b11 %
1"
#75
0"
#80
b101 &
b100 %
1"
#85
0"
#90
b110 &
b101 %
1"
#95
0"
#100
b111 &
b110 %
1"
#105
0"
#110
1!
b111 %
b1 &
1"
0$
#115
0"
#120
b10 &
b1 %
0!
1"
1$
#125
0"
#130
b11 &
b10 %
1"
#135
0"
#140
b100 &
b11 %
1"
#145
0"
#150
b101 &
b100 %
1"
#155
0"
#160
b110 &
b101 %
1"
#165
0"
#170
b111 &
b110 %
1"
#175
0"
#180
b1 &
b111 %
1"
#185
0"
#190
b10 &
b1 %
1"
#195
0"
#200
b11 &
b10 %
1"
#205
0"
#210
b100 &
b11 %
1"
#215
0"
#220
b101 &
b100 %
1"
#225
0"
#230
b110 &
b101 %
1"
#235
0"
#240
b111 &
b110 %
1"
#245
0"
#250
b1 &
b111 %
1"
#255
0"
#260
b10 &
b1 %
1"
#265
0"
#270
b11 &
b10 %
1"
#275
0"
#280
b100 &
b11 %
1"
#285
0"
#290
b101 &
b100 %
1"
#295
0"
#300
b110 &
b101 %
1"
#305
0"
#310
b111 &
b110 %
1"
#315
0"
#320
b1 &
b111 %
1"
#325
0"
#330
b10 &
b1 %
1"
#335
0"
#340
b11 &
b10 %
1"
#345
0"
#350
b100 &
b11 %
1"
#355
0"
#360
b101 &
b100 %
1"
#365
0"
#370
b110 &
b101 %
1"
#375
0"
#380
b111 &
b110 %
1"
#385
0"
#390
b1 &
b111 %
1"
#395
0"
#400
b10 &
b1 %
1"
#405
0"
#410
b11 &
b10 %
1"
#415
0"
#420
b100 &
b11 %
1"
