# vsim -t ns work.test 
# Start time: 11:07:48 on Dec 03,2016
# Loading work.test
log *.v; vsim -t ns work.test; do waves.do
# vsim 
# Start time: 11:38:47 on Dec 03,2016
# Loading work.test
vlog *.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:39:12 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(207): near "*": syntax error, unexpected '*'
# ** Error: simple_ram_testbench.v(214): near "<=": syntax error, unexpected <=, expecting IDENTIFIER or TYPE_IDENTIFIER
# -- Compiling module fixed_convertof
# ** Error: simple_ram_testbench.v(222): near ")": syntax error, unexpected ')', expecting IDENTIFIER
# ** Error: templ.v(21): near "initial": syntax error, unexpected initial, expecting class
# End time: 11:39:12 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:39:30 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(207): near ")": syntax error, unexpected ')', expecting *) or ';' or ','
# ** Error: simple_ram_testbench.v(214): near "<=": syntax error, unexpected <=, expecting IDENTIFIER or TYPE_IDENTIFIER
# -- Compiling module fixed_convertof
# ** Error: simple_ram_testbench.v(222): near ")": syntax error, unexpected ')', expecting IDENTIFIER
# ** Error: templ.v(21): near "initial": syntax error, unexpected initial, expecting class
# End time: 11:39:30 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:39:33 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(207): near ")": syntax error, unexpected ')', expecting *) or ';' or ','
# ** Error: simple_ram_testbench.v(214): near "<=": syntax error, unexpected <=, expecting IDENTIFIER or TYPE_IDENTIFIER
# -- Compiling module fixed_convertof
# ** Error: simple_ram_testbench.v(222): near ")": syntax error, unexpected ')', expecting IDENTIFIER
# ** Error: templ.v(21): near "initial": syntax error, unexpected initial, expecting class
# End time: 11:39:33 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:40:01 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(213): (vlog-2730) Undefined variable: 'z'.
# ** Error: simple_ram_testbench.v(217): (vlog-2388) 'z' already declared in this scope (test).
# -- Compiling module fixed_convertof
# ** Error: simple_ram_testbench.v(224): near ")": syntax error, unexpected ')', expecting IDENTIFIER
# ** Error: templ.v(21): near "initial": syntax error, unexpected initial, expecting class
# End time: 11:40:01 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:40:12 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(215): (vlog-2110) Illegal reference to net "z".
# -- Compiling module fixed_convertof
# ** Error: simple_ram_testbench.v(225): near ")": syntax error, unexpected ')', expecting IDENTIFIER
# ** Error: templ.v(21): near "initial": syntax error, unexpected initial, expecting class
# End time: 11:40:12 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:40:27 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# ** Error: simple_ram_testbench.v(225): near ")": syntax error, unexpected ')', expecting IDENTIFIER
# ** Error: templ.v(21): near "initial": syntax error, unexpected initial, expecting class
# End time: 11:40:27 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:40:40 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# ** Error: simple_ram_testbench.v(225): 'Port' must not be declared to be an array: out.
# ** Error: templ.v(9): (vlog-2730) Undefined variable: 'src'.
# ** Error: templ.v(9): (vlog-2388) 'src' already declared in this scope (work).
# ** Error: templ.v(9): Verilog Compiler exiting
# End time: 11:40:40 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:40:57 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# ** Error: templ.v(2): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.
# ** Error: templ.v(9): (vlog-2730) Undefined variable: 'src'.
# ** Error: templ.v(9): (vlog-2388) 'src' already declared in this scope (work).
# ** Error: templ.v(9): Verilog Compiler exiting
# End time: 11:40:57 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:41:24 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 11:41:24 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:41:37 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 11:41:37 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:41:38 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:42:10 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 11:42:10 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:42:10 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:42:22 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 11:42:22 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:42:23 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:42:35 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 11:42:35 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:42:36 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:43:25 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 11:43:25 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:43:25 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:43:55 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 11:43:55 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 11:43:56 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:37:31 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 14:37:32 on Dec 03,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:37:32 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:46:28 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 14:46:28 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:46:28 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:47:06 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 14:47:06 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:47:06 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:48:22 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 14:48:22 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:48:22 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:25:10 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Warning: simple_ram_testbench.v(208): (vlog-2263) Redefinition of macro: F1.
# ** Error: simple_ram_testbench.v(210): (vlog-2163) Macro `F2 is undefined.
# ** Error: simple_ram_testbench.v(210): near "]": syntax error, unexpected ']'
# ** Error: simple_ram_testbench.v(226): (vlog-2730) Undefined variable: 'z'.
# ** Error: simple_ram_testbench.v(228): (vlog-2163) Macro `F2 is undefined.
# ** Error: simple_ram_testbench.v(228): near ";": syntax error, unexpected ';'
# -- Compiling module fixed_convertof
# End time: 15:25:11 on Dec 03,2016, Elapsed time: 0:00:01
# Errors: 5, Warnings: 1
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:25:49 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 15:25:49 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:25:51 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:48:32 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 15:48:32 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:48:32 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:02:10 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(257): (vlog-2730) Undefined variable: 'x2'.
# -- Compiling module fixed_convertof
# End time: 16:02:10 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:02:18 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 16:02:18 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:02:18 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:02:47 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 16:02:47 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:02:47 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:03:14 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 16:03:14 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:03:14 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:03:23 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 16:03:23 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:03:23 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:03:48 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 16:03:48 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:03:49 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:05:18 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Warning: simple_ram_testbench.v(256): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(257): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 16:05:18 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 16:05:18 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:16:01 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Warning: simple_ram_testbench.v(259): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(260): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 16:16:01 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 16:16:01 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:17:00 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Warning: simple_ram_testbench.v(259): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(260): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 16:17:00 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim 
# Start time: 16:17:00 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:21:06 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(230): near "â": syntax error, unexpected non-printable character 0xe2
# ** Error: simple_ram_testbench.v(230): syntax error, unexpected non-printable character 0x80
# ** Error: simple_ram_testbench.v(230): syntax error, unexpected non-printable character 0x9a
# ** Error: simple_ram_testbench.v(230): near "y3": syntax error, unexpected IDENTIFIER, expecting ';' or ','
# ** Warning: simple_ram_testbench.v(272): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: simple_ram_testbench.v(286): (vlog-2730) Undefined variable: 'z3'.
# ** Error: simple_ram_testbench.v(286): (vlog-2730) Undefined variable: 'y3'.
# ** Error: simple_ram_testbench.v(296): (vlog-2730) Undefined variable: 'i'.
# -- Compiling module fixed_convertof
# End time: 18:21:07 on Dec 03,2016, Elapsed time: 0:00:01
# Errors: 7, Warnings: 2
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:21:54 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Warning: simple_ram_testbench.v(272): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: simple_ram_testbench.v(296): (vlog-2730) Undefined variable: 'i'.
# -- Compiling module fixed_convertof
# End time: 18:21:54 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:22:14 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(243): Declarations not allowed in unnamed block.
# ** Warning: simple_ram_testbench.v(274): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(275): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module fixed_convertof
# End time: 18:22:14 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:22:22 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(243): near "integer": syntax error, unexpected integer
# ** Warning: simple_ram_testbench.v(274): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(275): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: simple_ram_testbench.v(298): (vlog-2730) Undefined variable: 'i'.
# -- Compiling module fixed_convertof
# End time: 18:22:22 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:22:55 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Warning: simple_ram_testbench.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(274): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 18:22:55 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vsim 
# Start time: 18:22:55 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:25:04 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Warning: simple_ram_testbench.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(274): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 18:25:04 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vsim 
# Start time: 18:25:04 on Dec 03,2016
# Loading work.test
# data_64bit   = 0
# data_64bit   = 1
# data_64bit   = 2
# data_64bit   = 3
# data_64bit   = 4
# data_64bit   = 5
# data_64bit   = 6
# data_64bit   = 7
# data_64bit   = 8
# data_64bit   = 9
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:26:23 on Dec 03,2016
# vlog -reportprogress 300 simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test
# ** Warning: simple_ram_testbench.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(274): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: simple_ram_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# -- Compiling module fixed_convertof
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test
# 	fixed_convertof
# End time: 18:26:23 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vsim 
# Start time: 18:26:24 on Dec 03,2016
# Loading work.test
# data_8bit   = 0
# data_8bit   = -1
# data_8bit   = -2
# data_8bit   = -3
# data_8bit   = -4
# data_8bit   = -5
# data_8bit   = -6
# data_8bit   = -7
# data_8bit   = -8
# data_8bit   = -9
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:14 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test_math
# ** Warning: math_testbench.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: math_testbench.v(274): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# -- Compiling module fixed_convertof
# ** Warning: simple_ram_testbench.v(16): (vlog-2275) 'Mats' already exists and will be overwritten.
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test_math
# 	fixed_convertof
# 	test
# End time: 18:28:14 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vsim 
# Start time: 18:28:14 on Dec 03,2016
# Loading work.test
# ** Error: cannot find item /test/*
# Error in macro ./waves.do line 4
# cannot find item /test/*
#     while executing
# ".main_pane.wave.interior.cs.body.pw.wf.tree property -radix unsigned /test/*"
#     ("eval" body line 1)
#     invoked from within
# "eval $winname.tree property $rest"
#     (procedure "property" line 24)
#     invoked from within
# "property wave -radix unsigned /test/*"
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:29 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test_math
# ** Warning: math_testbench.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: math_testbench.v(274): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# -- Compiling module fixed_convertof
# ** Warning: simple_ram_testbench.v(16): (vlog-2275) 'Mats' already exists and will be overwritten.
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test_math
# 	fixed_convertof
# 	test
# End time: 18:28:29 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vsim 
# Start time: 18:28:29 on Dec 03,2016
# Loading work.test_math
# data_8bit   = 0
# data_8bit   = -1
# data_8bit   = -2
# data_8bit   = -3
# data_8bit   = -4
# data_8bit   = -5
# data_8bit   = -6
# data_8bit   = -7
# data_8bit   = -8
# data_8bit   = -9
# ** Error: cannot find item /test/*
# Error in macro ./waves.do line 4
# cannot find item /test/*
#     while executing
# ".main_pane.wave.interior.cs.body.pw.wf.tree property -radix unsigned /test/*"
#     ("eval" body line 1)
#     invoked from within
# "eval $winname.tree property $rest"
#     (procedure "property" line 24)
#     invoked from within
# "property wave -radix unsigned /test/*"
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:28:43 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module Mats
# -- Compiling module test_math
# ** Warning: math_testbench.v(273): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: math_testbench.v(274): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(288): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# -- Compiling module fixed_convertof
# ** Warning: simple_ram_testbench.v(16): (vlog-2275) 'Mats' already exists and will be overwritten.
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	Mats
# 	test_math
# 	fixed_convertof
# 	test
# End time: 18:28:43 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# vsim 
# Start time: 18:28:43 on Dec 03,2016
# Loading work.test_math
# data_8bit   = 0
# data_8bit   = -1
# data_8bit   = -2
# data_8bit   = -3
# data_8bit   = -4
# data_8bit   = -5
# data_8bit   = -6
# data_8bit   = -7
# data_8bit   = -8
# data_8bit   = -9
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:30:29 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# ** Warning: math_testbench.v(154): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: math_testbench.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:30:29 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vsim 
# Start time: 18:30:29 on Dec 03,2016
# Loading work.test_math
# sum   = x
# data_8bit   = 0
# data_8bit   = -1
# data_8bit   = -2
# data_8bit   = -3
# data_8bit   = -4
# data_8bit   = -5
# data_8bit   = -6
# data_8bit   = -7
# data_8bit   = -8
# data_8bit   = -9
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:31:02 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# ** Warning: math_testbench.v(154): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: math_testbench.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:31:02 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vsim 
# Start time: 18:31:02 on Dec 03,2016
# Loading work.test_math
# y2   = -7
# data_8bit   = 0
# data_8bit   = -1
# data_8bit   = -2
# data_8bit   = -3
# data_8bit   = -4
# data_8bit   = -5
# data_8bit   = -6
# data_8bit   = -7
# data_8bit   = -8
# data_8bit   = -9
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:31:26 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'x' is out of bounds.
# ** Warning: math_testbench.v(169): (vlog-2576) [BSOB] - Bit-select into 'y' is out of bounds.
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:31:26 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vsim 
# Start time: 18:31:26 on Dec 03,2016
# Loading work.test_math
# y2   = -7
# data_8bit   = 0
# data_8bit   = -1
# data_8bit   = -2
# data_8bit   = -3
# data_8bit   = -4
# data_8bit   = -5
# data_8bit   = -6
# data_8bit   = -7
# data_8bit   = -8
# data_8bit   = -9
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:32:05 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:32:05 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:32:06 on Dec 03,2016
# Loading work.test_math
# y2   = -7
# data_8bit   = 0
# data_8bit   = -1
# data_8bit   = -2
# data_8bit   = -3
# data_8bit   = -4
# data_8bit   = -5
# data_8bit   = -6
# data_8bit   = -7
# data_8bit   = -8
# data_8bit   = -9
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:32:16 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:32:16 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:32:16 on Dec 03,2016
# Loading work.test
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:32:26 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:32:26 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:32:26 on Dec 03,2016
# Loading work.test_math
# y2   = -7
# data_8bit   = 0
# data_8bit   = -1
# data_8bit   = -2
# data_8bit   = -3
# data_8bit   = -4
# data_8bit   = -5
# data_8bit   = -6
# data_8bit   = -7
# data_8bit   = -8
# data_8bit   = -9
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:32:56 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:32:56 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:32:57 on Dec 03,2016
# Loading work.test_math
# z3   = x
# s_ovf   = x
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:33:14 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:33:14 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:33:14 on Dec 03,2016
# Loading work.test_math
# z3   = 2
# s_ovf   = 0
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:33:39 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:33:39 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:33:39 on Dec 03,2016
# Loading work.test_math
# z3   = 5
# s_ovf   = 0
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:34:01 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:34:02 on Dec 03,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:34:02 on Dec 03,2016
# Loading work.test_math
# z3   = -2
# s_ovf   = 0
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:34:21 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:34:21 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:34:22 on Dec 03,2016
# Loading work.test_math
# z3   = 124
# s_ovf   = 0
vlog *.v; vsim -t ns work.test_math; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:34:29 on Dec 03,2016
# vlog -reportprogress 300 math_testbench.v simple_ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module test_math
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	test_math
# 	Mats
# 	test
# End time: 18:34:29 on Dec 03,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:34:29 on Dec 03,2016
# Loading work.test_math
# z3   = -122
# s_ovf   = 1
