;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #121, 0
	ADD #270, <1
	ADD #270, <1
	MOV -1, <-20
	ADD 30, 9
	SUB @121, 106
	MOV @-31, <-20
	CMP 30, 9
	MOV 601, <-20
	ADD 30, 9
	SUB @121, 606
	DJN 0, <2
	DJN 0, <2
	SUB @121, 103
	SPL 0, <2
	SUB <409, @502
	SUB @121, 106
	MOV -7, <-20
	JMP @12, #200
	JMP @12, #200
	JMP <127, 806
	MOV -1, <-20
	MOV -1, <-20
	ADD 30, 9
	ADD -219, 30
	ADD 30, 9
	SUB #0, -0
	JMP @12, #200
	SPL 0, <2
	SPL 0, 8
	SPL 0, <-7
	ADD 670, -60
	SLT 20, @12
	SLT 20, @12
	SUB #121, <-105
	ADD 670, -60
	JMP @12, #200
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	JMP @12, #200
	JMZ 80, 900
	SUB @0, @2
	JMP @12, #200
	JMP @12, #200
