Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Reading design: HW5_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "HW5_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "HW5_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : HW5_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../Src_4ISE"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/dual_port_memory.vhd" in Library work.
Architecture dual_port_memory of Entity dual_port_memory_no_ck_read is up to date.
Compiling vhdl file "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/BYOC_Clock_driver.vhd" in Library work.
Architecture clock_divider of Entity clock_driver is up to date.
Compiling vhdl file "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/Fetch_Unit.vhd" in Library work.
Entity <fetch_unit> compiled.
Entity <fetch_unit> (Architecture <behavioral>) compiled.
Compiling vhdl file "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/GPR.vhd" in Library work.
Architecture behavioral of Entity gpr is up to date.
Compiling vhdl file "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/MIPS_ALU.vhd" in Library work.
Architecture behavioral of Entity mips_alu is up to date.
Compiling vhdl file "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/HW5_MIPS.vhd" in Library work.
Architecture behavioral of Entity hw5_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <HW5_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Clock_Driver> in library <work> (architecture <clock_divider>).

Analyzing hierarchy for entity <Fetch_Unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GPR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MIPS_ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dual_port_memory_no_CK_read> in library <work> (architecture <dual_port_memory>) with generics.
	depth = 32
	width = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <HW5_top> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/HW5_MIPS.vhd" line 395: Instantiating black box module <BYOC_Host_intf>.
Entity <HW5_top> analyzed. Unit <HW5_top> generated.

Analyzing Entity <Clock_Driver> in library <work> (Architecture <clock_divider>).
Entity <Clock_Driver> analyzed. Unit <Clock_Driver> generated.

Analyzing Entity <Fetch_Unit> in library <work> (Architecture <behavioral>).
Entity <Fetch_Unit> analyzed. Unit <Fetch_Unit> generated.

Analyzing Entity <GPR> in library <work> (Architecture <behavioral>).
Entity <GPR> analyzed. Unit <GPR> generated.

Analyzing generic Entity <dual_port_memory_no_CK_read> in library <work> (Architecture <dual_port_memory>).
	depth = 32
	width = 32
Entity <dual_port_memory_no_CK_read> analyzed. Unit <dual_port_memory_no_CK_read> generated.

Analyzing Entity <MIPS_ALU> in library <work> (Architecture <behavioral>).
Entity <MIPS_ALU> analyzed. Unit <MIPS_ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Fetch_Unit>.
    Related source file is "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/Fetch_Unit.vhd".
WARNING:Xst:1780 - Signal <rdbk_vec2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdbk_vec1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <PC_Source>.
    Found 32-bit adder for signal <branch_adrs>.
    Found 32-bit adder for signal <PC_plus_4>.
    Found 32-bit register for signal <PC_plus_4_pID>.
    Found 32-bit register for signal <PC_reg>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Fetch_Unit> synthesized.


Synthesizing Unit <MIPS_ALU>.
    Related source file is "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/MIPS_ALU.vhd".
WARNING:Xst:1780 - Signal <ALU_output> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <ALU_cmd> of Case statement line 85 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <ALU_cmd> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <ALU_cmd>.
    Found 6-bit 4-to-1 multiplexer for signal <ALU_cmd>.
    Found 32-bit addsub for signal <ALU_out$addsub0000>.
    Found 32-bit comparator less for signal <ALU_out$cmp_lt0000> created at line 94.
    Found 32-bit xor2 for signal <ALU_out$xor0000> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <MIPS_ALU> synthesized.


Synthesizing Unit <dual_port_memory_no_CK_read>.
    Related source file is "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/dual_port_memory.vhd".
    Found 32x32-bit dual-port RAM <Mram_Memory_array> for signal <Memory_array>.
    Found 32x32-bit dual-port RAM <Mram_Memory_array_ren> for signal <Memory_array>.
    Summary:
	inferred   2 RAM(s).
Unit <dual_port_memory_no_CK_read> synthesized.


Synthesizing Unit <Clock_Driver>.
    Related source file is "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/BYOC_Clock_driver.vhd".
    Found 1-bit register for signal <half_ck_signal>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Clock_Driver> synthesized.


Synthesizing Unit <GPR>.
    Related source file is "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/GPR.vhd".
Unit <GPR> synthesized.


Synthesizing Unit <HW5_top>.
    Related source file is "/media/sf_shared_with_vm/byoc2017/projects/shared/hw5/Implementation/Src_4ISE/HW5_MIPS.vhd".
WARNING:Xst:646 - Signal <leds_out_from_host_intf<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 2-bit latch for signal <ALUOP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUsrcB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemToReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <MemWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RegDst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <Flash_data>.
    Found 32-bit register for signal <A_reg>.
    Found 2-bit register for signal <ALUOP_pEX>.
    Found 32-bit register for signal <ALUout_reg>.
    Found 32-bit register for signal <ALUout_reg_pWB>.
    Found 1-bit register for signal <ALUsrcB_pEX>.
    Found 32-bit register for signal <B_reg>.
    Found 32-bit register for signal <B_reg_pMEM>.
    Found 6-bit register for signal <Funct_pEX>.
    Found 1-bit register for signal <MemToReg_pEX>.
    Found 1-bit register for signal <MemToReg_pMEM>.
    Found 1-bit register for signal <MemToReg_pWB>.
    Found 1-bit register for signal <MemWrite_pEX>.
    Found 1-bit register for signal <MemWrite_pMEM>.
    Found 5-bit register for signal <Rd_pEX>.
    Found 5-bit register for signal <Rd_pMEM>.
    Found 5-bit register for signal <Rd_pWB>.
    Found 1-bit register for signal <RegDst_pEX>.
    Found 1-bit register for signal <RegWrite_pEX>.
    Found 1-bit register for signal <RegWrite_pMEM>.
    Found 1-bit register for signal <RegWrite_pWB>.
    Found 32-bit comparator equal for signal <Rs_equals_Rt$cmp_eq0000> created at line 571.
    Found 5-bit register for signal <Rt_pEX>.
    Found 32-bit register for signal <sext_imm_reg>.
    Summary:
	inferred 230 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  16 Tristate(s).
Unit <HW5_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 25
 1-bit register                                        : 11
 2-bit register                                        : 1
 32-bit register                                       : 8
 5-bit register                                        : 4
 6-bit register                                        : 1
# Latches                                              : 6
 1-bit latch                                           : 5
 2-bit latch                                           : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 6-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../Src_4ISE/BYOC_Host_intf.ngc>.
Loading core <BYOC_Host_intf> for timing and area information for instance <hostintf>.

Synthesizing (advanced) Unit <dual_port_memory_no_CK_read>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Memory_array> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <wr_clk>        | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_address>    |          |
    |     diA            | connected to signal <wr_data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rd1_address>   |          |
    |     doB            | connected to signal <rd1_data>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Memory_array_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <wr_clk>        | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_address>    |          |
    |     diA            | connected to signal <wr_data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rd2_address>   |          |
    |     doB            | connected to signal <rd2_data>      |          |
    -----------------------------------------------------------------------
Unit <dual_port_memory_no_CK_read> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 295
 Flip-Flops                                            : 295
# Latches                                              : 6
 1-bit latch                                           : 5
 2-bit latch                                           : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 1
 6-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RegDst> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <ALUOP_1> 
INFO:Xst:2261 - The FF/Latch <RegDst_pEX> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <ALUOP_pEX_1> 

Optimizing unit <HW5_top> ...

Optimizing unit <MIPS_ALU> ...

Optimizing unit <Fetch_Unit> ...

Optimizing unit <GPR> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Funct_pEX_0> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_0> 
INFO:Xst:2261 - The FF/Latch <Funct_pEX_1> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_1> 
INFO:Xst:2261 - The FF/Latch <Funct_pEX_2> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_2> 
INFO:Xst:2261 - The FF/Latch <Funct_pEX_3> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_3> 
INFO:Xst:2261 - The FF/Latch <Funct_pEX_4> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_4> 
INFO:Xst:2261 - The FF/Latch <Funct_pEX_5> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_5> 
INFO:Xst:2261 - The FF/Latch <Rd_pEX_0> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_11> 
INFO:Xst:2261 - The FF/Latch <Rd_pEX_1> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_12> 
INFO:Xst:2261 - The FF/Latch <Rd_pEX_2> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_13> 
INFO:Xst:2261 - The FF/Latch <Rd_pEX_3> in Unit <HW5_top> is equivalent to the following FF/Latch, which will be removed : <sext_imm_reg_14> 
INFO:Xst:2261 - The FF/Latch <Rd_pEX_4> in Unit <HW5_top> is equivalent to the following 17 FFs/Latches, which will be removed : <sext_imm_reg_15> <sext_imm_reg_16> <sext_imm_reg_17> <sext_imm_reg_18> <sext_imm_reg_19> <sext_imm_reg_20> <sext_imm_reg_21> <sext_imm_reg_22> <sext_imm_reg_23> <sext_imm_reg_24> <sext_imm_reg_25> <sext_imm_reg_26> <sext_imm_reg_27> <sext_imm_reg_28> <sext_imm_reg_29> <sext_imm_reg_30> <sext_imm_reg_31> 
Found area constraint ratio of 100 (+ 5) on block HW5_top, actual ratio is 28.
INFO:Xst:2260 - The FF/Latch <Flash_intf_in_host_intf/end_of_copy> in Unit <hostintf> is equivalent to the following FF/Latch : <Flash_intf_in_host_intf/end_of_copy_1> 
INFO:Xst:2260 - The FF/Latch <adrs_reg_27> in Unit <hostintf> is equivalent to the following FF/Latch : <adrs_reg_27_1> 
INFO:Xst:2260 - The FF/Latch <char_cntr_2> in Unit <hostintf> is equivalent to the following FF/Latch : <char_cntr_2_1> 
INFO:Xst:2260 - The FF/Latch <Flash_intf_in_host_intf/end_of_copy> in Unit <hostintf> is equivalent to the following FF/Latch : <Flash_intf_in_host_intf/end_of_copy_1> 
INFO:Xst:2260 - The FF/Latch <adrs_reg_27> in Unit <hostintf> is equivalent to the following FF/Latch : <adrs_reg_27_1> 
INFO:Xst:2260 - The FF/Latch <char_cntr_2> in Unit <hostintf> is equivalent to the following FF/Latch : <char_cntr_2_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 267
 Flip-Flops                                            : 267

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : HW5_top.ngr
Top Level Output File Name         : HW5_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 91

Cell Usage :
# BELS                             : 3103
#      GND                         : 2
#      INV                         : 36
#      LUT1                        : 144
#      LUT2                        : 156
#      LUT2_D                      : 3
#      LUT2_L                      : 10
#      LUT3                        : 795
#      LUT3_D                      : 13
#      LUT3_L                      : 21
#      LUT4                        : 793
#      LUT4_D                      : 33
#      LUT4_L                      : 142
#      MUXCY                       : 348
#      MUXF5                       : 243
#      MUXF6                       : 72
#      MUXF7                       : 32
#      VCC                         : 2
#      XORCY                       : 258
# FlipFlops/Latches                : 992
#      FD                          : 71
#      FDC                         : 129
#      FDCE                        : 444
#      FDE                         : 237
#      FDP                         : 2
#      FDPE                        : 13
#      FDR                         : 17
#      FDRE                        : 63
#      FDRS                        : 1
#      FDS                         : 9
#      LD                          : 6
# RAMS                             : 141
#      RAM16X1D                    : 128
#      RAMB16_S18_S18              : 4
#      RAMB16_S36                  : 1
#      RAMB16_S4_S4                : 8
# Shift Registers                  : 3
#      SRL16E                      : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 90
#      IBUF                        : 16
#      IOBUF                       : 16
#      OBUF                        : 58
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1314  out of   4656    28%  
 Number of Slice Flip Flops:            992  out of   9312    10%  
 Number of 4 input LUTs:               2405  out of   9312    25%  
    Number used as logic:              2146
    Number used as Shift registers:       3
    Number used as RAMs:                256
 Number of IOs:                          91
 Number of bonded IOBs:                  91  out of    232    39%  
 Number of BRAMs:                        13  out of     20    65%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_divider/half_ck_signal       | BUFG                   | 1129  |
ALUOP_not0001(ALUOP_not0001_f5:O)  | NONE(*)(RegDst)        | 6     |
CK_50MHz                           | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------+----------------------------------------------------------+-------+
Control Signal                        | Buffer(FF name)                                          | Load  |
--------------------------------------+----------------------------------------------------------+-------+
hostintf/MIPS_reset(hostintf/RESET1:O)| NONE(hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd1)| 289   |
RESET(RESET1:O)                       | NONE(ALUOP_pEX_0)                                        | 266   |
buttons_in<3>                         | IBUF                                                     | 33    |
--------------------------------------+----------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.086ns (Maximum Frequency: 62.168MHz)
   Minimum input arrival time before clock: 8.912ns
   Maximum output required time after clock: 12.082ns
   Maximum combinational path delay: 6.744ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider/half_ck_signal'
  Clock period: 16.086ns (frequency: 62.168MHz)
  Total number of paths / destination ports: 419162 / 3550
-------------------------------------------------------------------------
Delay:               16.086ns (Levels of Logic = 26)
  Source:            hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2 (RAM)
  Destination:       hostintf/Tx_data_reg_0 (FF)
  Source Clock:      clock_divider/half_ck_signal rising
  Destination Clock: clock_divider/half_ck_signal rising

  Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2 to hostintf/Tx_data_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18_S18:CLKA->DOA6    1   2.800   0.595  IMem_in_host_intf/Regular_IMem/Mram_Memory_array2 (IMem_in_host_intf/MIPS_IMem_rd_data_regular<24>)
     LUT4:I0->O           71   0.704   1.450  IMem_in_host_intf/Mmux_MIPS_IMem_rd_data171 (MIPS_IMem_rd_data<24>)
     end scope: 'hostintf'
     LUT4_D:I0->O         12   0.704   0.965  GPR_file/GPR_data_out1<1>1_SW0_1 (GPR_file/GPR_data_out1<1>1_SW0)
     LUT4:I3->O            2   0.704   0.622  GPR_file/GPR_data_out1<2>1 (GPR_rd_data1<2>)
     LUT4:I0->O            1   0.704   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1> (Mcompar_Rs_equals_Rt_cmp_eq0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>)
     MUXCY:CI->O           4   0.459   0.666  Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15> (Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>)
     begin scope: 'hostintf'
     LUT3:I1->O            1   0.704   0.000  Mmux_Host_RDBK_data_71 (Mmux_Host_RDBK_data_71)
     MUXF5:I0->O           1   0.321   0.000  Mmux_Host_RDBK_data_5_f5_0 (Mmux_Host_RDBK_data_5_f51)
     MUXF6:I1->O           1   0.521   0.000  Mmux_Host_RDBK_data_4_f6 (Mmux_Host_RDBK_data_4_f6)
     MUXF7:I0->O           1   0.521   0.424  Mmux_Host_RDBK_data_2_f7 (Host_RDBK_data<0>)
     LUT4_L:I3->LO         1   0.704   0.275  Host_MIPS_rd_data<0>_SW0_SW0 (N292)
     LUT4:I0->O            1   0.704   0.000  Host_MIPS_rd_data<0> (Host_MIPS_rd_data<0>)
     FDE:D                     0.308          Tx_data_reg_0
    ----------------------------------------
    Total                     16.086ns (11.089ns logic, 4.997ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CK_50MHz'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            clock_divider/half_ck_signal (FF)
  Destination:       clock_divider/half_ck_signal (FF)
  Source Clock:      CK_50MHz rising
  Destination Clock: CK_50MHz rising

  Data Path: clock_divider/half_ck_signal to clock_divider/half_ck_signal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  clock_divider/half_ck_signal (clock_divider/half_ck_signal)
     FDR:R                     0.911          clock_divider/half_ck_signal
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_divider/half_ck_signal'
  Total number of paths / destination ports: 2366 / 497
-------------------------------------------------------------------------
Offset:              8.912ns (Levels of Logic = 9)
  Source:            switches_in<0> (PAD)
  Destination:       hostintf/sevenseg_out_CKed_0 (FF)
  Destination Clock: clock_divider/half_ck_signal rising

  Data Path: switches_in<0> to hostintf/sevenseg_out_CKed_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.218   1.447  switches_in_0_IBUF (switches_in_0_IBUF)
     begin scope: 'hostintf'
     LUT3:I0->O            1   0.704   0.000  switches_in<1>_2_f5_31 (switches_in<1>_2_f5_31)
     MUXF5:I1->O           2   0.321   0.622  switches_in<1>_2_f5_2_f5_0 (switches_in<1>_mmx_out10)
     LUT2:I0->O            1   0.704   0.455  using_LED_monitor/digit_mux/Mmux_out_y_9 (using_LED_monitor/digit_mux/Mmux_out_y_9)
     LUT4:I2->O            1   0.704   0.000  using_LED_monitor/digit_mux/Mmux_out_y_4 (using_LED_monitor/digit_mux/Mmux_out_y_4)
     MUXF5:I1->O           1   0.321   0.000  using_LED_monitor/digit_mux/Mmux_out_y_3_f5 (using_LED_monitor/digit_mux/Mmux_out_y_3_f5)
     MUXF6:I1->O           7   0.521   0.883  using_LED_monitor/digit_mux/Mmux_out_y_2_f6 (using_LED_monitor/digit_value<0>1)
     LUT4:I0->O            1   0.704   0.000  using_LED_monitor/disply_7seg_decoder/Mrom_sevenseg21 (sevenseg_out_signal<2>)
     FD:D                      0.308          sevenseg_out_CKed_2
    ----------------------------------------
    Total                      8.912ns (5.505ns logic, 3.407ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_divider/half_ck_signal'
  Total number of paths / destination ports: 1417 / 64
-------------------------------------------------------------------------
Offset:              12.082ns (Levels of Logic = 8)
  Source:            hostintf/DMem_in_host_intf/Host_adrs_is_10M_hex_dlyd (FF)
  Destination:       Flash_data<7> (PAD)
  Source Clock:      clock_divider/half_ck_signal rising

  Data Path: hostintf/DMem_in_host_intf/Host_adrs_is_10M_hex_dlyd to Flash_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.591   1.342  DMem_in_host_intf/Host_adrs_is_10M_hex_dlyd (DMem_in_host_intf/Host_adrs_is_10M_hex_dlyd)
     LUT3_D:I1->O         25   0.704   1.264  DMem_in_host_intf/Host_DMem_rd_data<0>11 (DMem_in_host_intf/N1)
     LUT4_L:I3->LO         1   0.704   0.135  DMem_in_host_intf/Host_DMem_rd_data<23>_SW0 (N172)
     LUT3:I2->O            2   0.704   0.622  DMem_in_host_intf/Host_DMem_rd_data<23> (Host_MIPS_DMem_rd_data<23>)
     LUT4:I0->O            1   0.704   0.595  Flash_intf_in_host_intf/Flash_wr_data<7>5 (Flash_intf_in_host_intf/Flash_wr_data<7>5)
     LUT4:I0->O            1   0.704   0.000  Flash_intf_in_host_intf/Flash_wr_data<7>34_F (N604)
     MUXF5:I0->O           1   0.321   0.420  Flash_intf_in_host_intf/Flash_wr_data<7>34 (Flash_wr_data<7>)
     end scope: 'hostintf'
     IOBUF:I->IO               3.272          Flash_data_7_IOBUF (Flash_data<7>)
    ----------------------------------------
    Total                     12.082ns (7.704ns logic, 4.378ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.744ns (Levels of Logic = 3)
  Source:            switches_in<4> (PAD)
  Destination:       Flash_rp_n (PAD)

  Data Path: switches_in<4> to Flash_rp_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.218   1.130  switches_in_4_IBUF (switches_in_4_IBUF)
     LUT2:I1->O            1   0.704   0.420  Flash_rp_n1 (Flash_rp_n_OBUF)
     OBUF:I->O                 3.272          Flash_rp_n_OBUF (Flash_rp_n)
    ----------------------------------------
    Total                      6.744ns (5.194ns logic, 1.550ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================


Total REAL time to Xst completion: 122.00 secs
Total CPU time to Xst completion: 50.91 secs
 
--> 


Total memory usage is 574252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :   30 (   0 filtered)

