$date
	Fri Apr 17 12:42:59 2020
$end
$version
	ModelSim Version 10.7c
$end
$timescale
	1ns
$end
$scope module cpu_tb $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$scope module IF_CPU $end
$scope module IF_ISA $end
$var wire 1 ( clk $end
$var wire 1 ) rst $end
$var wire 1 0 pcReg_signal [31] $end
$var wire 1 1 pcReg_signal [30] $end
$var wire 1 2 pcReg_signal [29] $end
$var wire 1 3 pcReg_signal [28] $end
$var wire 1 4 pcReg_signal [27] $end
$var wire 1 5 pcReg_signal [26] $end
$var wire 1 6 pcReg_signal [25] $end
$var wire 1 7 pcReg_signal [24] $end
$var wire 1 8 pcReg_signal [23] $end
$var wire 1 9 pcReg_signal [22] $end
$var wire 1 : pcReg_signal [21] $end
$var wire 1 ; pcReg_signal [20] $end
$var wire 1 < pcReg_signal [19] $end
$var wire 1 = pcReg_signal [18] $end
$var wire 1 > pcReg_signal [17] $end
$var wire 1 ? pcReg_signal [16] $end
$var wire 1 @ pcReg_signal [15] $end
$var wire 1 A pcReg_signal [14] $end
$var wire 1 B pcReg_signal [13] $end
$var wire 1 C pcReg_signal [12] $end
$var wire 1 D pcReg_signal [11] $end
$var wire 1 E pcReg_signal [10] $end
$var wire 1 F pcReg_signal [9] $end
$var wire 1 G pcReg_signal [8] $end
$var wire 1 H pcReg_signal [7] $end
$var wire 1 I pcReg_signal [6] $end
$var wire 1 J pcReg_signal [5] $end
$var wire 1 K pcReg_signal [4] $end
$var wire 1 L pcReg_signal [3] $end
$var wire 1 M pcReg_signal [2] $end
$var wire 1 N pcReg_signal [1] $end
$var wire 1 O pcReg_signal [0] $end
$upscope $end
$scope module IF_Regs $end
$var wire 1 P clk $end
$upscope $end
$upscope $end
$scope module IF_Memory $end
$var wire 1 R clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0(
0P
0R
1"
1)
x0
x1
x2
x3
x4
x5
x6
x7
x8
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
xC
xD
xE
xF
xG
xH
xI
xJ
xK
xL
xM
xN
xO
1"
1)
#10
1!
1(
1P
1R
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
#20
0"
0)
0!
0(
0P
0R
#30
1!
1(
1P
1R
#40
0!
0(
0P
0R
#50
1!
1(
1P
1R
1M
#60
0!
0(
0P
0R
#70
1!
1(
1P
1R
#80
0!
0(
0P
0R
#90
1!
1(
1P
1R
1L
0M
#100
0!
0(
0P
0R
#110
1!
1(
1P
1R
#120
0!
0(
0P
0R
#130
1!
1(
1P
1R
1M
#140
0!
0(
0P
0R
#150
1!
1(
1P
1R
#160
0!
0(
0P
0R
#170
1!
1(
1P
1R
1K
0L
0M
#180
0!
0(
0P
0R
#190
1!
1(
1P
1R
#200
0!
0(
0P
0R
#210
1!
1(
1P
1R
1M
#220
0!
0(
0P
0R
#230
1!
1(
1P
1R
#240
0!
0(
0P
0R
#250
1!
1(
1P
1R
1L
0M
#260
0!
0(
0P
0R
#270
1!
1(
1P
1R
#280
0!
0(
0P
0R
#290
1!
1(
1P
1R
1M
#300
0!
0(
0P
0R
#310
1!
1(
1P
1R
#320
0!
0(
0P
0R
#330
1!
1(
1P
1R
1J
0K
0L
0M
#340
0!
0(
0P
0R
#350
1!
1(
1P
1R
#360
0!
0(
0P
0R
#370
1!
1(
1P
1R
1M
#380
0!
0(
0P
0R
#390
1!
1(
1P
1R
#400
0!
0(
0P
0R
#410
1!
1(
1P
1R
1L
0M
#420
0!
0(
0P
0R
#430
1!
1(
1P
1R
#440
0!
0(
0P
0R
#450
1!
1(
1P
1R
1M
#460
0!
0(
0P
0R
#470
1!
1(
1P
1R
#480
0!
0(
0P
0R
#490
1!
1(
1P
1R
1K
0L
0M
#500
0!
0(
0P
0R
#510
1!
1(
1P
1R
#520
0!
0(
0P
0R
#530
1!
1(
1P
1R
1M
#540
0!
0(
0P
0R
#550
1!
1(
1P
1R
#560
0!
0(
0P
0R
