{"vcs1":{"timestamp_begin":1696221607.957126333, "rt":21.46, "ut":19.26, "st":0.94}}
{"vcselab":{"timestamp_begin":1696221629.508723528, "rt":1.70, "ut":0.42, "st":0.18}}
{"link":{"timestamp_begin":1696221631.279599088, "rt":1.47, "ut":0.49, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696221607.121154584}
{"VCS_COMP_START_TIME": 1696221607.121154584}
{"VCS_COMP_END_TIME": 1696221632.934908417}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390248}}
{"stitch_vcselab": {"peak_mem": 227832}}
