Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:24:22 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : bgm
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.391ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.772ns (30.984%)  route 3.947ns (69.016%))
  Logic Levels:           17  (CARRY8=5 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.803 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.700ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X4Y71        net (fo=4354, routed)        2.043     2.990    x8_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y71        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[29])
                                                      0.301     3.291    x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[29]
    SLICE_X25Y180        net (fo=15, unset)           0.502     3.793    x8_mul/u5/fract_denorm[46]
    SLICE_X25Y180        LUT3 (Prop_LUT3_I0_O)        0.056     3.849    x8_mul/u5/shift_out_reg[47]_i_25__7/O
    SLICE_X25Y180        net (fo=2, unset)            0.308     4.157    x8_mul/u5/n_44_shift_out_reg[47]_i_25__7
    SLICE_X25Y180        LUT5 (Prop_LUT5_I0_O)        0.102     4.259    x8_mul/u5/shift_out_reg[47]_i_10__18/O
    SLICE_X26Y180        net (fo=6, unset)            0.243     4.502    x8_mul/u5/n_44_shift_out_reg[47]_i_10__18
    SLICE_X26Y180        LUT6 (Prop_LUT6_I4_O)        0.084     4.586    x8_mul/u5/shift_out_reg[19]_i_5__7/O
    SLICE_X24Y181        net (fo=5, unset)            0.476     5.062    x8_mul/u5/n_44_shift_out_reg[19]_i_5__7
    SLICE_X24Y181        LUT6 (Prop_LUT6_I2_O)        0.037     5.099    x8_mul/u5/out_o1[29]_i_23__10/O
    SLICE_X23Y181        net (fo=3, unset)            0.146     5.245    x8_mul/u5/n_44_out_o1[29]_i_23__10
    SLICE_X23Y181        LUT5 (Prop_LUT5_I4_O)        0.037     5.282    x8_mul/u5/out_o1[29]_i_10__16/O
    SLICE_X23Y180        net (fo=1, unset)            0.251     5.533    x8_mul/u5/n_44_out_o1[29]_i_10__16
    SLICE_X23Y180        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     5.694    x8_mul/u5/out_o1_reg[29]_i_8__7/CO[7]
    SLICE_X23Y181        net (fo=1, unset)            0.000     5.694    x8_mul/u5/n_44_out_o1_reg[29]_i_8__7
    SLICE_X23Y181        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.799    x8_mul/u5/shift_out_reg[47]_i_33__10/O[0]
    SLICE_X23Y179        net (fo=5, unset)            0.347     6.146    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X23Y179        LUT6 (Prop_LUT6_I0_O)        0.079     6.225    x8_mul/u5/out_o1[29]_i_9__7/O
    SLICE_X27Y173        net (fo=11, unset)           0.356     6.581    x8_mul/u5/n_44_out_o1[29]_i_9__7
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.616    x8_mul/u5/shift_out_reg[47]_i_35__10/O
    SLICE_X27Y173        net (fo=6, unset)            0.176     6.792    x8_mul/u5/n_44_shift_out_reg[47]_i_35__10
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.827    x8_mul/u5/out_o1[0]_i_14__7/O
    SLICE_X27Y171        net (fo=2, unset)            0.118     6.945    x8_mul/u5/n_44_out_o1[0]_i_14__7
    SLICE_X27Y171        LUT4 (Prop_LUT4_I3_O)        0.036     6.981    x8_mul/u5/out_o1[0]_i_3__11/O
    SLICE_X26Y171        net (fo=2, unset)            0.163     7.144    x8_mul/u4/u7/p_0_in51_in[0]
    SLICE_X26Y171        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.474    x8_mul/u4/u7/out_o1_reg[0]_i_4__7/CO[7]
    SLICE_X26Y172        net (fo=1, unset)            0.000     7.474    x8_mul/u4/u7/n_44_out_o1_reg[0]_i_4__7
    SLICE_X26Y172        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.517    x8_mul/u4/u7/out_o1_reg[15]_i_3__7/CO[7]
    SLICE_X26Y173        net (fo=1, unset)            0.000     7.517    x8_mul/u4/u7/n_44_out_o1_reg[15]_i_3__7
    SLICE_X26Y173        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.699    x8_mul/u4/u7/out_o1_reg[25]_i_2__7/O[7]
    SLICE_X24Y173        net (fo=13, unset)           0.342     8.041    x8_mul/u5/fract_out_pl1[1]
    SLICE_X24Y173        LUT6 (Prop_LUT6_I1_O)        0.079     8.120    x8_mul/u5/out_o1[21]_i_6__10/O
    SLICE_X22Y172        net (fo=22, unset)           0.293     8.413    x8_mul/u5/n_44_out_o1[21]_i_6__10
    SLICE_X22Y172        LUT5 (Prop_LUT5_I3_O)        0.035     8.448    x8_mul/u5/out_o1[0]_i_5__15/O
    SLICE_X22Y172        net (fo=1, unset)            0.226     8.674    x8_mul/u5/n_44_out_o1[0]_i_5__15
    SLICE_X22Y172        LUT6 (Prop_LUT6_I4_O)        0.035     8.709    x8_mul/u5/out_o1[0]_i_1__10/O
    SLICE_X22Y172        net (fo=1, routed)           0.000     8.709    x8_mul/n_178_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X22Y172        net (fo=4354, routed)        1.731     7.803    x8_mul/clock_IBUF_BUFG
                         clock pessimism              0.493     8.296    
                         clock uncertainty           -0.035     8.261    
    SLICE_X22Y172        FDRE (Setup_FDRE_C_D)        0.057     8.318    x8_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 -0.391    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/out_o1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 1.214ns (21.313%)  route 4.482ns (78.687%))
  Logic Levels:           15  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 7.802 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.700ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X4Y71        net (fo=4354, routed)        2.043     2.990    x8_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y71        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[29])
                                                      0.301     3.291    x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[29]
    SLICE_X25Y180        net (fo=15, unset)           0.502     3.793    x8_mul/u5/fract_denorm[46]
    SLICE_X25Y180        LUT3 (Prop_LUT3_I0_O)        0.056     3.849    x8_mul/u5/shift_out_reg[47]_i_25__7/O
    SLICE_X25Y180        net (fo=2, unset)            0.308     4.157    x8_mul/u5/n_44_shift_out_reg[47]_i_25__7
    SLICE_X25Y180        LUT5 (Prop_LUT5_I0_O)        0.102     4.259    x8_mul/u5/shift_out_reg[47]_i_10__18/O
    SLICE_X26Y180        net (fo=6, unset)            0.243     4.502    x8_mul/u5/n_44_shift_out_reg[47]_i_10__18
    SLICE_X26Y180        LUT6 (Prop_LUT6_I4_O)        0.084     4.586    x8_mul/u5/shift_out_reg[19]_i_5__7/O
    SLICE_X24Y181        net (fo=5, unset)            0.476     5.062    x8_mul/u5/n_44_shift_out_reg[19]_i_5__7
    SLICE_X24Y181        LUT6 (Prop_LUT6_I2_O)        0.037     5.099    x8_mul/u5/out_o1[29]_i_23__10/O
    SLICE_X23Y181        net (fo=3, unset)            0.146     5.245    x8_mul/u5/n_44_out_o1[29]_i_23__10
    SLICE_X23Y181        LUT5 (Prop_LUT5_I4_O)        0.037     5.282    x8_mul/u5/out_o1[29]_i_10__16/O
    SLICE_X23Y180        net (fo=1, unset)            0.251     5.533    x8_mul/u5/n_44_out_o1[29]_i_10__16
    SLICE_X23Y180        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     5.694    x8_mul/u5/out_o1_reg[29]_i_8__7/CO[7]
    SLICE_X23Y181        net (fo=1, unset)            0.000     5.694    x8_mul/u5/n_44_out_o1_reg[29]_i_8__7
    SLICE_X23Y181        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.799    x8_mul/u5/shift_out_reg[47]_i_33__10/O[0]
    SLICE_X23Y179        net (fo=5, unset)            0.347     6.146    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X23Y179        LUT6 (Prop_LUT6_I0_O)        0.079     6.225    x8_mul/u5/out_o1[29]_i_9__7/O
    SLICE_X27Y173        net (fo=11, unset)           0.356     6.581    x8_mul/u5/n_44_out_o1[29]_i_9__7
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.616    x8_mul/u5/shift_out_reg[47]_i_35__10/O
    SLICE_X23Y174        net (fo=6, unset)            0.338     6.954    x8_mul/u5/n_44_shift_out_reg[47]_i_35__10
    SLICE_X23Y174        LUT6 (Prop_LUT6_I2_O)        0.037     6.991    x8_mul/u5/out_o1[0]_i_33__7/O
    SLICE_X24Y172        net (fo=1, unset)            0.254     7.245    x8_mul/u5/n_44_out_o1[0]_i_33__7
    SLICE_X24Y172        LUT6 (Prop_LUT6_I3_O)        0.037     7.282    x8_mul/u5/out_o1[0]_i_10__7/O
    SLICE_X24Y172        net (fo=1, unset)            0.210     7.492    x8_mul/u4/u1/I12
    SLICE_X24Y172        LUT6 (Prop_LUT6_I4_O)        0.035     7.527    x8_mul/u4/u1/out_o1[0]_i_2__7/O
    SLICE_X25Y172        net (fo=37, unset)           0.214     7.741    x8_mul/u4/u1/O2
    SLICE_X25Y172        LUT4 (Prop_LUT4_I2_O)        0.036     7.777    x8_mul/u4/u1/out_o1[22]_i_7__7/O
    SLICE_X26Y170        net (fo=22, unset)           0.370     8.147    x8_mul/u4/u1/n_44_out_o1[22]_i_7__7
    SLICE_X26Y170        LUT6 (Prop_LUT6_I3_O)        0.037     8.184    x8_mul/u4/u1/out_o1[13]_i_2__7/O
    SLICE_X23Y171        net (fo=1, unset)            0.467     8.651    x8_mul/u5/I35
    SLICE_X23Y171        LUT6 (Prop_LUT6_I5_O)        0.035     8.686    x8_mul/u5/out_o1[13]_i_1__16/O
    SLICE_X23Y171        net (fo=1, routed)           0.000     8.686    x8_mul/n_169_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X23Y171        net (fo=4354, routed)        1.730     7.802    x8_mul/clock_IBUF_BUFG
                         clock pessimism              0.493     8.295    
                         clock uncertainty           -0.035     8.260    
    SLICE_X23Y171        FDRE (Setup_FDRE_C_D)        0.059     8.319    x8_mul/out_o1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.772ns (31.291%)  route 3.891ns (68.709%))
  Logic Levels:           17  (CARRY8=5 LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 7.804 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.700ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X4Y71        net (fo=4354, routed)        2.043     2.990    x8_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y71        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[29])
                                                      0.301     3.291    x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[29]
    SLICE_X25Y180        net (fo=15, unset)           0.502     3.793    x8_mul/u5/fract_denorm[46]
    SLICE_X25Y180        LUT3 (Prop_LUT3_I0_O)        0.056     3.849    x8_mul/u5/shift_out_reg[47]_i_25__7/O
    SLICE_X25Y180        net (fo=2, unset)            0.308     4.157    x8_mul/u5/n_44_shift_out_reg[47]_i_25__7
    SLICE_X25Y180        LUT5 (Prop_LUT5_I0_O)        0.102     4.259    x8_mul/u5/shift_out_reg[47]_i_10__18/O
    SLICE_X26Y180        net (fo=6, unset)            0.243     4.502    x8_mul/u5/n_44_shift_out_reg[47]_i_10__18
    SLICE_X26Y180        LUT6 (Prop_LUT6_I4_O)        0.084     4.586    x8_mul/u5/shift_out_reg[19]_i_5__7/O
    SLICE_X24Y181        net (fo=5, unset)            0.476     5.062    x8_mul/u5/n_44_shift_out_reg[19]_i_5__7
    SLICE_X24Y181        LUT6 (Prop_LUT6_I2_O)        0.037     5.099    x8_mul/u5/out_o1[29]_i_23__10/O
    SLICE_X23Y181        net (fo=3, unset)            0.146     5.245    x8_mul/u5/n_44_out_o1[29]_i_23__10
    SLICE_X23Y181        LUT5 (Prop_LUT5_I4_O)        0.037     5.282    x8_mul/u5/out_o1[29]_i_10__16/O
    SLICE_X23Y180        net (fo=1, unset)            0.251     5.533    x8_mul/u5/n_44_out_o1[29]_i_10__16
    SLICE_X23Y180        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     5.694    x8_mul/u5/out_o1_reg[29]_i_8__7/CO[7]
    SLICE_X23Y181        net (fo=1, unset)            0.000     5.694    x8_mul/u5/n_44_out_o1_reg[29]_i_8__7
    SLICE_X23Y181        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.799    x8_mul/u5/shift_out_reg[47]_i_33__10/O[0]
    SLICE_X23Y179        net (fo=5, unset)            0.347     6.146    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X23Y179        LUT6 (Prop_LUT6_I0_O)        0.079     6.225    x8_mul/u5/out_o1[29]_i_9__7/O
    SLICE_X27Y173        net (fo=11, unset)           0.356     6.581    x8_mul/u5/n_44_out_o1[29]_i_9__7
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.616    x8_mul/u5/shift_out_reg[47]_i_35__10/O
    SLICE_X27Y173        net (fo=6, unset)            0.176     6.792    x8_mul/u5/n_44_shift_out_reg[47]_i_35__10
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.827    x8_mul/u5/out_o1[0]_i_14__7/O
    SLICE_X27Y171        net (fo=2, unset)            0.118     6.945    x8_mul/u5/n_44_out_o1[0]_i_14__7
    SLICE_X27Y171        LUT4 (Prop_LUT4_I3_O)        0.036     6.981    x8_mul/u5/out_o1[0]_i_3__11/O
    SLICE_X26Y171        net (fo=2, unset)            0.163     7.144    x8_mul/u4/u7/p_0_in51_in[0]
    SLICE_X26Y171        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.474    x8_mul/u4/u7/out_o1_reg[0]_i_4__7/CO[7]
    SLICE_X26Y172        net (fo=1, unset)            0.000     7.474    x8_mul/u4/u7/n_44_out_o1_reg[0]_i_4__7
    SLICE_X26Y172        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.517    x8_mul/u4/u7/out_o1_reg[15]_i_3__7/CO[7]
    SLICE_X26Y173        net (fo=1, unset)            0.000     7.517    x8_mul/u4/u7/n_44_out_o1_reg[15]_i_3__7
    SLICE_X26Y173        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.699    x8_mul/u4/u7/out_o1_reg[25]_i_2__7/O[7]
    SLICE_X22Y172        net (fo=13, unset)           0.361     8.060    x8_mul/u5/fract_out_pl1[1]
    SLICE_X22Y172        LUT6 (Prop_LUT6_I3_O)        0.079     8.139    x8_mul/u5/out_o1[21]_i_7__7/O
    SLICE_X22Y173        net (fo=23, unset)           0.278     8.417    x8_mul/u5/n_44_out_o1[21]_i_7__7
    SLICE_X22Y173        LUT4 (Prop_LUT4_I0_O)        0.035     8.452    x8_mul/u5/out_o1[22]_i_3__7/O
    SLICE_X22Y174        net (fo=1, unset)            0.166     8.618    x8_mul/u0/I6
    SLICE_X22Y174        LUT5 (Prop_LUT5_I2_O)        0.035     8.653    x8_mul/u0/out_o1[22]_i_1__10/O
    SLICE_X22Y174        net (fo=1, routed)           0.000     8.653    x8_mul/n_51_u0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X22Y174        net (fo=4354, routed)        1.732     7.804    x8_mul/clock_IBUF_BUFG
                         clock pessimism              0.493     8.297    
                         clock uncertainty           -0.035     8.262    
    SLICE_X22Y174        FDRE (Setup_FDRE_C_D)        0.057     8.319    x8_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 a4_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a4_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.772ns (30.700%)  route 4.000ns (69.300%))
  Logic Levels:           20  (CARRY8=4 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 7.876 - 5.500 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.767ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.700ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X28Y159        net (fo=4354, routed)        2.018     2.965    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y159        FDRE (Prop_FDRE_C_Q)         0.156     3.121    a4_add/fract_out_q_reg[5]/Q
    SLICE_X29Y158        net (fo=8, unset)            0.431     3.552    a4_add/u4/u7/Q[5]
    SLICE_X29Y158        LUT6 (Prop_LUT6_I1_O)        0.035     3.587    a4_add/u4/u7/shift_out_reg[47]_i_55__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.140     3.727    a4_add/u4/u7/n_44_shift_out_reg[47]_i_55__3
    SLICE_X28Y158        LUT6 (Prop_LUT6_I0_O)        0.035     3.762    a4_add/u4/u7/shift_out_reg[47]_i_46__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.092     3.854    a4_add/u4/u7/n_44_shift_out_reg[47]_i_46__3
    SLICE_X28Y158        LUT5 (Prop_LUT5_I0_O)        0.035     3.889    a4_add/u4/u7/shift_out_reg[47]_i_38__14/O
    SLICE_X27Y160        net (fo=2, unset)            0.249     4.138    a4_add/u4/u7/O3
    SLICE_X27Y160        LUT6 (Prop_LUT6_I1_O)        0.035     4.173    a4_add/u4/u7/shift_out_reg[47]_i_26__14/O
    SLICE_X27Y160        net (fo=4, unset)            0.298     4.471    a4_add/n_44_u4
    SLICE_X27Y160        LUT2 (Prop_LUT2_I1_O)        0.035     4.506    a4_add/out_o1[29]_i_29__12/O
    SLICE_X27Y159        net (fo=2, unset)            0.239     4.745    a4_add/n_44_out_o1[29]_i_29__12
    SLICE_X27Y159        LUT6 (Prop_LUT6_I1_O)        0.034     4.779    a4_add/out_o1[29]_i_24__12/O
    SLICE_X27Y160        net (fo=2, unset)            0.275     5.054    a4_add/n_44_out_o1[29]_i_24__12
    SLICE_X27Y160        LUT3 (Prop_LUT3_I1_O)        0.036     5.090    a4_add/out_o1[29]_i_10__3/O
    SLICE_X27Y161        net (fo=2, unset)            0.196     5.286    a4_add/n_44_out_o1[29]_i_10__3
    SLICE_X27Y161        LUT6 (Prop_LUT6_I3_O)        0.035     5.321    a4_add/out_o1[29]_i_16__12/O
    SLICE_X27Y161        net (fo=1, routed)           0.000     5.321    a4_add/n_44_out_o1[29]_i_16__12
    SLICE_X27Y161        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.565    a4_add/out_o1_reg[29]_i_6__3/CO[7]
    SLICE_X27Y162        net (fo=1, unset)            0.000     5.565    a4_add/n_44_out_o1_reg[29]_i_6__3
    SLICE_X27Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.670    a4_add/shift_out_reg[47]_i_30__12/O[0]
    SLICE_X27Y162        net (fo=5, unset)            0.216     5.886    a4_add/u4/u7/I10[0]
    SLICE_X27Y162        LUT3 (Prop_LUT3_I0_O)        0.071     5.957    a4_add/u4/u7/shift_out_reg[47]_i_28__14/O
    SLICE_X28Y163        net (fo=37, unset)           0.263     6.220    a4_add/u4/u7/O11
    SLICE_X28Y163        LUT5 (Prop_LUT5_I4_O)        0.036     6.256    a4_add/u4/u7/shift_out_reg[47]_i_40__3/O
    SLICE_X28Y162        net (fo=1, unset)            0.205     6.461    a4_add/u4/u7/n_44_shift_out_reg[47]_i_40__3
    SLICE_X28Y162        LUT5 (Prop_LUT5_I2_O)        0.057     6.518    a4_add/u4/u7/shift_out_reg[47]_i_27__12/O
    SLICE_X29Y162        net (fo=28, unset)           0.365     6.883    a4_add/u4/u7/n_44_shift_out_reg[47]_i_27__12
    SLICE_X29Y162        LUT4 (Prop_LUT4_I2_O)        0.085     6.968    a4_add/u4/u7/out_o1[15]_i_10__14/O
    SLICE_X29Y162        net (fo=1, routed)           0.000     6.968    a4_add/u4/u7/p_0_in51_in[8]
    SLICE_X29Y162        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     7.339    a4_add/u4/u7/out_o1_reg[15]_i_2__3/CO[7]
    SLICE_X29Y163        net (fo=1, unset)            0.000     7.339    a4_add/u4/u7/n_44_out_o1_reg[15]_i_2__3
    SLICE_X29Y163        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.521    a4_add/u4/u7/out_o1_reg[21]_i_6/O[7]
    SLICE_X30Y163        net (fo=11, unset)           0.181     7.702    a4_add/u4/u7/fract_out_pl1[23]
    SLICE_X30Y163        LUT5 (Prop_LUT5_I4_O)        0.079     7.781    a4_add/u4/u7/out_o1[29]_i_1__3/O
    SLICE_X28Y164        net (fo=3, unset)            0.396     8.177    a4_add/u4/u7/O42
    SLICE_X28Y164        LUT4 (Prop_LUT4_I0_O)        0.036     8.213    a4_add/u4/u7/out_o1[31]_i_9__3/O
    SLICE_X27Y164        net (fo=1, unset)            0.245     8.458    a4_add/u4/u7/n_44_out_o1[31]_i_9__3
    SLICE_X27Y164        LUT6 (Prop_LUT6_I0_O)        0.035     8.493    a4_add/u4/u7/out_o1[31]_i_4__3/O
    SLICE_X27Y165        net (fo=1, unset)            0.209     8.702    a4_add/u1/I4
    SLICE_X27Y165        LUT6 (Prop_LUT6_I4_O)        0.035     8.737    a4_add/u1/out_o1[31]_i_1__3/O
    SLICE_X27Y165        net (fo=1, routed)           0.000     8.737    a4_add/n_151_u1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X27Y165        net (fo=4354, routed)        1.804     7.876    a4_add/clock_IBUF_BUFG
                         clock pessimism              0.510     8.386    
                         clock uncertainty           -0.035     8.351    
    SLICE_X27Y165        FDRE (Setup_FDRE_C_D)        0.061     8.412    a4_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/out_o1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.211ns (21.407%)  route 4.446ns (78.593%))
  Logic Levels:           15  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 7.874 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.700ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X4Y71        net (fo=4354, routed)        2.043     2.990    x8_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y71        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[29])
                                                      0.301     3.291    x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[29]
    SLICE_X25Y180        net (fo=15, unset)           0.502     3.793    x8_mul/u5/fract_denorm[46]
    SLICE_X25Y180        LUT3 (Prop_LUT3_I0_O)        0.056     3.849    x8_mul/u5/shift_out_reg[47]_i_25__7/O
    SLICE_X25Y180        net (fo=2, unset)            0.308     4.157    x8_mul/u5/n_44_shift_out_reg[47]_i_25__7
    SLICE_X25Y180        LUT5 (Prop_LUT5_I0_O)        0.102     4.259    x8_mul/u5/shift_out_reg[47]_i_10__18/O
    SLICE_X26Y180        net (fo=6, unset)            0.243     4.502    x8_mul/u5/n_44_shift_out_reg[47]_i_10__18
    SLICE_X26Y180        LUT6 (Prop_LUT6_I4_O)        0.084     4.586    x8_mul/u5/shift_out_reg[19]_i_5__7/O
    SLICE_X24Y181        net (fo=5, unset)            0.476     5.062    x8_mul/u5/n_44_shift_out_reg[19]_i_5__7
    SLICE_X24Y181        LUT6 (Prop_LUT6_I2_O)        0.037     5.099    x8_mul/u5/out_o1[29]_i_23__10/O
    SLICE_X23Y181        net (fo=3, unset)            0.146     5.245    x8_mul/u5/n_44_out_o1[29]_i_23__10
    SLICE_X23Y181        LUT5 (Prop_LUT5_I4_O)        0.037     5.282    x8_mul/u5/out_o1[29]_i_10__16/O
    SLICE_X23Y180        net (fo=1, unset)            0.251     5.533    x8_mul/u5/n_44_out_o1[29]_i_10__16
    SLICE_X23Y180        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     5.694    x8_mul/u5/out_o1_reg[29]_i_8__7/CO[7]
    SLICE_X23Y181        net (fo=1, unset)            0.000     5.694    x8_mul/u5/n_44_out_o1_reg[29]_i_8__7
    SLICE_X23Y181        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.799    x8_mul/u5/shift_out_reg[47]_i_33__10/O[0]
    SLICE_X23Y179        net (fo=5, unset)            0.347     6.146    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X23Y179        LUT6 (Prop_LUT6_I0_O)        0.079     6.225    x8_mul/u5/out_o1[29]_i_9__7/O
    SLICE_X27Y173        net (fo=11, unset)           0.356     6.581    x8_mul/u5/n_44_out_o1[29]_i_9__7
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.616    x8_mul/u5/shift_out_reg[47]_i_35__10/O
    SLICE_X23Y174        net (fo=6, unset)            0.338     6.954    x8_mul/u5/n_44_shift_out_reg[47]_i_35__10
    SLICE_X23Y174        LUT6 (Prop_LUT6_I2_O)        0.037     6.991    x8_mul/u5/out_o1[0]_i_33__7/O
    SLICE_X24Y172        net (fo=1, unset)            0.254     7.245    x8_mul/u5/n_44_out_o1[0]_i_33__7
    SLICE_X24Y172        LUT6 (Prop_LUT6_I3_O)        0.037     7.282    x8_mul/u5/out_o1[0]_i_10__7/O
    SLICE_X24Y172        net (fo=1, unset)            0.210     7.492    x8_mul/u4/u1/I12
    SLICE_X24Y172        LUT6 (Prop_LUT6_I4_O)        0.035     7.527    x8_mul/u4/u1/out_o1[0]_i_2__7/O
    SLICE_X25Y172        net (fo=37, unset)           0.214     7.741    x8_mul/u4/u1/O2
    SLICE_X25Y172        LUT4 (Prop_LUT4_I2_O)        0.036     7.777    x8_mul/u4/u1/out_o1[22]_i_7__7/O
    SLICE_X26Y170        net (fo=22, unset)           0.343     8.120    x8_mul/u4/u1/n_44_out_o1[22]_i_7__7
    SLICE_X26Y170        LUT6 (Prop_LUT6_I3_O)        0.035     8.155    x8_mul/u4/u1/out_o1[4]_i_2__7/O
    SLICE_X24Y171        net (fo=1, unset)            0.458     8.613    x8_mul/u5/I27
    SLICE_X24Y171        LUT6 (Prop_LUT6_I5_O)        0.034     8.647    x8_mul/u5/out_o1[4]_i_1__16/O
    SLICE_X24Y171        net (fo=1, routed)           0.000     8.647    x8_mul/n_161_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X24Y171        net (fo=4354, routed)        1.802     7.874    x8_mul/clock_IBUF_BUFG
                         clock pessimism              0.510     8.384    
                         clock uncertainty           -0.035     8.349    
    SLICE_X24Y171        FDRE (Setup_FDRE_C_D)        0.061     8.410    x8_mul/out_o1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.410    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.235ns  (required time - arrival time)
  Source:                 x5_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x5_mul/out_o1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.291ns (22.809%)  route 4.369ns (77.191%))
  Logic Levels:           16  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 7.897 - 5.500 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.767ns, distribution 1.289ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.700ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X45Y147        net (fo=4354, routed)        2.056     3.003    x5_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_FDRE_C_Q)         0.155     3.158    x5_mul/u5/prod_reg[2]/Q
    SLICE_X45Y147        net (fo=10, unset)           0.582     3.740    x5_mul/u5/fract_denorm[2]
    SLICE_X45Y147        LUT6 (Prop_LUT6_I1_O)        0.034     3.774    x5_mul/u5/shift_out_reg[0]_i_39__4/O
    SLICE_X45Y146        net (fo=1, unset)            0.289     4.063    x5_mul/u5/n_44_shift_out_reg[0]_i_39__4
    SLICE_X45Y146        LUT6 (Prop_LUT6_I1_O)        0.037     4.100    x5_mul/u5/shift_out_reg[0]_i_27__4/O
    SLICE_X43Y146        net (fo=1, unset)            0.204     4.304    x5_mul/u5/n_44_shift_out_reg[0]_i_27__4
    SLICE_X43Y146        LUT6 (Prop_LUT6_I3_O)        0.037     4.341    x5_mul/u5/shift_out_reg[0]_i_14__4/O
    SLICE_X42Y146        net (fo=2, unset)            0.249     4.590    x5_mul/u5/n_44_shift_out_reg[0]_i_14__4
    SLICE_X42Y146        MUXF7 (Prop_MUXF7_S_O)       0.098     4.688    x5_mul/u5/out_o1_reg[29]_i_28__4/O
    SLICE_X40Y146        net (fo=3, unset)            0.226     4.914    x5_mul/u5/n_44_out_o1_reg[29]_i_28__4
    SLICE_X40Y146        LUT6 (Prop_LUT6_I5_O)        0.071     4.985    x5_mul/u5/out_o1[29]_i_25__7/O
    SLICE_X39Y146        net (fo=4, unset)            0.140     5.125    x5_mul/u5/n_44_out_o1[29]_i_25__7
    SLICE_X39Y146        LUT4 (Prop_LUT4_I0_O)        0.035     5.160    x5_mul/u5/out_o1[29]_i_13__4/O
    SLICE_X38Y146        net (fo=1, unset)            0.279     5.439    x5_mul/u5/n_44_out_o1[29]_i_13__4
    SLICE_X38Y146        CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     5.754    x5_mul/u5/out_o1_reg[29]_i_8__4/CO[7]
    SLICE_X38Y147        net (fo=1, unset)            0.000     5.754    x5_mul/u5/n_44_out_o1_reg[29]_i_8__4
    SLICE_X38Y147        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.859    x5_mul/u5/shift_out_reg[47]_i_33__7/O[0]
    SLICE_X38Y148        net (fo=5, unset)            0.307     6.166    x5_mul/u5/u4/exp_next_mi[8]
    SLICE_X38Y148        LUT6 (Prop_LUT6_I0_O)        0.081     6.247    x5_mul/u5/out_o1[29]_i_9__4/O
    SLICE_X39Y150        net (fo=11, unset)           0.212     6.459    x5_mul/u5/n_44_out_o1[29]_i_9__4
    SLICE_X39Y150        LUT5 (Prop_LUT5_I1_O)        0.035     6.494    x5_mul/u5/out_o1[0]_i_12__4/O
    SLICE_X40Y151        net (fo=34, unset)           0.354     6.848    x5_mul/u5/O8
    SLICE_X40Y151        LUT3 (Prop_LUT3_I0_O)        0.058     6.906    x5_mul/u5/out_o1[0]_i_24__4/O
    SLICE_X40Y151        net (fo=1, unset)            0.210     7.116    x5_mul/u5/n_44_out_o1[0]_i_24__4
    SLICE_X40Y151        LUT6 (Prop_LUT6_I0_O)        0.084     7.200    x5_mul/u5/out_o1[0]_i_7__4/O
    SLICE_X40Y152        net (fo=1, unset)            0.248     7.448    x5_mul/u4/u1/I11
    SLICE_X40Y152        LUT6 (Prop_LUT6_I1_O)        0.035     7.483    x5_mul/u4/u1/out_o1[0]_i_2__4/O
    SLICE_X40Y152        net (fo=37, unset)           0.291     7.774    x5_mul/u4/u1/O2
    SLICE_X40Y152        LUT4 (Prop_LUT4_I2_O)        0.037     7.811    x5_mul/u4/u1/out_o1[22]_i_7__4/O
    SLICE_X38Y153        net (fo=22, unset)           0.384     8.195    x5_mul/u4/u1/n_44_out_o1[22]_i_7__4
    SLICE_X38Y153        LUT6 (Prop_LUT6_I3_O)        0.037     8.232    x5_mul/u4/u1/out_o1[10]_i_2__4/O
    SLICE_X36Y151        net (fo=1, unset)            0.394     8.626    x5_mul/u5/I36
    SLICE_X36Y151        LUT6 (Prop_LUT6_I5_O)        0.037     8.663    x5_mul/u5/out_o1[10]_i_1__13/O
    SLICE_X36Y151        net (fo=1, routed)           0.000     8.663    x5_mul/n_166_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X36Y151        net (fo=4354, routed)        1.825     7.897    x5_mul/clock_IBUF_BUFG
                         clock pessimism              0.510     8.407    
                         clock uncertainty           -0.035     8.371    
    SLICE_X36Y151        FDRE (Setup_FDRE_C_D)        0.056     8.427    x5_mul/out_o1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                 -0.235    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x3_mul/out_o1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 1.247ns (21.850%)  route 4.460ns (78.150%))
  Logic Levels:           15  (CARRY8=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 7.801 - 5.500 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.767ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.700ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X3Y49        net (fo=4354, routed)        1.943     2.890    x3_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[3])
                                                      0.297     3.187    x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[3]
    SLICE_X21Y120        net (fo=14, unset)           0.495     3.682    x3_mul/u5/fract_denorm[20]
    SLICE_X21Y120        LUT6 (Prop_LUT6_I1_O)        0.035     3.717    x3_mul/u5/shift_out_reg[0]_i_29__2/O
    SLICE_X21Y121        net (fo=1, unset)            0.258     3.975    x3_mul/u5/n_44_shift_out_reg[0]_i_29__2
    SLICE_X21Y121        LUT6 (Prop_LUT6_I5_O)        0.035     4.010    x3_mul/u5/shift_out_reg[0]_i_14__2/O
    SLICE_X22Y124        net (fo=2, unset)            0.369     4.379    x3_mul/u5/n_44_shift_out_reg[0]_i_14__2
    SLICE_X22Y124        MUXF7 (Prop_MUXF7_S_O)       0.089     4.468    x3_mul/u5/out_o1_reg[29]_i_28__2/O
    SLICE_X23Y124        net (fo=3, unset)            0.213     4.681    x3_mul/u5/n_44_out_o1_reg[29]_i_28__2
    SLICE_X23Y124        LUT6 (Prop_LUT6_I5_O)        0.070     4.751    x3_mul/u5/out_o1[29]_i_25__5/O
    SLICE_X23Y125        net (fo=4, unset)            0.228     4.979    x3_mul/u5/n_44_out_o1[29]_i_25__5
    SLICE_X23Y125        LUT5 (Prop_LUT5_I1_O)        0.035     5.014    x3_mul/u5/out_o1[29]_i_12__11/O
    SLICE_X23Y126        net (fo=2, unset)            0.355     5.369    x3_mul/u5/n_44_out_o1[29]_i_12__11
    SLICE_X23Y126        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     5.553    x3_mul/u5/out_o1_reg[29]_i_8__2/CO[7]
    SLICE_X23Y127        net (fo=1, unset)            0.000     5.553    x3_mul/u5/n_44_out_o1_reg[29]_i_8__2
    SLICE_X23Y127        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.658    x3_mul/u5/shift_out_reg[47]_i_33__5/O[0]
    SLICE_X22Y129        net (fo=5, unset)            0.183     5.841    x3_mul/u5/u4/exp_next_mi[8]
    SLICE_X22Y129        LUT6 (Prop_LUT6_I0_O)        0.079     5.920    x3_mul/u5/out_o1[29]_i_9__2/O
    SLICE_X23Y130        net (fo=11, unset)           0.302     6.222    x3_mul/u5/n_44_out_o1[29]_i_9__2
    SLICE_X23Y130        LUT5 (Prop_LUT5_I1_O)        0.037     6.259    x3_mul/u5/out_o1[0]_i_12__2/O
    SLICE_X21Y130        net (fo=34, unset)           0.343     6.602    x3_mul/u5/O8
    SLICE_X21Y130        LUT4 (Prop_LUT4_I2_O)        0.056     6.658    x3_mul/u5/out_o1[0]_i_27__2/O
    SLICE_X21Y130        net (fo=1, unset)            0.398     7.056    x3_mul/u4/u1/I3
    SLICE_X21Y130        LUT6 (Prop_LUT6_I1_O)        0.082     7.138    x3_mul/u4/u1/out_o1[0]_i_8__2/O
    SLICE_X22Y133        net (fo=1, unset)            0.449     7.587    x3_mul/u4/u1/n_44_out_o1[0]_i_8__2
    SLICE_X22Y133        LUT6 (Prop_LUT6_I2_O)        0.035     7.622    x3_mul/u4/u1/out_o1[0]_i_2__2/O
    SLICE_X22Y132        net (fo=37, unset)           0.161     7.783    x3_mul/u4/u1/O2
    SLICE_X22Y132        LUT4 (Prop_LUT4_I2_O)        0.036     7.819    x3_mul/u4/u1/out_o1[22]_i_7__2/O
    SLICE_X22Y133        net (fo=22, unset)           0.237     8.056    x3_mul/u4/u1/n_44_out_o1[22]_i_7__2
    SLICE_X22Y133        LUT6 (Prop_LUT6_I3_O)        0.035     8.091    x3_mul/u4/u1/out_o1[15]_i_2__2/O
    SLICE_X23Y134        net (fo=1, unset)            0.469     8.560    x3_mul/u5/I41
    SLICE_X23Y134        LUT6 (Prop_LUT6_I5_O)        0.037     8.597    x3_mul/u5/out_o1[15]_i_1__11/O
    SLICE_X23Y134        net (fo=1, routed)           0.000     8.597    x3_mul/n_171_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X23Y134        net (fo=4354, routed)        1.729     7.801    x3_mul/clock_IBUF_BUFG
                         clock pessimism              0.543     8.344    
                         clock uncertainty           -0.035     8.308    
    SLICE_X23Y134        FDRE (Setup_FDRE_C_D)        0.056     8.364    x3_mul/out_o1_reg[15]
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 a4_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a4_add/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 1.775ns (31.250%)  route 3.905ns (68.750%))
  Logic Levels:           20  (CARRY8=4 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 7.887 - 5.500 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.767ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.700ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X28Y159        net (fo=4354, routed)        2.018     2.965    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y159        FDRE (Prop_FDRE_C_Q)         0.156     3.121    a4_add/fract_out_q_reg[5]/Q
    SLICE_X29Y158        net (fo=8, unset)            0.431     3.552    a4_add/u4/u7/Q[5]
    SLICE_X29Y158        LUT6 (Prop_LUT6_I1_O)        0.035     3.587    a4_add/u4/u7/shift_out_reg[47]_i_55__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.140     3.727    a4_add/u4/u7/n_44_shift_out_reg[47]_i_55__3
    SLICE_X28Y158        LUT6 (Prop_LUT6_I0_O)        0.035     3.762    a4_add/u4/u7/shift_out_reg[47]_i_46__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.092     3.854    a4_add/u4/u7/n_44_shift_out_reg[47]_i_46__3
    SLICE_X28Y158        LUT5 (Prop_LUT5_I0_O)        0.035     3.889    a4_add/u4/u7/shift_out_reg[47]_i_38__14/O
    SLICE_X27Y160        net (fo=2, unset)            0.249     4.138    a4_add/u4/u7/O3
    SLICE_X27Y160        LUT6 (Prop_LUT6_I1_O)        0.035     4.173    a4_add/u4/u7/shift_out_reg[47]_i_26__14/O
    SLICE_X27Y160        net (fo=4, unset)            0.298     4.471    a4_add/n_44_u4
    SLICE_X27Y160        LUT2 (Prop_LUT2_I1_O)        0.035     4.506    a4_add/out_o1[29]_i_29__12/O
    SLICE_X27Y159        net (fo=2, unset)            0.239     4.745    a4_add/n_44_out_o1[29]_i_29__12
    SLICE_X27Y159        LUT6 (Prop_LUT6_I1_O)        0.034     4.779    a4_add/out_o1[29]_i_24__12/O
    SLICE_X27Y160        net (fo=2, unset)            0.275     5.054    a4_add/n_44_out_o1[29]_i_24__12
    SLICE_X27Y160        LUT3 (Prop_LUT3_I1_O)        0.036     5.090    a4_add/out_o1[29]_i_10__3/O
    SLICE_X27Y161        net (fo=2, unset)            0.196     5.286    a4_add/n_44_out_o1[29]_i_10__3
    SLICE_X27Y161        LUT6 (Prop_LUT6_I3_O)        0.035     5.321    a4_add/out_o1[29]_i_16__12/O
    SLICE_X27Y161        net (fo=1, routed)           0.000     5.321    a4_add/n_44_out_o1[29]_i_16__12
    SLICE_X27Y161        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.565    a4_add/out_o1_reg[29]_i_6__3/CO[7]
    SLICE_X27Y162        net (fo=1, unset)            0.000     5.565    a4_add/n_44_out_o1_reg[29]_i_6__3
    SLICE_X27Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.670    a4_add/shift_out_reg[47]_i_30__12/O[0]
    SLICE_X27Y162        net (fo=5, unset)            0.216     5.886    a4_add/u4/u7/I10[0]
    SLICE_X27Y162        LUT3 (Prop_LUT3_I0_O)        0.071     5.957    a4_add/u4/u7/shift_out_reg[47]_i_28__14/O
    SLICE_X28Y163        net (fo=37, unset)           0.263     6.220    a4_add/u4/u7/O11
    SLICE_X28Y163        LUT5 (Prop_LUT5_I4_O)        0.036     6.256    a4_add/u4/u7/shift_out_reg[47]_i_40__3/O
    SLICE_X28Y162        net (fo=1, unset)            0.205     6.461    a4_add/u4/u7/n_44_shift_out_reg[47]_i_40__3
    SLICE_X28Y162        LUT5 (Prop_LUT5_I2_O)        0.057     6.518    a4_add/u4/u7/shift_out_reg[47]_i_27__12/O
    SLICE_X29Y162        net (fo=28, unset)           0.365     6.883    a4_add/u4/u7/n_44_shift_out_reg[47]_i_27__12
    SLICE_X29Y162        LUT4 (Prop_LUT4_I2_O)        0.085     6.968    a4_add/u4/u7/out_o1[15]_i_10__14/O
    SLICE_X29Y162        net (fo=1, routed)           0.000     6.968    a4_add/u4/u7/p_0_in51_in[8]
    SLICE_X29Y162        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     7.339    a4_add/u4/u7/out_o1_reg[15]_i_2__3/CO[7]
    SLICE_X29Y163        net (fo=1, unset)            0.000     7.339    a4_add/u4/u7/n_44_out_o1_reg[15]_i_2__3
    SLICE_X29Y163        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.521    a4_add/u4/u7/out_o1_reg[21]_i_6/O[7]
    SLICE_X29Y166        net (fo=11, unset)           0.190     7.711    a4_add/u4/u7/fract_out_pl1[23]
    SLICE_X29Y166        LUT6 (Prop_LUT6_I4_O)        0.079     7.790    a4_add/u4/u7/out_o1[27]_i_2__14/O
    SLICE_X28Y164        net (fo=4, unset)            0.357     8.147    a4_add/u4/u7/n_44_out_o1[27]_i_2__14
    SLICE_X28Y164        LUT5 (Prop_LUT5_I0_O)        0.035     8.182    a4_add/u4/u7/out_o1[21]_i_3__12/O
    SLICE_X30Y164        net (fo=24, unset)           0.268     8.450    a4_add/u4/u7/O13
    SLICE_X30Y164        LUT5 (Prop_LUT5_I0_O)        0.037     8.487    a4_add/u4/u7/out_o1[22]_i_2__3/O
    SLICE_X30Y165        net (fo=1, unset)            0.121     8.608    a4_add/u0/I4
    SLICE_X30Y165        LUT6 (Prop_LUT6_I2_O)        0.037     8.645    a4_add/u0/out_o1[22]_i_1__12/O
    SLICE_X30Y165        net (fo=1, routed)           0.000     8.645    a4_add/n_47_u0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X30Y165        net (fo=4354, routed)        1.815     7.887    a4_add/clock_IBUF_BUFG
                         clock pessimism              0.510     8.397    
                         clock uncertainty           -0.035     8.362    
    SLICE_X30Y165        FDRE (Setup_FDRE_C_D)        0.056     8.418    a4_add/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x3_mul/out_o1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.245ns (21.854%)  route 4.452ns (78.146%))
  Logic Levels:           15  (CARRY8=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 7.801 - 5.500 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.767ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.700ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X3Y49        net (fo=4354, routed)        1.943     2.890    x3_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[3])
                                                      0.297     3.187    x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[3]
    SLICE_X21Y120        net (fo=14, unset)           0.495     3.682    x3_mul/u5/fract_denorm[20]
    SLICE_X21Y120        LUT6 (Prop_LUT6_I1_O)        0.035     3.717    x3_mul/u5/shift_out_reg[0]_i_29__2/O
    SLICE_X21Y121        net (fo=1, unset)            0.258     3.975    x3_mul/u5/n_44_shift_out_reg[0]_i_29__2
    SLICE_X21Y121        LUT6 (Prop_LUT6_I5_O)        0.035     4.010    x3_mul/u5/shift_out_reg[0]_i_14__2/O
    SLICE_X22Y124        net (fo=2, unset)            0.369     4.379    x3_mul/u5/n_44_shift_out_reg[0]_i_14__2
    SLICE_X22Y124        MUXF7 (Prop_MUXF7_S_O)       0.089     4.468    x3_mul/u5/out_o1_reg[29]_i_28__2/O
    SLICE_X23Y124        net (fo=3, unset)            0.213     4.681    x3_mul/u5/n_44_out_o1_reg[29]_i_28__2
    SLICE_X23Y124        LUT6 (Prop_LUT6_I5_O)        0.070     4.751    x3_mul/u5/out_o1[29]_i_25__5/O
    SLICE_X23Y125        net (fo=4, unset)            0.228     4.979    x3_mul/u5/n_44_out_o1[29]_i_25__5
    SLICE_X23Y125        LUT5 (Prop_LUT5_I1_O)        0.035     5.014    x3_mul/u5/out_o1[29]_i_12__11/O
    SLICE_X23Y126        net (fo=2, unset)            0.355     5.369    x3_mul/u5/n_44_out_o1[29]_i_12__11
    SLICE_X23Y126        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     5.553    x3_mul/u5/out_o1_reg[29]_i_8__2/CO[7]
    SLICE_X23Y127        net (fo=1, unset)            0.000     5.553    x3_mul/u5/n_44_out_o1_reg[29]_i_8__2
    SLICE_X23Y127        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.658    x3_mul/u5/shift_out_reg[47]_i_33__5/O[0]
    SLICE_X22Y129        net (fo=5, unset)            0.183     5.841    x3_mul/u5/u4/exp_next_mi[8]
    SLICE_X22Y129        LUT6 (Prop_LUT6_I0_O)        0.079     5.920    x3_mul/u5/out_o1[29]_i_9__2/O
    SLICE_X23Y130        net (fo=11, unset)           0.302     6.222    x3_mul/u5/n_44_out_o1[29]_i_9__2
    SLICE_X23Y130        LUT5 (Prop_LUT5_I1_O)        0.037     6.259    x3_mul/u5/out_o1[0]_i_12__2/O
    SLICE_X21Y130        net (fo=34, unset)           0.343     6.602    x3_mul/u5/O8
    SLICE_X21Y130        LUT4 (Prop_LUT4_I2_O)        0.056     6.658    x3_mul/u5/out_o1[0]_i_27__2/O
    SLICE_X21Y130        net (fo=1, unset)            0.398     7.056    x3_mul/u4/u1/I3
    SLICE_X21Y130        LUT6 (Prop_LUT6_I1_O)        0.082     7.138    x3_mul/u4/u1/out_o1[0]_i_8__2/O
    SLICE_X22Y133        net (fo=1, unset)            0.449     7.587    x3_mul/u4/u1/n_44_out_o1[0]_i_8__2
    SLICE_X22Y133        LUT6 (Prop_LUT6_I2_O)        0.035     7.622    x3_mul/u4/u1/out_o1[0]_i_2__2/O
    SLICE_X22Y132        net (fo=37, unset)           0.161     7.783    x3_mul/u4/u1/O2
    SLICE_X22Y132        LUT4 (Prop_LUT4_I2_O)        0.036     7.819    x3_mul/u4/u1/out_o1[22]_i_7__2/O
    SLICE_X22Y133        net (fo=22, unset)           0.238     8.057    x3_mul/u4/u1/n_44_out_o1[22]_i_7__2
    SLICE_X22Y133        LUT6 (Prop_LUT6_I3_O)        0.035     8.092    x3_mul/u4/u1/out_o1[13]_i_2__2/O
    SLICE_X23Y134        net (fo=1, unset)            0.460     8.552    x3_mul/u5/I39
    SLICE_X23Y134        LUT6 (Prop_LUT6_I5_O)        0.035     8.587    x3_mul/u5/out_o1[13]_i_1__11/O
    SLICE_X23Y134        net (fo=1, routed)           0.000     8.587    x3_mul/n_169_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X23Y134        net (fo=4354, routed)        1.729     7.801    x3_mul/clock_IBUF_BUFG
                         clock pessimism              0.543     8.344    
                         clock uncertainty           -0.035     8.308    
    SLICE_X23Y134        FDRE (Setup_FDRE_C_D)        0.054     8.362    x3_mul/out_o1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x3_mul/out_o1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.247ns (21.831%)  route 4.465ns (78.169%))
  Logic Levels:           15  (CARRY8=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 7.872 - 5.500 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.767ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.700ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X3Y49        net (fo=4354, routed)        1.943     2.890    x3_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[3])
                                                      0.297     3.187    x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[3]
    SLICE_X21Y120        net (fo=14, unset)           0.495     3.682    x3_mul/u5/fract_denorm[20]
    SLICE_X21Y120        LUT6 (Prop_LUT6_I1_O)        0.035     3.717    x3_mul/u5/shift_out_reg[0]_i_29__2/O
    SLICE_X21Y121        net (fo=1, unset)            0.258     3.975    x3_mul/u5/n_44_shift_out_reg[0]_i_29__2
    SLICE_X21Y121        LUT6 (Prop_LUT6_I5_O)        0.035     4.010    x3_mul/u5/shift_out_reg[0]_i_14__2/O
    SLICE_X22Y124        net (fo=2, unset)            0.369     4.379    x3_mul/u5/n_44_shift_out_reg[0]_i_14__2
    SLICE_X22Y124        MUXF7 (Prop_MUXF7_S_O)       0.089     4.468    x3_mul/u5/out_o1_reg[29]_i_28__2/O
    SLICE_X23Y124        net (fo=3, unset)            0.213     4.681    x3_mul/u5/n_44_out_o1_reg[29]_i_28__2
    SLICE_X23Y124        LUT6 (Prop_LUT6_I5_O)        0.070     4.751    x3_mul/u5/out_o1[29]_i_25__5/O
    SLICE_X23Y125        net (fo=4, unset)            0.228     4.979    x3_mul/u5/n_44_out_o1[29]_i_25__5
    SLICE_X23Y125        LUT5 (Prop_LUT5_I1_O)        0.035     5.014    x3_mul/u5/out_o1[29]_i_12__11/O
    SLICE_X23Y126        net (fo=2, unset)            0.355     5.369    x3_mul/u5/n_44_out_o1[29]_i_12__11
    SLICE_X23Y126        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     5.553    x3_mul/u5/out_o1_reg[29]_i_8__2/CO[7]
    SLICE_X23Y127        net (fo=1, unset)            0.000     5.553    x3_mul/u5/n_44_out_o1_reg[29]_i_8__2
    SLICE_X23Y127        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.658    x3_mul/u5/shift_out_reg[47]_i_33__5/O[0]
    SLICE_X22Y129        net (fo=5, unset)            0.183     5.841    x3_mul/u5/u4/exp_next_mi[8]
    SLICE_X22Y129        LUT6 (Prop_LUT6_I0_O)        0.079     5.920    x3_mul/u5/out_o1[29]_i_9__2/O
    SLICE_X23Y130        net (fo=11, unset)           0.302     6.222    x3_mul/u5/n_44_out_o1[29]_i_9__2
    SLICE_X23Y130        LUT5 (Prop_LUT5_I1_O)        0.037     6.259    x3_mul/u5/out_o1[0]_i_12__2/O
    SLICE_X21Y130        net (fo=34, unset)           0.343     6.602    x3_mul/u5/O8
    SLICE_X21Y130        LUT4 (Prop_LUT4_I2_O)        0.056     6.658    x3_mul/u5/out_o1[0]_i_27__2/O
    SLICE_X21Y130        net (fo=1, unset)            0.398     7.056    x3_mul/u4/u1/I3
    SLICE_X21Y130        LUT6 (Prop_LUT6_I1_O)        0.082     7.138    x3_mul/u4/u1/out_o1[0]_i_8__2/O
    SLICE_X22Y133        net (fo=1, unset)            0.449     7.587    x3_mul/u4/u1/n_44_out_o1[0]_i_8__2
    SLICE_X22Y133        LUT6 (Prop_LUT6_I2_O)        0.035     7.622    x3_mul/u4/u1/out_o1[0]_i_2__2/O
    SLICE_X22Y132        net (fo=37, unset)           0.161     7.783    x3_mul/u4/u1/O2
    SLICE_X22Y132        LUT4 (Prop_LUT4_I2_O)        0.036     7.819    x3_mul/u4/u1/out_o1[22]_i_7__2/O
    SLICE_X23Y135        net (fo=22, unset)           0.489     8.308    x3_mul/u4/u1/n_44_out_o1[22]_i_7__2
    SLICE_X23Y135        LUT6 (Prop_LUT6_I3_O)        0.037     8.345    x3_mul/u4/u1/out_o1[20]_i_2__2/O
    SLICE_X24Y135        net (fo=1, unset)            0.222     8.567    x3_mul/u5/I46
    SLICE_X24Y135        LUT6 (Prop_LUT6_I5_O)        0.035     8.602    x3_mul/u5/out_o1[20]_i_1__11/O
    SLICE_X24Y135        net (fo=1, routed)           0.000     8.602    x3_mul/n_176_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X24Y135        net (fo=4354, routed)        1.800     7.872    x3_mul/clock_IBUF_BUFG
                         clock pessimism              0.494     8.366    
                         clock uncertainty           -0.035     8.330    
    SLICE_X24Y135        FDRE (Setup_FDRE_C_D)        0.054     8.384    x3_mul/out_o1_reg[20]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 a1_add/opa_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a1_add/u1/fractb_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 1.609ns (28.468%)  route 4.043ns (71.532%))
  Logic Levels:           15  (CARRY8=4 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 7.901 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.700ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X34Y142        net (fo=4354, routed)        2.043     2.990    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y142        FDRE (Prop_FDRE_C_Q)         0.156     3.146    a1_add/opa_r_reg[26]/Q
    SLICE_X35Y142        net (fo=8, unset)            0.440     3.586    a1_add/expa[3]
    SLICE_X35Y142        LUT4 (Prop_LUT4_I0_O)        0.066     3.652    a1_add/fracta_out[25]_i_9__0/O
    SLICE_X35Y142        net (fo=1, routed)           0.000     3.652    a1_add/n_44_fracta_out[25]_i_9__0
    SLICE_X35Y142        CARRY8 (Prop_CARRY8_DI[1]_CO[3])
                                                      0.188     3.840    a1_add/fracta_out_reg[25]_i_4__0/CO[3]
    SLICE_X34Y141        net (fo=162, unset)          0.214     4.054    a1_add/expa_lt_expb
    SLICE_X34Y141        LUT3 (Prop_LUT3_I1_O)        0.075     4.129    a1_add/fracta_out[26]_i_11__0/O
    SLICE_X35Y141        net (fo=1, unset)            0.331     4.460    a1_add/n_44_fracta_out[26]_i_11__0
    SLICE_X35Y141        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.318     4.778    a1_add/fracta_out_reg[26]_i_7__0/O[7]
    SLICE_X35Y139        net (fo=6, unset)            0.122     4.900    a1_add/u1/O[7]
    SLICE_X35Y139        LUT2 (Prop_LUT2_I1_O)        0.081     4.981    a1_add/u1/fracta_out[26]_i_9__0/O
    SLICE_X35Y138        net (fo=3, unset)            0.303     5.284    a1_add/u1/n_44_fracta_out[26]_i_9__0
    SLICE_X35Y138        LUT6 (Prop_LUT6_I5_O)        0.035     5.319    a1_add/u1/fracta_out[25]_i_15__0/O
    SLICE_X35Y134        net (fo=7, unset)            0.415     5.734    a1_add/u1/n_44_fracta_out[25]_i_15__0
    SLICE_X35Y134        LUT2 (Prop_LUT2_I1_O)        0.057     5.791    a1_add/u1/fracta_out[25]_i_6__0/O
    SLICE_X38Y131        net (fo=28, unset)           0.375     6.166    a1_add/u1/n_44_fracta_out[25]_i_6__0
    SLICE_X38Y131        LUT6 (Prop_LUT6_I2_O)        0.084     6.250    a1_add/u1/fracta_out[5]_i_6__0/O
    SLICE_X38Y133        net (fo=3, unset)            0.127     6.377    a1_add/u1/O37
    SLICE_X38Y133        LUT5 (Prop_LUT5_I4_O)        0.035     6.412    a1_add/u1/fracta_out[9]_i_5__0/O
    SLICE_X38Y133        net (fo=2, unset)            0.423     6.835    a1_add/u1/n_44_fracta_out[9]_i_5__0
    SLICE_X38Y133        LUT5 (Prop_LUT5_I1_O)        0.037     6.872    a1_add/u1/fracta_out[9]_i_4__0/O
    SLICE_X37Y134        net (fo=1, unset)            0.262     7.134    a1_add/u1/n_44_fracta_out[9]_i_4__0
    SLICE_X37Y134        LUT5 (Prop_LUT5_I3_O)        0.035     7.169    a1_add/u1/fracta_out[9]_i_2__0/O
    SLICE_X37Y134        net (fo=4, unset)            0.406     7.575    a1_add/n_64_u1
    SLICE_X37Y134        LUT6 (Prop_LUT6_I3_O)        0.035     7.610    a1_add/sign_i_19__0/O
    SLICE_X37Y135        net (fo=1, unset)            0.240     7.850    a1_add/n_44_sign_i_19__0
    SLICE_X37Y135        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     8.034    a1_add/sign_reg_i_3__0/CO[7]
    SLICE_X37Y136        net (fo=1, unset)            0.000     8.034    a1_add/n_44_sign_reg_i_3__0
    SLICE_X37Y136        CARRY8 (Prop_CARRY8_CI_CO[5])
                                                      0.123     8.157    a1_add/sign_reg_i_2__0/CO[5]
    SLICE_X36Y135        net (fo=55, unset)           0.385     8.542    a1_add/u1/CO[0]
    SLICE_X36Y135        LUT5 (Prop_LUT5_I1_O)        0.100     8.642    a1_add/u1/fractb_out[18]_i_1__0/O
    SLICE_X36Y135        net (fo=1, routed)           0.000     8.642    a1_add/u1/fractb_s[18]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X36Y135        net (fo=4354, routed)        1.829     7.901    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism              0.510     8.411    
                         clock uncertainty           -0.035     8.376    
    SLICE_X36Y135        FDRE (Setup_FDRE_C_D)        0.052     8.428    a1_add/u1/fractb_out_reg[18]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.204ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/out_o1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.739ns (31.441%)  route 3.792ns (68.559%))
  Logic Levels:           16  (CARRY8=5 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.803 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.700ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X4Y71        net (fo=4354, routed)        2.043     2.990    x8_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y71        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[29])
                                                      0.301     3.291    x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[29]
    SLICE_X25Y180        net (fo=15, unset)           0.502     3.793    x8_mul/u5/fract_denorm[46]
    SLICE_X25Y180        LUT3 (Prop_LUT3_I0_O)        0.056     3.849    x8_mul/u5/shift_out_reg[47]_i_25__7/O
    SLICE_X25Y180        net (fo=2, unset)            0.308     4.157    x8_mul/u5/n_44_shift_out_reg[47]_i_25__7
    SLICE_X25Y180        LUT5 (Prop_LUT5_I0_O)        0.102     4.259    x8_mul/u5/shift_out_reg[47]_i_10__18/O
    SLICE_X26Y180        net (fo=6, unset)            0.243     4.502    x8_mul/u5/n_44_shift_out_reg[47]_i_10__18
    SLICE_X26Y180        LUT6 (Prop_LUT6_I4_O)        0.084     4.586    x8_mul/u5/shift_out_reg[19]_i_5__7/O
    SLICE_X24Y181        net (fo=5, unset)            0.476     5.062    x8_mul/u5/n_44_shift_out_reg[19]_i_5__7
    SLICE_X24Y181        LUT6 (Prop_LUT6_I2_O)        0.037     5.099    x8_mul/u5/out_o1[29]_i_23__10/O
    SLICE_X23Y181        net (fo=3, unset)            0.146     5.245    x8_mul/u5/n_44_out_o1[29]_i_23__10
    SLICE_X23Y181        LUT5 (Prop_LUT5_I4_O)        0.037     5.282    x8_mul/u5/out_o1[29]_i_10__16/O
    SLICE_X23Y180        net (fo=1, unset)            0.251     5.533    x8_mul/u5/n_44_out_o1[29]_i_10__16
    SLICE_X23Y180        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     5.694    x8_mul/u5/out_o1_reg[29]_i_8__7/CO[7]
    SLICE_X23Y181        net (fo=1, unset)            0.000     5.694    x8_mul/u5/n_44_out_o1_reg[29]_i_8__7
    SLICE_X23Y181        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.799    x8_mul/u5/shift_out_reg[47]_i_33__10/O[0]
    SLICE_X23Y179        net (fo=5, unset)            0.347     6.146    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X23Y179        LUT6 (Prop_LUT6_I0_O)        0.079     6.225    x8_mul/u5/out_o1[29]_i_9__7/O
    SLICE_X27Y173        net (fo=11, unset)           0.356     6.581    x8_mul/u5/n_44_out_o1[29]_i_9__7
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.616    x8_mul/u5/shift_out_reg[47]_i_35__10/O
    SLICE_X27Y173        net (fo=6, unset)            0.176     6.792    x8_mul/u5/n_44_shift_out_reg[47]_i_35__10
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.827    x8_mul/u5/out_o1[0]_i_14__7/O
    SLICE_X27Y171        net (fo=2, unset)            0.118     6.945    x8_mul/u5/n_44_out_o1[0]_i_14__7
    SLICE_X27Y171        LUT4 (Prop_LUT4_I3_O)        0.036     6.981    x8_mul/u5/out_o1[0]_i_3__11/O
    SLICE_X26Y171        net (fo=2, unset)            0.163     7.144    x8_mul/u4/u7/p_0_in51_in[0]
    SLICE_X26Y171        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.474    x8_mul/u4/u7/out_o1_reg[0]_i_4__7/CO[7]
    SLICE_X26Y172        net (fo=1, unset)            0.000     7.474    x8_mul/u4/u7/n_44_out_o1_reg[0]_i_4__7
    SLICE_X26Y172        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.517    x8_mul/u4/u7/out_o1_reg[15]_i_3__7/CO[7]
    SLICE_X26Y173        net (fo=1, unset)            0.000     7.517    x8_mul/u4/u7/n_44_out_o1_reg[15]_i_3__7
    SLICE_X26Y173        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.699    x8_mul/u4/u7/out_o1_reg[25]_i_2__7/O[7]
    SLICE_X22Y174        net (fo=13, unset)           0.272     7.971    x8_mul/u5/fract_out_pl1[1]
    SLICE_X22Y174        LUT6 (Prop_LUT6_I1_O)        0.079     8.050    x8_mul/u5/out_o1[21]_i_4__15/O
    SLICE_X23Y171        net (fo=23, unset)           0.434     8.484    x8_mul/u5/n_44_out_o1[21]_i_4__15
    SLICE_X23Y171        LUT6 (Prop_LUT6_I1_O)        0.037     8.521    x8_mul/u5/out_o1[17]_i_1__16/O
    SLICE_X23Y171        net (fo=1, routed)           0.000     8.521    x8_mul/n_173_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X23Y171        net (fo=4354, routed)        1.731     7.803    x8_mul/clock_IBUF_BUFG
                         clock pessimism              0.493     8.296    
                         clock uncertainty           -0.035     8.261    
    SLICE_X23Y171        FDRE (Setup_FDRE_C_D)        0.056     8.317    x8_mul/out_o1_reg[17]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -0.204    

Slack (VIOLATED) :        -0.198ns  (required time - arrival time)
  Source:                 a1_add/opa_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a1_add/u1/fractb_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.608ns (28.435%)  route 4.047ns (71.565%))
  Logic Levels:           15  (CARRY8=4 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 7.921 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.700ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X34Y142        net (fo=4354, routed)        2.043     2.990    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y142        FDRE (Prop_FDRE_C_Q)         0.156     3.146    a1_add/opa_r_reg[26]/Q
    SLICE_X35Y142        net (fo=8, unset)            0.440     3.586    a1_add/expa[3]
    SLICE_X35Y142        LUT4 (Prop_LUT4_I0_O)        0.066     3.652    a1_add/fracta_out[25]_i_9__0/O
    SLICE_X35Y142        net (fo=1, routed)           0.000     3.652    a1_add/n_44_fracta_out[25]_i_9__0
    SLICE_X35Y142        CARRY8 (Prop_CARRY8_DI[1]_CO[3])
                                                      0.188     3.840    a1_add/fracta_out_reg[25]_i_4__0/CO[3]
    SLICE_X34Y141        net (fo=162, unset)          0.214     4.054    a1_add/expa_lt_expb
    SLICE_X34Y141        LUT3 (Prop_LUT3_I1_O)        0.075     4.129    a1_add/fracta_out[26]_i_11__0/O
    SLICE_X35Y141        net (fo=1, unset)            0.331     4.460    a1_add/n_44_fracta_out[26]_i_11__0
    SLICE_X35Y141        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.318     4.778    a1_add/fracta_out_reg[26]_i_7__0/O[7]
    SLICE_X35Y139        net (fo=6, unset)            0.122     4.900    a1_add/u1/O[7]
    SLICE_X35Y139        LUT2 (Prop_LUT2_I1_O)        0.081     4.981    a1_add/u1/fracta_out[26]_i_9__0/O
    SLICE_X35Y138        net (fo=3, unset)            0.303     5.284    a1_add/u1/n_44_fracta_out[26]_i_9__0
    SLICE_X35Y138        LUT6 (Prop_LUT6_I5_O)        0.035     5.319    a1_add/u1/fracta_out[25]_i_15__0/O
    SLICE_X35Y134        net (fo=7, unset)            0.415     5.734    a1_add/u1/n_44_fracta_out[25]_i_15__0
    SLICE_X35Y134        LUT2 (Prop_LUT2_I1_O)        0.057     5.791    a1_add/u1/fracta_out[25]_i_6__0/O
    SLICE_X38Y131        net (fo=28, unset)           0.375     6.166    a1_add/u1/n_44_fracta_out[25]_i_6__0
    SLICE_X38Y131        LUT6 (Prop_LUT6_I2_O)        0.084     6.250    a1_add/u1/fracta_out[5]_i_6__0/O
    SLICE_X38Y133        net (fo=3, unset)            0.127     6.377    a1_add/u1/O37
    SLICE_X38Y133        LUT5 (Prop_LUT5_I4_O)        0.035     6.412    a1_add/u1/fracta_out[9]_i_5__0/O
    SLICE_X38Y133        net (fo=2, unset)            0.423     6.835    a1_add/u1/n_44_fracta_out[9]_i_5__0
    SLICE_X38Y133        LUT5 (Prop_LUT5_I1_O)        0.037     6.872    a1_add/u1/fracta_out[9]_i_4__0/O
    SLICE_X37Y134        net (fo=1, unset)            0.262     7.134    a1_add/u1/n_44_fracta_out[9]_i_4__0
    SLICE_X37Y134        LUT5 (Prop_LUT5_I3_O)        0.035     7.169    a1_add/u1/fracta_out[9]_i_2__0/O
    SLICE_X37Y134        net (fo=4, unset)            0.406     7.575    a1_add/n_64_u1
    SLICE_X37Y134        LUT6 (Prop_LUT6_I3_O)        0.035     7.610    a1_add/sign_i_19__0/O
    SLICE_X37Y135        net (fo=1, unset)            0.240     7.850    a1_add/n_44_sign_i_19__0
    SLICE_X37Y135        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     8.034    a1_add/sign_reg_i_3__0/CO[7]
    SLICE_X37Y136        net (fo=1, unset)            0.000     8.034    a1_add/n_44_sign_reg_i_3__0
    SLICE_X37Y136        CARRY8 (Prop_CARRY8_CI_CO[5])
                                                      0.123     8.157    a1_add/sign_reg_i_2__0/CO[5]
    SLICE_X38Y135        net (fo=55, unset)           0.389     8.546    a1_add/u1/CO[0]
    SLICE_X38Y135        LUT3 (Prop_LUT3_I1_O)        0.099     8.645    a1_add/u1/fractb_out[19]_i_1__0/O
    SLICE_X38Y135        net (fo=1, routed)           0.000     8.645    a1_add/u1/fractb_s[19]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X38Y135        net (fo=4354, routed)        1.849     7.921    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism              0.510     8.431    
                         clock uncertainty           -0.035     8.395    
    SLICE_X38Y135        FDRE (Setup_FDRE_C_D)        0.051     8.446    a1_add/u1/fractb_out_reg[19]
  -------------------------------------------------------------------
                         required time                          8.446    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 -0.198    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/out_o1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 1.739ns (31.487%)  route 3.784ns (68.513%))
  Logic Levels:           16  (CARRY8=5 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 7.802 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.700ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X4Y71        net (fo=4354, routed)        2.043     2.990    x8_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y71        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[29])
                                                      0.301     3.291    x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[29]
    SLICE_X25Y180        net (fo=15, unset)           0.502     3.793    x8_mul/u5/fract_denorm[46]
    SLICE_X25Y180        LUT3 (Prop_LUT3_I0_O)        0.056     3.849    x8_mul/u5/shift_out_reg[47]_i_25__7/O
    SLICE_X25Y180        net (fo=2, unset)            0.308     4.157    x8_mul/u5/n_44_shift_out_reg[47]_i_25__7
    SLICE_X25Y180        LUT5 (Prop_LUT5_I0_O)        0.102     4.259    x8_mul/u5/shift_out_reg[47]_i_10__18/O
    SLICE_X26Y180        net (fo=6, unset)            0.243     4.502    x8_mul/u5/n_44_shift_out_reg[47]_i_10__18
    SLICE_X26Y180        LUT6 (Prop_LUT6_I4_O)        0.084     4.586    x8_mul/u5/shift_out_reg[19]_i_5__7/O
    SLICE_X24Y181        net (fo=5, unset)            0.476     5.062    x8_mul/u5/n_44_shift_out_reg[19]_i_5__7
    SLICE_X24Y181        LUT6 (Prop_LUT6_I2_O)        0.037     5.099    x8_mul/u5/out_o1[29]_i_23__10/O
    SLICE_X23Y181        net (fo=3, unset)            0.146     5.245    x8_mul/u5/n_44_out_o1[29]_i_23__10
    SLICE_X23Y181        LUT5 (Prop_LUT5_I4_O)        0.037     5.282    x8_mul/u5/out_o1[29]_i_10__16/O
    SLICE_X23Y180        net (fo=1, unset)            0.251     5.533    x8_mul/u5/n_44_out_o1[29]_i_10__16
    SLICE_X23Y180        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     5.694    x8_mul/u5/out_o1_reg[29]_i_8__7/CO[7]
    SLICE_X23Y181        net (fo=1, unset)            0.000     5.694    x8_mul/u5/n_44_out_o1_reg[29]_i_8__7
    SLICE_X23Y181        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.799    x8_mul/u5/shift_out_reg[47]_i_33__10/O[0]
    SLICE_X23Y179        net (fo=5, unset)            0.347     6.146    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X23Y179        LUT6 (Prop_LUT6_I0_O)        0.079     6.225    x8_mul/u5/out_o1[29]_i_9__7/O
    SLICE_X27Y173        net (fo=11, unset)           0.356     6.581    x8_mul/u5/n_44_out_o1[29]_i_9__7
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.616    x8_mul/u5/shift_out_reg[47]_i_35__10/O
    SLICE_X27Y173        net (fo=6, unset)            0.176     6.792    x8_mul/u5/n_44_shift_out_reg[47]_i_35__10
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.827    x8_mul/u5/out_o1[0]_i_14__7/O
    SLICE_X27Y171        net (fo=2, unset)            0.118     6.945    x8_mul/u5/n_44_out_o1[0]_i_14__7
    SLICE_X27Y171        LUT4 (Prop_LUT4_I3_O)        0.036     6.981    x8_mul/u5/out_o1[0]_i_3__11/O
    SLICE_X26Y171        net (fo=2, unset)            0.163     7.144    x8_mul/u4/u7/p_0_in51_in[0]
    SLICE_X26Y171        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.474    x8_mul/u4/u7/out_o1_reg[0]_i_4__7/CO[7]
    SLICE_X26Y172        net (fo=1, unset)            0.000     7.474    x8_mul/u4/u7/n_44_out_o1_reg[0]_i_4__7
    SLICE_X26Y172        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.517    x8_mul/u4/u7/out_o1_reg[15]_i_3__7/CO[7]
    SLICE_X26Y173        net (fo=1, unset)            0.000     7.517    x8_mul/u4/u7/n_44_out_o1_reg[15]_i_3__7
    SLICE_X26Y173        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.699    x8_mul/u4/u7/out_o1_reg[25]_i_2__7/O[7]
    SLICE_X22Y174        net (fo=13, unset)           0.272     7.971    x8_mul/u5/fract_out_pl1[1]
    SLICE_X22Y174        LUT6 (Prop_LUT6_I1_O)        0.079     8.050    x8_mul/u5/out_o1[21]_i_4__15/O
    SLICE_X23Y171        net (fo=23, unset)           0.426     8.476    x8_mul/u5/n_44_out_o1[21]_i_4__15
    SLICE_X23Y171        LUT6 (Prop_LUT6_I1_O)        0.037     8.513    x8_mul/u5/out_o1[18]_i_1__16/O
    SLICE_X23Y171        net (fo=1, routed)           0.000     8.513    x8_mul/n_174_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X23Y171        net (fo=4354, routed)        1.730     7.802    x8_mul/clock_IBUF_BUFG
                         clock pessimism              0.493     8.295    
                         clock uncertainty           -0.035     8.260    
    SLICE_X23Y171        FDRE (Setup_FDRE_C_D)        0.059     8.319    x8_mul/out_o1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/out_o1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.214ns (21.985%)  route 4.308ns (78.015%))
  Logic Levels:           15  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 7.802 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.700ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X4Y71        net (fo=4354, routed)        2.043     2.990    x8_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y71        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[29])
                                                      0.301     3.291    x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[29]
    SLICE_X25Y180        net (fo=15, unset)           0.502     3.793    x8_mul/u5/fract_denorm[46]
    SLICE_X25Y180        LUT3 (Prop_LUT3_I0_O)        0.056     3.849    x8_mul/u5/shift_out_reg[47]_i_25__7/O
    SLICE_X25Y180        net (fo=2, unset)            0.308     4.157    x8_mul/u5/n_44_shift_out_reg[47]_i_25__7
    SLICE_X25Y180        LUT5 (Prop_LUT5_I0_O)        0.102     4.259    x8_mul/u5/shift_out_reg[47]_i_10__18/O
    SLICE_X26Y180        net (fo=6, unset)            0.243     4.502    x8_mul/u5/n_44_shift_out_reg[47]_i_10__18
    SLICE_X26Y180        LUT6 (Prop_LUT6_I4_O)        0.084     4.586    x8_mul/u5/shift_out_reg[19]_i_5__7/O
    SLICE_X24Y181        net (fo=5, unset)            0.476     5.062    x8_mul/u5/n_44_shift_out_reg[19]_i_5__7
    SLICE_X24Y181        LUT6 (Prop_LUT6_I2_O)        0.037     5.099    x8_mul/u5/out_o1[29]_i_23__10/O
    SLICE_X23Y181        net (fo=3, unset)            0.146     5.245    x8_mul/u5/n_44_out_o1[29]_i_23__10
    SLICE_X23Y181        LUT5 (Prop_LUT5_I4_O)        0.037     5.282    x8_mul/u5/out_o1[29]_i_10__16/O
    SLICE_X23Y180        net (fo=1, unset)            0.251     5.533    x8_mul/u5/n_44_out_o1[29]_i_10__16
    SLICE_X23Y180        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     5.694    x8_mul/u5/out_o1_reg[29]_i_8__7/CO[7]
    SLICE_X23Y181        net (fo=1, unset)            0.000     5.694    x8_mul/u5/n_44_out_o1_reg[29]_i_8__7
    SLICE_X23Y181        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.799    x8_mul/u5/shift_out_reg[47]_i_33__10/O[0]
    SLICE_X23Y179        net (fo=5, unset)            0.347     6.146    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X23Y179        LUT6 (Prop_LUT6_I0_O)        0.079     6.225    x8_mul/u5/out_o1[29]_i_9__7/O
    SLICE_X27Y173        net (fo=11, unset)           0.356     6.581    x8_mul/u5/n_44_out_o1[29]_i_9__7
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.616    x8_mul/u5/shift_out_reg[47]_i_35__10/O
    SLICE_X23Y174        net (fo=6, unset)            0.338     6.954    x8_mul/u5/n_44_shift_out_reg[47]_i_35__10
    SLICE_X23Y174        LUT6 (Prop_LUT6_I2_O)        0.037     6.991    x8_mul/u5/out_o1[0]_i_33__7/O
    SLICE_X24Y172        net (fo=1, unset)            0.254     7.245    x8_mul/u5/n_44_out_o1[0]_i_33__7
    SLICE_X24Y172        LUT6 (Prop_LUT6_I3_O)        0.037     7.282    x8_mul/u5/out_o1[0]_i_10__7/O
    SLICE_X24Y172        net (fo=1, unset)            0.210     7.492    x8_mul/u4/u1/I12
    SLICE_X24Y172        LUT6 (Prop_LUT6_I4_O)        0.035     7.527    x8_mul/u4/u1/out_o1[0]_i_2__7/O
    SLICE_X25Y172        net (fo=37, unset)           0.214     7.741    x8_mul/u4/u1/O2
    SLICE_X25Y172        LUT4 (Prop_LUT4_I2_O)        0.036     7.777    x8_mul/u4/u1/out_o1[22]_i_7__7/O
    SLICE_X27Y172        net (fo=22, unset)           0.244     8.021    x8_mul/u4/u1/n_44_out_o1[22]_i_7__7
    SLICE_X27Y172        LUT6 (Prop_LUT6_I3_O)        0.035     8.056    x8_mul/u4/u1/out_o1[3]_i_2__7/O
    SLICE_X23Y172        net (fo=1, unset)            0.419     8.475    x8_mul/u5/I26
    SLICE_X23Y172        LUT6 (Prop_LUT6_I5_O)        0.037     8.512    x8_mul/u5/out_o1[3]_i_1__16/O
    SLICE_X23Y172        net (fo=1, routed)           0.000     8.512    x8_mul/n_160_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X23Y172        net (fo=4354, routed)        1.730     7.802    x8_mul/clock_IBUF_BUFG
                         clock pessimism              0.493     8.295    
                         clock uncertainty           -0.035     8.260    
    SLICE_X23Y172        FDRE (Setup_FDRE_C_D)        0.059     8.319    x8_mul/out_o1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                 -0.193    

Slack (VIOLATED) :        -0.191ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/out_o1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 1.211ns (21.927%)  route 4.312ns (78.073%))
  Logic Levels:           15  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 7.803 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.700ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X4Y71        net (fo=4354, routed)        2.043     2.990    x8_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y71        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[29])
                                                      0.301     3.291    x8_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[29]
    SLICE_X25Y180        net (fo=15, unset)           0.502     3.793    x8_mul/u5/fract_denorm[46]
    SLICE_X25Y180        LUT3 (Prop_LUT3_I0_O)        0.056     3.849    x8_mul/u5/shift_out_reg[47]_i_25__7/O
    SLICE_X25Y180        net (fo=2, unset)            0.308     4.157    x8_mul/u5/n_44_shift_out_reg[47]_i_25__7
    SLICE_X25Y180        LUT5 (Prop_LUT5_I0_O)        0.102     4.259    x8_mul/u5/shift_out_reg[47]_i_10__18/O
    SLICE_X26Y180        net (fo=6, unset)            0.243     4.502    x8_mul/u5/n_44_shift_out_reg[47]_i_10__18
    SLICE_X26Y180        LUT6 (Prop_LUT6_I4_O)        0.084     4.586    x8_mul/u5/shift_out_reg[19]_i_5__7/O
    SLICE_X24Y181        net (fo=5, unset)            0.476     5.062    x8_mul/u5/n_44_shift_out_reg[19]_i_5__7
    SLICE_X24Y181        LUT6 (Prop_LUT6_I2_O)        0.037     5.099    x8_mul/u5/out_o1[29]_i_23__10/O
    SLICE_X23Y181        net (fo=3, unset)            0.146     5.245    x8_mul/u5/n_44_out_o1[29]_i_23__10
    SLICE_X23Y181        LUT5 (Prop_LUT5_I4_O)        0.037     5.282    x8_mul/u5/out_o1[29]_i_10__16/O
    SLICE_X23Y180        net (fo=1, unset)            0.251     5.533    x8_mul/u5/n_44_out_o1[29]_i_10__16
    SLICE_X23Y180        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     5.694    x8_mul/u5/out_o1_reg[29]_i_8__7/CO[7]
    SLICE_X23Y181        net (fo=1, unset)            0.000     5.694    x8_mul/u5/n_44_out_o1_reg[29]_i_8__7
    SLICE_X23Y181        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.799    x8_mul/u5/shift_out_reg[47]_i_33__10/O[0]
    SLICE_X23Y179        net (fo=5, unset)            0.347     6.146    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X23Y179        LUT6 (Prop_LUT6_I0_O)        0.079     6.225    x8_mul/u5/out_o1[29]_i_9__7/O
    SLICE_X27Y173        net (fo=11, unset)           0.356     6.581    x8_mul/u5/n_44_out_o1[29]_i_9__7
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.035     6.616    x8_mul/u5/shift_out_reg[47]_i_35__10/O
    SLICE_X23Y174        net (fo=6, unset)            0.338     6.954    x8_mul/u5/n_44_shift_out_reg[47]_i_35__10
    SLICE_X23Y174        LUT6 (Prop_LUT6_I2_O)        0.037     6.991    x8_mul/u5/out_o1[0]_i_33__7/O
    SLICE_X24Y172        net (fo=1, unset)            0.254     7.245    x8_mul/u5/n_44_out_o1[0]_i_33__7
    SLICE_X24Y172        LUT6 (Prop_LUT6_I3_O)        0.037     7.282    x8_mul/u5/out_o1[0]_i_10__7/O
    SLICE_X24Y172        net (fo=1, unset)            0.210     7.492    x8_mul/u4/u1/I12
    SLICE_X24Y172        LUT6 (Prop_LUT6_I4_O)        0.035     7.527    x8_mul/u4/u1/out_o1[0]_i_2__7/O
    SLICE_X25Y172        net (fo=37, unset)           0.214     7.741    x8_mul/u4/u1/O2
    SLICE_X25Y172        LUT4 (Prop_LUT4_I2_O)        0.036     7.777    x8_mul/u4/u1/out_o1[22]_i_7__7/O
    SLICE_X25Y170        net (fo=22, unset)           0.218     7.995    x8_mul/u4/u1/n_44_out_o1[22]_i_7__7
    SLICE_X25Y170        LUT6 (Prop_LUT6_I3_O)        0.035     8.030    x8_mul/u4/u1/out_o1[7]_i_2__7/O
    SLICE_X23Y172        net (fo=1, unset)            0.449     8.479    x8_mul/u5/I29
    SLICE_X23Y172        LUT6 (Prop_LUT6_I5_O)        0.034     8.513    x8_mul/u5/out_o1[7]_i_1__16/O
    SLICE_X23Y172        net (fo=1, routed)           0.000     8.513    x8_mul/n_163_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X23Y172        net (fo=4354, routed)        1.731     7.803    x8_mul/clock_IBUF_BUFG
                         clock pessimism              0.493     8.296    
                         clock uncertainty           -0.035     8.261    
    SLICE_X23Y172        FDRE (Setup_FDRE_C_D)        0.061     8.322    x8_mul/out_o1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                 -0.191    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 a1_add/opa_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a1_add/u1/fracta_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 1.588ns (28.201%)  route 4.043ns (71.799%))
  Logic Levels:           15  (CARRY8=4 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 7.901 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.700ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X34Y142        net (fo=4354, routed)        2.043     2.990    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y142        FDRE (Prop_FDRE_C_Q)         0.156     3.146    a1_add/opa_r_reg[26]/Q
    SLICE_X35Y142        net (fo=8, unset)            0.440     3.586    a1_add/expa[3]
    SLICE_X35Y142        LUT4 (Prop_LUT4_I0_O)        0.066     3.652    a1_add/fracta_out[25]_i_9__0/O
    SLICE_X35Y142        net (fo=1, routed)           0.000     3.652    a1_add/n_44_fracta_out[25]_i_9__0
    SLICE_X35Y142        CARRY8 (Prop_CARRY8_DI[1]_CO[3])
                                                      0.188     3.840    a1_add/fracta_out_reg[25]_i_4__0/CO[3]
    SLICE_X34Y141        net (fo=162, unset)          0.214     4.054    a1_add/expa_lt_expb
    SLICE_X34Y141        LUT3 (Prop_LUT3_I1_O)        0.075     4.129    a1_add/fracta_out[26]_i_11__0/O
    SLICE_X35Y141        net (fo=1, unset)            0.331     4.460    a1_add/n_44_fracta_out[26]_i_11__0
    SLICE_X35Y141        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.318     4.778    a1_add/fracta_out_reg[26]_i_7__0/O[7]
    SLICE_X35Y139        net (fo=6, unset)            0.122     4.900    a1_add/u1/O[7]
    SLICE_X35Y139        LUT2 (Prop_LUT2_I1_O)        0.081     4.981    a1_add/u1/fracta_out[26]_i_9__0/O
    SLICE_X35Y138        net (fo=3, unset)            0.303     5.284    a1_add/u1/n_44_fracta_out[26]_i_9__0
    SLICE_X35Y138        LUT6 (Prop_LUT6_I5_O)        0.035     5.319    a1_add/u1/fracta_out[25]_i_15__0/O
    SLICE_X35Y134        net (fo=7, unset)            0.415     5.734    a1_add/u1/n_44_fracta_out[25]_i_15__0
    SLICE_X35Y134        LUT2 (Prop_LUT2_I1_O)        0.057     5.791    a1_add/u1/fracta_out[25]_i_6__0/O
    SLICE_X38Y131        net (fo=28, unset)           0.375     6.166    a1_add/u1/n_44_fracta_out[25]_i_6__0
    SLICE_X38Y131        LUT6 (Prop_LUT6_I2_O)        0.084     6.250    a1_add/u1/fracta_out[5]_i_6__0/O
    SLICE_X38Y133        net (fo=3, unset)            0.127     6.377    a1_add/u1/O37
    SLICE_X38Y133        LUT5 (Prop_LUT5_I4_O)        0.035     6.412    a1_add/u1/fracta_out[9]_i_5__0/O
    SLICE_X38Y133        net (fo=2, unset)            0.423     6.835    a1_add/u1/n_44_fracta_out[9]_i_5__0
    SLICE_X38Y133        LUT5 (Prop_LUT5_I1_O)        0.037     6.872    a1_add/u1/fracta_out[9]_i_4__0/O
    SLICE_X37Y134        net (fo=1, unset)            0.262     7.134    a1_add/u1/n_44_fracta_out[9]_i_4__0
    SLICE_X37Y134        LUT5 (Prop_LUT5_I3_O)        0.035     7.169    a1_add/u1/fracta_out[9]_i_2__0/O
    SLICE_X37Y134        net (fo=4, unset)            0.406     7.575    a1_add/n_64_u1
    SLICE_X37Y134        LUT6 (Prop_LUT6_I3_O)        0.035     7.610    a1_add/sign_i_19__0/O
    SLICE_X37Y135        net (fo=1, unset)            0.240     7.850    a1_add/n_44_sign_i_19__0
    SLICE_X37Y135        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     8.034    a1_add/sign_reg_i_3__0/CO[7]
    SLICE_X37Y136        net (fo=1, unset)            0.000     8.034    a1_add/n_44_sign_reg_i_3__0
    SLICE_X37Y136        CARRY8 (Prop_CARRY8_CI_CO[5])
                                                      0.123     8.157    a1_add/sign_reg_i_2__0/CO[5]
    SLICE_X36Y135        net (fo=55, unset)           0.385     8.542    a1_add/u1/CO[0]
    SLICE_X36Y135        LUT5 (Prop_LUT5_I1_O)        0.079     8.621    a1_add/u1/fracta_out[18]_i_1__0/O
    SLICE_X36Y135        net (fo=1, routed)           0.000     8.621    a1_add/u1/fracta_s[18]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X36Y135        net (fo=4354, routed)        1.829     7.901    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism              0.510     8.411    
                         clock uncertainty           -0.035     8.376    
    SLICE_X36Y135        FDRE (Setup_FDRE_C_D)        0.056     8.432    a1_add/u1/fracta_out_reg[18]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.184ns  (required time - arrival time)
  Source:                 x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x3_mul/out_o1_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.281ns (22.525%)  route 4.406ns (77.475%))
  Logic Levels:           14  (CARRY8=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 7.873 - 5.500 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.767ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.700ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X3Y49        net (fo=4354, routed)        1.943     2.890    x3_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[3])
                                                      0.297     3.187    x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[3]
    SLICE_X21Y120        net (fo=14, unset)           0.495     3.682    x3_mul/u5/fract_denorm[20]
    SLICE_X21Y120        LUT6 (Prop_LUT6_I1_O)        0.035     3.717    x3_mul/u5/shift_out_reg[0]_i_29__2/O
    SLICE_X21Y121        net (fo=1, unset)            0.258     3.975    x3_mul/u5/n_44_shift_out_reg[0]_i_29__2
    SLICE_X21Y121        LUT6 (Prop_LUT6_I5_O)        0.035     4.010    x3_mul/u5/shift_out_reg[0]_i_14__2/O
    SLICE_X22Y124        net (fo=2, unset)            0.369     4.379    x3_mul/u5/n_44_shift_out_reg[0]_i_14__2
    SLICE_X22Y124        MUXF7 (Prop_MUXF7_S_O)       0.089     4.468    x3_mul/u5/out_o1_reg[29]_i_28__2/O
    SLICE_X23Y124        net (fo=3, unset)            0.213     4.681    x3_mul/u5/n_44_out_o1_reg[29]_i_28__2
    SLICE_X23Y124        LUT6 (Prop_LUT6_I5_O)        0.070     4.751    x3_mul/u5/out_o1[29]_i_25__5/O
    SLICE_X23Y125        net (fo=4, unset)            0.228     4.979    x3_mul/u5/n_44_out_o1[29]_i_25__5
    SLICE_X23Y125        LUT5 (Prop_LUT5_I1_O)        0.035     5.014    x3_mul/u5/out_o1[29]_i_12__11/O
    SLICE_X23Y126        net (fo=2, unset)            0.355     5.369    x3_mul/u5/n_44_out_o1[29]_i_12__11
    SLICE_X23Y126        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     5.553    x3_mul/u5/out_o1_reg[29]_i_8__2/CO[7]
    SLICE_X23Y127        net (fo=1, unset)            0.000     5.553    x3_mul/u5/n_44_out_o1_reg[29]_i_8__2
    SLICE_X23Y127        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.658    x3_mul/u5/shift_out_reg[47]_i_33__5/O[0]
    SLICE_X22Y129        net (fo=5, unset)            0.183     5.841    x3_mul/u5/u4/exp_next_mi[8]
    SLICE_X22Y129        LUT6 (Prop_LUT6_I0_O)        0.079     5.920    x3_mul/u5/out_o1[29]_i_9__2/O
    SLICE_X23Y130        net (fo=11, unset)           0.302     6.222    x3_mul/u5/n_44_out_o1[29]_i_9__2
    SLICE_X23Y130        LUT5 (Prop_LUT5_I1_O)        0.037     6.259    x3_mul/u5/out_o1[0]_i_12__2/O
    SLICE_X21Y130        net (fo=34, unset)           0.343     6.602    x3_mul/u5/O8
    SLICE_X21Y130        LUT4 (Prop_LUT4_I2_O)        0.056     6.658    x3_mul/u5/out_o1[0]_i_27__2/O
    SLICE_X21Y130        net (fo=1, unset)            0.398     7.056    x3_mul/u4/u1/I3
    SLICE_X21Y130        LUT6 (Prop_LUT6_I1_O)        0.082     7.138    x3_mul/u4/u1/out_o1[0]_i_8__2/O
    SLICE_X22Y133        net (fo=1, unset)            0.449     7.587    x3_mul/u4/u1/n_44_out_o1[0]_i_8__2
    SLICE_X22Y133        LUT6 (Prop_LUT6_I2_O)        0.035     7.622    x3_mul/u4/u1/out_o1[0]_i_2__2/O
    SLICE_X25Y135        net (fo=37, unset)           0.381     8.003    x3_mul/u0/I1
    SLICE_X25Y135        LUT4 (Prop_LUT4_I0_O)        0.057     8.060    x3_mul/u0/out_o1[29]_i_5__11/O
    SLICE_X24Y132        net (fo=4, unset)            0.432     8.492    x3_mul/u5/I6
    SLICE_X24Y132        LUT5 (Prop_LUT5_I0_O)        0.085     8.577    x3_mul/u5/out_o1[28]_i_1__2/O
    SLICE_X24Y132        net (fo=1, routed)           0.000     8.577    x3_mul/n_180_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X24Y132        net (fo=4354, routed)        1.801     7.873    x3_mul/clock_IBUF_BUFG
                         clock pessimism              0.494     8.367    
                         clock uncertainty           -0.035     8.331    
    SLICE_X24Y132        FDSE (Setup_FDSE_C_D)        0.061     8.392    x3_mul/out_o1_reg[28]
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                 -0.184    

Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 x10_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x10_mul/out_o1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.141ns (20.170%)  route 4.516ns (79.830%))
  Logic Levels:           16  (CARRY8=1 LUT3=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 7.910 - 5.500 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.767ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.700ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X6Y63        net (fo=4354, routed)        2.053     3.000    x10_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[8])
                                                      0.292     3.292    x10_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[8]
    SLICE_X44Y153        net (fo=13, unset)           0.559     3.851    x10_mul/u5/fract_denorm[25]
    SLICE_X44Y153        LUT6 (Prop_LUT6_I0_O)        0.034     3.885    x10_mul/u5/shift_out_reg[0]_i_31__9/O
    SLICE_X43Y152        net (fo=2, unset)            0.175     4.060    x10_mul/u5/n_44_shift_out_reg[0]_i_31__9
    SLICE_X43Y152        LUT6 (Prop_LUT6_I3_O)        0.037     4.097    x10_mul/u5/shift_out_reg[0]_i_20__9/O
    SLICE_X44Y152        net (fo=1, unset)            0.180     4.277    x10_mul/u5/n_44_shift_out_reg[0]_i_20__9
    SLICE_X44Y152        LUT5 (Prop_LUT5_I0_O)        0.036     4.313    x10_mul/u5/shift_out_reg[0]_i_8__9/O
    SLICE_X44Y156        net (fo=2, unset)            0.197     4.510    x10_mul/u5/n_44_shift_out_reg[0]_i_8__9
    SLICE_X44Y156        LUT5 (Prop_LUT5_I1_O)        0.034     4.544    x10_mul/u5/out_o1[29]_i_30__9/O
    SLICE_X43Y156        net (fo=1, unset)            0.110     4.654    x10_mul/u5/n_44_out_o1[29]_i_30__9
    SLICE_X43Y156        LUT5 (Prop_LUT5_I0_O)        0.035     4.689    x10_mul/u5/out_o1[29]_i_27__17/O
    SLICE_X41Y156        net (fo=2, unset)            0.311     5.000    x10_mul/u5/n_44_out_o1[29]_i_27__17
    SLICE_X41Y156        LUT5 (Prop_LUT5_I4_O)        0.057     5.057    x10_mul/u5/out_o1[29]_i_24__17/O
    SLICE_X42Y157        net (fo=2, unset)            0.131     5.188    x10_mul/u5/n_44_out_o1[29]_i_24__17
    SLICE_X42Y157        LUT3 (Prop_LUT3_I0_O)        0.085     5.273    x10_mul/u5/out_o1[29]_i_11__17/O
    SLICE_X42Y158        net (fo=2, unset)            0.281     5.554    x10_mul/u5/n_44_out_o1[29]_i_11__17
    SLICE_X42Y158        CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.207     5.761    x10_mul/u5/out_o1_reg[29]_i_8__9/O[7]
    SLICE_X41Y158        net (fo=2, unset)            0.198     5.959    x10_mul/u5/n_52_out_o1_reg[29]_i_8__9
    SLICE_X41Y158        LUT6 (Prop_LUT6_I0_O)        0.079     6.038    x10_mul/u5/out_o1[0]_i_36__9/O
    SLICE_X41Y161        net (fo=3, unset)            0.270     6.308    x10_mul/u5/n_44_out_o1[0]_i_36__9
    SLICE_X41Y161        LUT6 (Prop_LUT6_I4_O)        0.035     6.343    x10_mul/u5/shift_out_reg[47]_i_35__17/O
    SLICE_X39Y160        net (fo=6, unset)            0.185     6.528    x10_mul/u5/n_44_shift_out_reg[47]_i_35__17
    SLICE_X39Y160        LUT6 (Prop_LUT6_I2_O)        0.035     6.563    x10_mul/u5/out_o1[0]_i_33__9/O
    SLICE_X38Y161        net (fo=1, unset)            0.374     6.937    x10_mul/u5/n_44_out_o1[0]_i_33__9
    SLICE_X38Y161        LUT6 (Prop_LUT6_I3_O)        0.037     6.974    x10_mul/u5/out_o1[0]_i_10__9/O
    SLICE_X41Y164        net (fo=1, unset)            0.437     7.411    x10_mul/u4/u1/I12
    SLICE_X41Y164        LUT6 (Prop_LUT6_I4_O)        0.034     7.445    x10_mul/u4/u1/out_o1[0]_i_2__9/O
    SLICE_X40Y163        net (fo=37, unset)           0.175     7.620    x10_mul/u4/u1/O2
    SLICE_X40Y163        LUT4 (Prop_LUT4_I2_O)        0.035     7.655    x10_mul/u4/u1/out_o1[22]_i_7__9/O
    SLICE_X38Y162        net (fo=22, unset)           0.331     7.986    x10_mul/u4/u1/n_44_out_o1[22]_i_7__9
    SLICE_X38Y162        LUT6 (Prop_LUT6_I3_O)        0.034     8.020    x10_mul/u4/u1/out_o1[12]_i_2__9/O
    SLICE_X42Y163        net (fo=1, unset)            0.602     8.622    x10_mul/u5/I36
    SLICE_X42Y163        LUT6 (Prop_LUT6_I5_O)        0.035     8.657    x10_mul/u5/out_o1[12]_i_1__18/O
    SLICE_X42Y163        net (fo=1, routed)           0.000     8.657    x10_mul/n_167_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X42Y163        net (fo=4354, routed)        1.838     7.910    x10_mul/clock_IBUF_BUFG
                         clock pessimism              0.553     8.463    
                         clock uncertainty           -0.035     8.428    
    SLICE_X42Y163        FDRE (Setup_FDRE_C_D)        0.054     8.482    x10_mul/out_o1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.482    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 -0.175    

Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x3_mul/out_o1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.247ns (21.997%)  route 4.422ns (78.003%))
  Logic Levels:           15  (CARRY8=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 7.871 - 5.500 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.767ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.700ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X3Y49        net (fo=4354, routed)        1.943     2.890    x3_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[3])
                                                      0.297     3.187    x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[3]
    SLICE_X21Y120        net (fo=14, unset)           0.495     3.682    x3_mul/u5/fract_denorm[20]
    SLICE_X21Y120        LUT6 (Prop_LUT6_I1_O)        0.035     3.717    x3_mul/u5/shift_out_reg[0]_i_29__2/O
    SLICE_X21Y121        net (fo=1, unset)            0.258     3.975    x3_mul/u5/n_44_shift_out_reg[0]_i_29__2
    SLICE_X21Y121        LUT6 (Prop_LUT6_I5_O)        0.035     4.010    x3_mul/u5/shift_out_reg[0]_i_14__2/O
    SLICE_X22Y124        net (fo=2, unset)            0.369     4.379    x3_mul/u5/n_44_shift_out_reg[0]_i_14__2
    SLICE_X22Y124        MUXF7 (Prop_MUXF7_S_O)       0.089     4.468    x3_mul/u5/out_o1_reg[29]_i_28__2/O
    SLICE_X23Y124        net (fo=3, unset)            0.213     4.681    x3_mul/u5/n_44_out_o1_reg[29]_i_28__2
    SLICE_X23Y124        LUT6 (Prop_LUT6_I5_O)        0.070     4.751    x3_mul/u5/out_o1[29]_i_25__5/O
    SLICE_X23Y125        net (fo=4, unset)            0.228     4.979    x3_mul/u5/n_44_out_o1[29]_i_25__5
    SLICE_X23Y125        LUT5 (Prop_LUT5_I1_O)        0.035     5.014    x3_mul/u5/out_o1[29]_i_12__11/O
    SLICE_X23Y126        net (fo=2, unset)            0.355     5.369    x3_mul/u5/n_44_out_o1[29]_i_12__11
    SLICE_X23Y126        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     5.553    x3_mul/u5/out_o1_reg[29]_i_8__2/CO[7]
    SLICE_X23Y127        net (fo=1, unset)            0.000     5.553    x3_mul/u5/n_44_out_o1_reg[29]_i_8__2
    SLICE_X23Y127        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.658    x3_mul/u5/shift_out_reg[47]_i_33__5/O[0]
    SLICE_X22Y129        net (fo=5, unset)            0.183     5.841    x3_mul/u5/u4/exp_next_mi[8]
    SLICE_X22Y129        LUT6 (Prop_LUT6_I0_O)        0.079     5.920    x3_mul/u5/out_o1[29]_i_9__2/O
    SLICE_X23Y130        net (fo=11, unset)           0.302     6.222    x3_mul/u5/n_44_out_o1[29]_i_9__2
    SLICE_X23Y130        LUT5 (Prop_LUT5_I1_O)        0.037     6.259    x3_mul/u5/out_o1[0]_i_12__2/O
    SLICE_X21Y130        net (fo=34, unset)           0.343     6.602    x3_mul/u5/O8
    SLICE_X21Y130        LUT4 (Prop_LUT4_I2_O)        0.056     6.658    x3_mul/u5/out_o1[0]_i_27__2/O
    SLICE_X21Y130        net (fo=1, unset)            0.398     7.056    x3_mul/u4/u1/I3
    SLICE_X21Y130        LUT6 (Prop_LUT6_I1_O)        0.082     7.138    x3_mul/u4/u1/out_o1[0]_i_8__2/O
    SLICE_X22Y133        net (fo=1, unset)            0.449     7.587    x3_mul/u4/u1/n_44_out_o1[0]_i_8__2
    SLICE_X22Y133        LUT6 (Prop_LUT6_I2_O)        0.035     7.622    x3_mul/u4/u1/out_o1[0]_i_2__2/O
    SLICE_X22Y132        net (fo=37, unset)           0.161     7.783    x3_mul/u4/u1/O2
    SLICE_X22Y132        LUT4 (Prop_LUT4_I2_O)        0.036     7.819    x3_mul/u4/u1/out_o1[22]_i_7__2/O
    SLICE_X22Y133        net (fo=22, unset)           0.215     8.034    x3_mul/u4/u1/n_44_out_o1[22]_i_7__2
    SLICE_X22Y133        LUT6 (Prop_LUT6_I3_O)        0.035     8.069    x3_mul/u4/u1/out_o1[1]_i_2__2/O
    SLICE_X24Y135        net (fo=1, unset)            0.453     8.522    x3_mul/u5/I28
    SLICE_X24Y135        LUT6 (Prop_LUT6_I5_O)        0.037     8.559    x3_mul/u5/out_o1[1]_i_1__11/O
    SLICE_X24Y135        net (fo=1, routed)           0.000     8.559    x3_mul/n_158_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X24Y135        net (fo=4354, routed)        1.799     7.871    x3_mul/clock_IBUF_BUFG
                         clock pessimism              0.494     8.365    
                         clock uncertainty           -0.035     8.329    
    SLICE_X24Y135        FDRE (Setup_FDRE_C_D)        0.055     8.384    x3_mul/out_o1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 a1_add/opa_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a1_add/u1/fracta_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.586ns (28.156%)  route 4.047ns (71.844%))
  Logic Levels:           15  (CARRY8=4 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 7.921 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.700ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X34Y142        net (fo=4354, routed)        2.043     2.990    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y142        FDRE (Prop_FDRE_C_Q)         0.156     3.146    a1_add/opa_r_reg[26]/Q
    SLICE_X35Y142        net (fo=8, unset)            0.440     3.586    a1_add/expa[3]
    SLICE_X35Y142        LUT4 (Prop_LUT4_I0_O)        0.066     3.652    a1_add/fracta_out[25]_i_9__0/O
    SLICE_X35Y142        net (fo=1, routed)           0.000     3.652    a1_add/n_44_fracta_out[25]_i_9__0
    SLICE_X35Y142        CARRY8 (Prop_CARRY8_DI[1]_CO[3])
                                                      0.188     3.840    a1_add/fracta_out_reg[25]_i_4__0/CO[3]
    SLICE_X34Y141        net (fo=162, unset)          0.214     4.054    a1_add/expa_lt_expb
    SLICE_X34Y141        LUT3 (Prop_LUT3_I1_O)        0.075     4.129    a1_add/fracta_out[26]_i_11__0/O
    SLICE_X35Y141        net (fo=1, unset)            0.331     4.460    a1_add/n_44_fracta_out[26]_i_11__0
    SLICE_X35Y141        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.318     4.778    a1_add/fracta_out_reg[26]_i_7__0/O[7]
    SLICE_X35Y139        net (fo=6, unset)            0.122     4.900    a1_add/u1/O[7]
    SLICE_X35Y139        LUT2 (Prop_LUT2_I1_O)        0.081     4.981    a1_add/u1/fracta_out[26]_i_9__0/O
    SLICE_X35Y138        net (fo=3, unset)            0.303     5.284    a1_add/u1/n_44_fracta_out[26]_i_9__0
    SLICE_X35Y138        LUT6 (Prop_LUT6_I5_O)        0.035     5.319    a1_add/u1/fracta_out[25]_i_15__0/O
    SLICE_X35Y134        net (fo=7, unset)            0.415     5.734    a1_add/u1/n_44_fracta_out[25]_i_15__0
    SLICE_X35Y134        LUT2 (Prop_LUT2_I1_O)        0.057     5.791    a1_add/u1/fracta_out[25]_i_6__0/O
    SLICE_X38Y131        net (fo=28, unset)           0.375     6.166    a1_add/u1/n_44_fracta_out[25]_i_6__0
    SLICE_X38Y131        LUT6 (Prop_LUT6_I2_O)        0.084     6.250    a1_add/u1/fracta_out[5]_i_6__0/O
    SLICE_X38Y133        net (fo=3, unset)            0.127     6.377    a1_add/u1/O37
    SLICE_X38Y133        LUT5 (Prop_LUT5_I4_O)        0.035     6.412    a1_add/u1/fracta_out[9]_i_5__0/O
    SLICE_X38Y133        net (fo=2, unset)            0.423     6.835    a1_add/u1/n_44_fracta_out[9]_i_5__0
    SLICE_X38Y133        LUT5 (Prop_LUT5_I1_O)        0.037     6.872    a1_add/u1/fracta_out[9]_i_4__0/O
    SLICE_X37Y134        net (fo=1, unset)            0.262     7.134    a1_add/u1/n_44_fracta_out[9]_i_4__0
    SLICE_X37Y134        LUT5 (Prop_LUT5_I3_O)        0.035     7.169    a1_add/u1/fracta_out[9]_i_2__0/O
    SLICE_X37Y134        net (fo=4, unset)            0.406     7.575    a1_add/n_64_u1
    SLICE_X37Y134        LUT6 (Prop_LUT6_I3_O)        0.035     7.610    a1_add/sign_i_19__0/O
    SLICE_X37Y135        net (fo=1, unset)            0.240     7.850    a1_add/n_44_sign_i_19__0
    SLICE_X37Y135        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     8.034    a1_add/sign_reg_i_3__0/CO[7]
    SLICE_X37Y136        net (fo=1, unset)            0.000     8.034    a1_add/n_44_sign_reg_i_3__0
    SLICE_X37Y136        CARRY8 (Prop_CARRY8_CI_CO[5])
                                                      0.123     8.157    a1_add/sign_reg_i_2__0/CO[5]
    SLICE_X38Y135        net (fo=55, unset)           0.389     8.546    a1_add/u1/CO[0]
    SLICE_X38Y135        LUT3 (Prop_LUT3_I1_O)        0.077     8.623    a1_add/u1/fracta_out[19]_i_1__0/O
    SLICE_X38Y135        net (fo=1, routed)           0.000     8.623    a1_add/u1/fracta_s[19]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X38Y135        net (fo=4354, routed)        1.849     7.921    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism              0.510     8.431    
                         clock uncertainty           -0.035     8.395    
    SLICE_X38Y135        FDRE (Setup_FDRE_C_D)        0.054     8.449    a1_add/u1/fracta_out_reg[19]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 a4_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a4_add/out_o1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.738ns (30.876%)  route 3.891ns (69.124%))
  Logic Levels:           19  (CARRY8=4 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 7.891 - 5.500 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.767ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.700ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X28Y159        net (fo=4354, routed)        2.018     2.965    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y159        FDRE (Prop_FDRE_C_Q)         0.156     3.121    a4_add/fract_out_q_reg[5]/Q
    SLICE_X29Y158        net (fo=8, unset)            0.431     3.552    a4_add/u4/u7/Q[5]
    SLICE_X29Y158        LUT6 (Prop_LUT6_I1_O)        0.035     3.587    a4_add/u4/u7/shift_out_reg[47]_i_55__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.140     3.727    a4_add/u4/u7/n_44_shift_out_reg[47]_i_55__3
    SLICE_X28Y158        LUT6 (Prop_LUT6_I0_O)        0.035     3.762    a4_add/u4/u7/shift_out_reg[47]_i_46__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.092     3.854    a4_add/u4/u7/n_44_shift_out_reg[47]_i_46__3
    SLICE_X28Y158        LUT5 (Prop_LUT5_I0_O)        0.035     3.889    a4_add/u4/u7/shift_out_reg[47]_i_38__14/O
    SLICE_X27Y160        net (fo=2, unset)            0.249     4.138    a4_add/u4/u7/O3
    SLICE_X27Y160        LUT6 (Prop_LUT6_I1_O)        0.035     4.173    a4_add/u4/u7/shift_out_reg[47]_i_26__14/O
    SLICE_X27Y160        net (fo=4, unset)            0.298     4.471    a4_add/n_44_u4
    SLICE_X27Y160        LUT2 (Prop_LUT2_I1_O)        0.035     4.506    a4_add/out_o1[29]_i_29__12/O
    SLICE_X27Y159        net (fo=2, unset)            0.239     4.745    a4_add/n_44_out_o1[29]_i_29__12
    SLICE_X27Y159        LUT6 (Prop_LUT6_I1_O)        0.034     4.779    a4_add/out_o1[29]_i_24__12/O
    SLICE_X27Y160        net (fo=2, unset)            0.275     5.054    a4_add/n_44_out_o1[29]_i_24__12
    SLICE_X27Y160        LUT3 (Prop_LUT3_I1_O)        0.036     5.090    a4_add/out_o1[29]_i_10__3/O
    SLICE_X27Y161        net (fo=2, unset)            0.196     5.286    a4_add/n_44_out_o1[29]_i_10__3
    SLICE_X27Y161        LUT6 (Prop_LUT6_I3_O)        0.035     5.321    a4_add/out_o1[29]_i_16__12/O
    SLICE_X27Y161        net (fo=1, routed)           0.000     5.321    a4_add/n_44_out_o1[29]_i_16__12
    SLICE_X27Y161        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.565    a4_add/out_o1_reg[29]_i_6__3/CO[7]
    SLICE_X27Y162        net (fo=1, unset)            0.000     5.565    a4_add/n_44_out_o1_reg[29]_i_6__3
    SLICE_X27Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.670    a4_add/shift_out_reg[47]_i_30__12/O[0]
    SLICE_X27Y162        net (fo=5, unset)            0.216     5.886    a4_add/u4/u7/I10[0]
    SLICE_X27Y162        LUT3 (Prop_LUT3_I0_O)        0.071     5.957    a4_add/u4/u7/shift_out_reg[47]_i_28__14/O
    SLICE_X28Y163        net (fo=37, unset)           0.263     6.220    a4_add/u4/u7/O11
    SLICE_X28Y163        LUT5 (Prop_LUT5_I4_O)        0.036     6.256    a4_add/u4/u7/shift_out_reg[47]_i_40__3/O
    SLICE_X28Y162        net (fo=1, unset)            0.205     6.461    a4_add/u4/u7/n_44_shift_out_reg[47]_i_40__3
    SLICE_X28Y162        LUT5 (Prop_LUT5_I2_O)        0.057     6.518    a4_add/u4/u7/shift_out_reg[47]_i_27__12/O
    SLICE_X29Y162        net (fo=28, unset)           0.365     6.883    a4_add/u4/u7/n_44_shift_out_reg[47]_i_27__12
    SLICE_X29Y162        LUT4 (Prop_LUT4_I2_O)        0.085     6.968    a4_add/u4/u7/out_o1[15]_i_10__14/O
    SLICE_X29Y162        net (fo=1, routed)           0.000     6.968    a4_add/u4/u7/p_0_in51_in[8]
    SLICE_X29Y162        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     7.339    a4_add/u4/u7/out_o1_reg[15]_i_2__3/CO[7]
    SLICE_X29Y163        net (fo=1, unset)            0.000     7.339    a4_add/u4/u7/n_44_out_o1_reg[15]_i_2__3
    SLICE_X29Y163        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.521    a4_add/u4/u7/out_o1_reg[21]_i_6/O[7]
    SLICE_X29Y166        net (fo=11, unset)           0.190     7.711    a4_add/u4/u7/fract_out_pl1[23]
    SLICE_X29Y166        LUT6 (Prop_LUT6_I4_O)        0.079     7.790    a4_add/u4/u7/out_o1[27]_i_2__14/O
    SLICE_X28Y164        net (fo=4, unset)            0.357     8.147    a4_add/u4/u7/n_44_out_o1[27]_i_2__14
    SLICE_X28Y164        LUT5 (Prop_LUT5_I0_O)        0.035     8.182    a4_add/u4/u7/out_o1[21]_i_3__12/O
    SLICE_X30Y164        net (fo=24, unset)           0.375     8.557    a4_add/u4/u7/O13
    SLICE_X30Y164        LUT5 (Prop_LUT5_I0_O)        0.037     8.594    a4_add/u4/u7/out_o1[13]_i_1__3/O
    SLICE_X30Y164        net (fo=1, routed)           0.000     8.594    a4_add/n_69_u4
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X30Y164        net (fo=4354, routed)        1.819     7.891    a4_add/clock_IBUF_BUFG
                         clock pessimism              0.510     8.401    
                         clock uncertainty           -0.035     8.366    
    SLICE_X30Y164        FDRE (Setup_FDRE_C_D)        0.055     8.421    a4_add/out_o1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 a1_add/opa_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a1_add/u1/fractb_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.615ns (28.752%)  route 4.002ns (71.248%))
  Logic Levels:           15  (CARRY8=4 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 7.916 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.700ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X34Y142        net (fo=4354, routed)        2.043     2.990    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y142        FDRE (Prop_FDRE_C_Q)         0.156     3.146    a1_add/opa_r_reg[26]/Q
    SLICE_X35Y142        net (fo=8, unset)            0.440     3.586    a1_add/expa[3]
    SLICE_X35Y142        LUT4 (Prop_LUT4_I0_O)        0.066     3.652    a1_add/fracta_out[25]_i_9__0/O
    SLICE_X35Y142        net (fo=1, routed)           0.000     3.652    a1_add/n_44_fracta_out[25]_i_9__0
    SLICE_X35Y142        CARRY8 (Prop_CARRY8_DI[1]_CO[3])
                                                      0.188     3.840    a1_add/fracta_out_reg[25]_i_4__0/CO[3]
    SLICE_X34Y141        net (fo=162, unset)          0.214     4.054    a1_add/expa_lt_expb
    SLICE_X34Y141        LUT3 (Prop_LUT3_I1_O)        0.075     4.129    a1_add/fracta_out[26]_i_11__0/O
    SLICE_X35Y141        net (fo=1, unset)            0.331     4.460    a1_add/n_44_fracta_out[26]_i_11__0
    SLICE_X35Y141        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.318     4.778    a1_add/fracta_out_reg[26]_i_7__0/O[7]
    SLICE_X35Y139        net (fo=6, unset)            0.122     4.900    a1_add/u1/O[7]
    SLICE_X35Y139        LUT2 (Prop_LUT2_I1_O)        0.081     4.981    a1_add/u1/fracta_out[26]_i_9__0/O
    SLICE_X35Y138        net (fo=3, unset)            0.303     5.284    a1_add/u1/n_44_fracta_out[26]_i_9__0
    SLICE_X35Y138        LUT6 (Prop_LUT6_I5_O)        0.035     5.319    a1_add/u1/fracta_out[25]_i_15__0/O
    SLICE_X35Y134        net (fo=7, unset)            0.415     5.734    a1_add/u1/n_44_fracta_out[25]_i_15__0
    SLICE_X35Y134        LUT2 (Prop_LUT2_I1_O)        0.057     5.791    a1_add/u1/fracta_out[25]_i_6__0/O
    SLICE_X38Y131        net (fo=28, unset)           0.375     6.166    a1_add/u1/n_44_fracta_out[25]_i_6__0
    SLICE_X38Y131        LUT6 (Prop_LUT6_I2_O)        0.084     6.250    a1_add/u1/fracta_out[5]_i_6__0/O
    SLICE_X38Y133        net (fo=3, unset)            0.127     6.377    a1_add/u1/O37
    SLICE_X38Y133        LUT5 (Prop_LUT5_I4_O)        0.035     6.412    a1_add/u1/fracta_out[9]_i_5__0/O
    SLICE_X38Y133        net (fo=2, unset)            0.423     6.835    a1_add/u1/n_44_fracta_out[9]_i_5__0
    SLICE_X38Y133        LUT5 (Prop_LUT5_I1_O)        0.037     6.872    a1_add/u1/fracta_out[9]_i_4__0/O
    SLICE_X37Y134        net (fo=1, unset)            0.262     7.134    a1_add/u1/n_44_fracta_out[9]_i_4__0
    SLICE_X37Y134        LUT5 (Prop_LUT5_I3_O)        0.035     7.169    a1_add/u1/fracta_out[9]_i_2__0/O
    SLICE_X37Y134        net (fo=4, unset)            0.406     7.575    a1_add/n_64_u1
    SLICE_X37Y134        LUT6 (Prop_LUT6_I3_O)        0.035     7.610    a1_add/sign_i_19__0/O
    SLICE_X37Y135        net (fo=1, unset)            0.240     7.850    a1_add/n_44_sign_i_19__0
    SLICE_X37Y135        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     8.034    a1_add/sign_reg_i_3__0/CO[7]
    SLICE_X37Y136        net (fo=1, unset)            0.000     8.034    a1_add/n_44_sign_reg_i_3__0
    SLICE_X37Y136        CARRY8 (Prop_CARRY8_CI_CO[5])
                                                      0.123     8.157    a1_add/sign_reg_i_2__0/CO[5]
    SLICE_X37Y139        net (fo=55, unset)           0.344     8.501    a1_add/u1/CO[0]
    SLICE_X37Y139        LUT5 (Prop_LUT5_I1_O)        0.106     8.607    a1_add/u1/fractb_out[24]_i_1__0/O
    SLICE_X37Y139        net (fo=1, routed)           0.000     8.607    a1_add/u1/fractb_s[24]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X37Y139        net (fo=4354, routed)        1.844     7.916    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism              0.510     8.426    
                         clock uncertainty           -0.035     8.390    
    SLICE_X37Y139        FDRE (Setup_FDRE_C_D)        0.044     8.434    a1_add/u1/fractb_out_reg[24]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 a5_add/opa_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a5_add/u1/fractb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.596ns (28.607%)  route 3.983ns (71.393%))
  Logic Levels:           15  (CARRY8=4 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 7.851 - 5.500 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.767ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.700ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X29Y144        net (fo=4354, routed)        2.023     2.970    a5_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y144        FDRE (Prop_FDRE_C_Q)         0.155     3.125    a5_add/opa_r_reg[30]/Q
    SLICE_X29Y144        net (fo=7, unset)            0.541     3.666    a5_add/expa[7]
    SLICE_X29Y144        LUT4 (Prop_LUT4_I0_O)        0.058     3.724    a5_add/fracta_out[25]_i_7__4/O
    SLICE_X29Y144        net (fo=1, routed)           0.000     3.724    a5_add/n_44_fracta_out[25]_i_7__4
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_DI[3]_CO[3])
                                                      0.168     3.892    a5_add/fracta_out_reg[25]_i_4__4/CO[3]
    SLICE_X29Y143        net (fo=162, unset)          0.434     4.326    a5_add/expa_lt_expb
    SLICE_X29Y143        LUT3 (Prop_LUT3_I1_O)        0.099     4.425    a5_add/fracta_out[26]_i_15__4/O
    SLICE_X29Y143        net (fo=1, routed)           0.000     4.425    a5_add/n_44_fracta_out[26]_i_15__4
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_DI[3]_O[6])
                                                      0.226     4.651    a5_add/fracta_out_reg[26]_i_7__4/O[6]
    SLICE_X28Y142        net (fo=6, unset)            0.355     5.006    a5_add/u1/O[6]
    SLICE_X28Y142        LUT2 (Prop_LUT2_I0_O)        0.105     5.111    a5_add/u1/fracta_out[26]_i_9__4/O
    SLICE_X28Y142        net (fo=3, unset)            0.053     5.164    a5_add/u1/n_44_fracta_out[26]_i_9__4
    SLICE_X28Y142        LUT6 (Prop_LUT6_I5_O)        0.082     5.246    a5_add/u1/fracta_out[25]_i_15__4/O
    SLICE_X28Y142        net (fo=7, unset)            0.399     5.645    a5_add/u1/n_44_fracta_out[25]_i_15__4
    SLICE_X28Y142        LUT2 (Prop_LUT2_I1_O)        0.066     5.711    a5_add/u1/fracta_out[25]_i_6__4/O
    SLICE_X25Y141        net (fo=28, unset)           0.478     6.189    a5_add/u1/n_44_fracta_out[25]_i_6__4
    SLICE_X25Y141        LUT6 (Prop_LUT6_I2_O)        0.090     6.279    a5_add/u1/fracta_out[5]_i_6__4/O
    SLICE_X25Y142        net (fo=3, unset)            0.195     6.474    a5_add/u1/O46
    SLICE_X25Y142        LUT5 (Prop_LUT5_I4_O)        0.034     6.508    a5_add/u1/fracta_out[9]_i_5__4/O
    SLICE_X24Y143        net (fo=2, unset)            0.175     6.683    a5_add/u1/n_44_fracta_out[9]_i_5__4
    SLICE_X24Y143        LUT5 (Prop_LUT5_I1_O)        0.035     6.718    a5_add/u1/fracta_out[9]_i_4__4/O
    SLICE_X24Y143        net (fo=1, unset)            0.356     7.074    a5_add/u1/n_44_fracta_out[9]_i_4__4
    SLICE_X24Y143        LUT5 (Prop_LUT5_I3_O)        0.037     7.111    a5_add/u1/fracta_out[9]_i_2__4/O
    SLICE_X23Y142        net (fo=4, unset)            0.270     7.381    a5_add/n_116_u1
    SLICE_X23Y142        LUT6 (Prop_LUT6_I3_O)        0.035     7.416    a5_add/sign_i_19__4/O
    SLICE_X23Y143        net (fo=1, unset)            0.360     7.776    a5_add/n_44_sign_i_19__4
    SLICE_X23Y143        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     7.960    a5_add/sign_reg_i_3__4/CO[7]
    SLICE_X23Y144        net (fo=1, unset)            0.000     7.960    a5_add/n_44_sign_reg_i_3__4
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_CI_CO[5])
                                                      0.123     8.083    a5_add/sign_reg_i_2__4/CO[5]
    SLICE_X25Y144        net (fo=55, unset)           0.367     8.450    a5_add/u1/I1[0]
    SLICE_X25Y144        LUT5 (Prop_LUT5_I1_O)        0.099     8.549    a5_add/u1/fractb_out[10]_i_1__4/O
    SLICE_X25Y144        net (fo=1, routed)           0.000     8.549    a5_add/u1/fractb_s[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X25Y144        net (fo=4354, routed)        1.779     7.851    a5_add/u1/clock_IBUF_BUFG
                         clock pessimism              0.511     8.362    
                         clock uncertainty           -0.035     8.326    
    SLICE_X25Y144        FDRE (Setup_FDRE_C_D)        0.052     8.378    a5_add/u1/fractb_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                 -0.170    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 a4_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a4_add/out_o1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.738ns (30.925%)  route 3.882ns (69.075%))
  Logic Levels:           19  (CARRY8=4 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 7.890 - 5.500 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.767ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.700ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X28Y159        net (fo=4354, routed)        2.018     2.965    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y159        FDRE (Prop_FDRE_C_Q)         0.156     3.121    a4_add/fract_out_q_reg[5]/Q
    SLICE_X29Y158        net (fo=8, unset)            0.431     3.552    a4_add/u4/u7/Q[5]
    SLICE_X29Y158        LUT6 (Prop_LUT6_I1_O)        0.035     3.587    a4_add/u4/u7/shift_out_reg[47]_i_55__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.140     3.727    a4_add/u4/u7/n_44_shift_out_reg[47]_i_55__3
    SLICE_X28Y158        LUT6 (Prop_LUT6_I0_O)        0.035     3.762    a4_add/u4/u7/shift_out_reg[47]_i_46__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.092     3.854    a4_add/u4/u7/n_44_shift_out_reg[47]_i_46__3
    SLICE_X28Y158        LUT5 (Prop_LUT5_I0_O)        0.035     3.889    a4_add/u4/u7/shift_out_reg[47]_i_38__14/O
    SLICE_X27Y160        net (fo=2, unset)            0.249     4.138    a4_add/u4/u7/O3
    SLICE_X27Y160        LUT6 (Prop_LUT6_I1_O)        0.035     4.173    a4_add/u4/u7/shift_out_reg[47]_i_26__14/O
    SLICE_X27Y160        net (fo=4, unset)            0.298     4.471    a4_add/n_44_u4
    SLICE_X27Y160        LUT2 (Prop_LUT2_I1_O)        0.035     4.506    a4_add/out_o1[29]_i_29__12/O
    SLICE_X27Y159        net (fo=2, unset)            0.239     4.745    a4_add/n_44_out_o1[29]_i_29__12
    SLICE_X27Y159        LUT6 (Prop_LUT6_I1_O)        0.034     4.779    a4_add/out_o1[29]_i_24__12/O
    SLICE_X27Y160        net (fo=2, unset)            0.275     5.054    a4_add/n_44_out_o1[29]_i_24__12
    SLICE_X27Y160        LUT3 (Prop_LUT3_I1_O)        0.036     5.090    a4_add/out_o1[29]_i_10__3/O
    SLICE_X27Y161        net (fo=2, unset)            0.196     5.286    a4_add/n_44_out_o1[29]_i_10__3
    SLICE_X27Y161        LUT6 (Prop_LUT6_I3_O)        0.035     5.321    a4_add/out_o1[29]_i_16__12/O
    SLICE_X27Y161        net (fo=1, routed)           0.000     5.321    a4_add/n_44_out_o1[29]_i_16__12
    SLICE_X27Y161        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.565    a4_add/out_o1_reg[29]_i_6__3/CO[7]
    SLICE_X27Y162        net (fo=1, unset)            0.000     5.565    a4_add/n_44_out_o1_reg[29]_i_6__3
    SLICE_X27Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.670    a4_add/shift_out_reg[47]_i_30__12/O[0]
    SLICE_X27Y162        net (fo=5, unset)            0.216     5.886    a4_add/u4/u7/I10[0]
    SLICE_X27Y162        LUT3 (Prop_LUT3_I0_O)        0.071     5.957    a4_add/u4/u7/shift_out_reg[47]_i_28__14/O
    SLICE_X28Y163        net (fo=37, unset)           0.263     6.220    a4_add/u4/u7/O11
    SLICE_X28Y163        LUT5 (Prop_LUT5_I4_O)        0.036     6.256    a4_add/u4/u7/shift_out_reg[47]_i_40__3/O
    SLICE_X28Y162        net (fo=1, unset)            0.205     6.461    a4_add/u4/u7/n_44_shift_out_reg[47]_i_40__3
    SLICE_X28Y162        LUT5 (Prop_LUT5_I2_O)        0.057     6.518    a4_add/u4/u7/shift_out_reg[47]_i_27__12/O
    SLICE_X29Y162        net (fo=28, unset)           0.365     6.883    a4_add/u4/u7/n_44_shift_out_reg[47]_i_27__12
    SLICE_X29Y162        LUT4 (Prop_LUT4_I2_O)        0.085     6.968    a4_add/u4/u7/out_o1[15]_i_10__14/O
    SLICE_X29Y162        net (fo=1, routed)           0.000     6.968    a4_add/u4/u7/p_0_in51_in[8]
    SLICE_X29Y162        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     7.339    a4_add/u4/u7/out_o1_reg[15]_i_2__3/CO[7]
    SLICE_X29Y163        net (fo=1, unset)            0.000     7.339    a4_add/u4/u7/n_44_out_o1_reg[15]_i_2__3
    SLICE_X29Y163        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.521    a4_add/u4/u7/out_o1_reg[21]_i_6/O[7]
    SLICE_X29Y166        net (fo=11, unset)           0.190     7.711    a4_add/u4/u7/fract_out_pl1[23]
    SLICE_X29Y166        LUT6 (Prop_LUT6_I4_O)        0.079     7.790    a4_add/u4/u7/out_o1[27]_i_2__14/O
    SLICE_X28Y164        net (fo=4, unset)            0.357     8.147    a4_add/u4/u7/n_44_out_o1[27]_i_2__14
    SLICE_X28Y164        LUT5 (Prop_LUT5_I0_O)        0.035     8.182    a4_add/u4/u7/out_o1[21]_i_3__12/O
    SLICE_X30Y162        net (fo=24, unset)           0.366     8.548    a4_add/u4/u7/O13
    SLICE_X30Y162        LUT5 (Prop_LUT5_I0_O)        0.037     8.585    a4_add/u4/u7/out_o1[4]_i_1__3/O
    SLICE_X30Y162        net (fo=1, routed)           0.000     8.585    a4_add/n_60_u4
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X30Y162        net (fo=4354, routed)        1.818     7.890    a4_add/clock_IBUF_BUFG
                         clock pessimism              0.510     8.400    
                         clock uncertainty           -0.035     8.365    
    SLICE_X30Y162        FDRE (Setup_FDRE_C_D)        0.055     8.420    a4_add/out_o1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x3_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 1.244ns (21.959%)  route 4.421ns (78.041%))
  Logic Levels:           15  (CARRY8=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 7.871 - 5.500 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.767ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.700ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    DSP48E2_X3Y49        net (fo=4354, routed)        1.943     2.890    x3_mul/u5/prod_reg__0/u5/prod_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[3])
                                                      0.297     3.187    x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[3]
    SLICE_X21Y120        net (fo=14, unset)           0.495     3.682    x3_mul/u5/fract_denorm[20]
    SLICE_X21Y120        LUT6 (Prop_LUT6_I1_O)        0.035     3.717    x3_mul/u5/shift_out_reg[0]_i_29__2/O
    SLICE_X21Y121        net (fo=1, unset)            0.258     3.975    x3_mul/u5/n_44_shift_out_reg[0]_i_29__2
    SLICE_X21Y121        LUT6 (Prop_LUT6_I5_O)        0.035     4.010    x3_mul/u5/shift_out_reg[0]_i_14__2/O
    SLICE_X22Y124        net (fo=2, unset)            0.369     4.379    x3_mul/u5/n_44_shift_out_reg[0]_i_14__2
    SLICE_X22Y124        MUXF7 (Prop_MUXF7_S_O)       0.089     4.468    x3_mul/u5/out_o1_reg[29]_i_28__2/O
    SLICE_X23Y124        net (fo=3, unset)            0.213     4.681    x3_mul/u5/n_44_out_o1_reg[29]_i_28__2
    SLICE_X23Y124        LUT6 (Prop_LUT6_I5_O)        0.070     4.751    x3_mul/u5/out_o1[29]_i_25__5/O
    SLICE_X23Y125        net (fo=4, unset)            0.228     4.979    x3_mul/u5/n_44_out_o1[29]_i_25__5
    SLICE_X23Y125        LUT5 (Prop_LUT5_I1_O)        0.035     5.014    x3_mul/u5/out_o1[29]_i_12__11/O
    SLICE_X23Y126        net (fo=2, unset)            0.355     5.369    x3_mul/u5/n_44_out_o1[29]_i_12__11
    SLICE_X23Y126        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     5.553    x3_mul/u5/out_o1_reg[29]_i_8__2/CO[7]
    SLICE_X23Y127        net (fo=1, unset)            0.000     5.553    x3_mul/u5/n_44_out_o1_reg[29]_i_8__2
    SLICE_X23Y127        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.658    x3_mul/u5/shift_out_reg[47]_i_33__5/O[0]
    SLICE_X22Y129        net (fo=5, unset)            0.183     5.841    x3_mul/u5/u4/exp_next_mi[8]
    SLICE_X22Y129        LUT6 (Prop_LUT6_I0_O)        0.079     5.920    x3_mul/u5/out_o1[29]_i_9__2/O
    SLICE_X23Y130        net (fo=11, unset)           0.302     6.222    x3_mul/u5/n_44_out_o1[29]_i_9__2
    SLICE_X23Y130        LUT5 (Prop_LUT5_I1_O)        0.037     6.259    x3_mul/u5/out_o1[0]_i_12__2/O
    SLICE_X21Y130        net (fo=34, unset)           0.343     6.602    x3_mul/u5/O8
    SLICE_X21Y130        LUT4 (Prop_LUT4_I2_O)        0.056     6.658    x3_mul/u5/out_o1[0]_i_27__2/O
    SLICE_X21Y130        net (fo=1, unset)            0.398     7.056    x3_mul/u4/u1/I3
    SLICE_X21Y130        LUT6 (Prop_LUT6_I1_O)        0.082     7.138    x3_mul/u4/u1/out_o1[0]_i_8__2/O
    SLICE_X22Y133        net (fo=1, unset)            0.449     7.587    x3_mul/u4/u1/n_44_out_o1[0]_i_8__2
    SLICE_X22Y133        LUT6 (Prop_LUT6_I2_O)        0.035     7.622    x3_mul/u4/u1/out_o1[0]_i_2__2/O
    SLICE_X23Y135        net (fo=37, unset)           0.326     7.948    x3_mul/u5/I5
    SLICE_X23Y135        LUT5 (Prop_LUT5_I0_O)        0.035     7.983    x3_mul/u5/out_o1[30]_i_2__5/O
    SLICE_X24Y134        net (fo=2, unset)            0.246     8.229    x3_mul/u5/O1
    SLICE_X24Y134        LUT4 (Prop_LUT4_I2_O)        0.035     8.264    x3_mul/u5/out_o1[22]_i_3__2/O
    SLICE_X25Y136        net (fo=1, unset)            0.256     8.520    x3_mul/u0/I8
    SLICE_X25Y136        LUT5 (Prop_LUT5_I2_O)        0.035     8.555    x3_mul/u0/out_o1[22]_i_1__5/O
    SLICE_X25Y136        net (fo=1, routed)           0.000     8.555    x3_mul/n_58_u0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X25Y136        net (fo=4354, routed)        1.799     7.871    x3_mul/clock_IBUF_BUFG
                         clock pessimism              0.494     8.365    
                         clock uncertainty           -0.035     8.329    
    SLICE_X25Y136        FDRE (Setup_FDRE_C_D)        0.061     8.390    x3_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 a4_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a4_add/out_o1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 1.736ns (30.868%)  route 3.888ns (69.132%))
  Logic Levels:           19  (CARRY8=4 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 7.891 - 5.500 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.767ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.700ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X28Y159        net (fo=4354, routed)        2.018     2.965    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y159        FDRE (Prop_FDRE_C_Q)         0.156     3.121    a4_add/fract_out_q_reg[5]/Q
    SLICE_X29Y158        net (fo=8, unset)            0.431     3.552    a4_add/u4/u7/Q[5]
    SLICE_X29Y158        LUT6 (Prop_LUT6_I1_O)        0.035     3.587    a4_add/u4/u7/shift_out_reg[47]_i_55__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.140     3.727    a4_add/u4/u7/n_44_shift_out_reg[47]_i_55__3
    SLICE_X28Y158        LUT6 (Prop_LUT6_I0_O)        0.035     3.762    a4_add/u4/u7/shift_out_reg[47]_i_46__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.092     3.854    a4_add/u4/u7/n_44_shift_out_reg[47]_i_46__3
    SLICE_X28Y158        LUT5 (Prop_LUT5_I0_O)        0.035     3.889    a4_add/u4/u7/shift_out_reg[47]_i_38__14/O
    SLICE_X27Y160        net (fo=2, unset)            0.249     4.138    a4_add/u4/u7/O3
    SLICE_X27Y160        LUT6 (Prop_LUT6_I1_O)        0.035     4.173    a4_add/u4/u7/shift_out_reg[47]_i_26__14/O
    SLICE_X27Y160        net (fo=4, unset)            0.298     4.471    a4_add/n_44_u4
    SLICE_X27Y160        LUT2 (Prop_LUT2_I1_O)        0.035     4.506    a4_add/out_o1[29]_i_29__12/O
    SLICE_X27Y159        net (fo=2, unset)            0.239     4.745    a4_add/n_44_out_o1[29]_i_29__12
    SLICE_X27Y159        LUT6 (Prop_LUT6_I1_O)        0.034     4.779    a4_add/out_o1[29]_i_24__12/O
    SLICE_X27Y160        net (fo=2, unset)            0.275     5.054    a4_add/n_44_out_o1[29]_i_24__12
    SLICE_X27Y160        LUT3 (Prop_LUT3_I1_O)        0.036     5.090    a4_add/out_o1[29]_i_10__3/O
    SLICE_X27Y161        net (fo=2, unset)            0.196     5.286    a4_add/n_44_out_o1[29]_i_10__3
    SLICE_X27Y161        LUT6 (Prop_LUT6_I3_O)        0.035     5.321    a4_add/out_o1[29]_i_16__12/O
    SLICE_X27Y161        net (fo=1, routed)           0.000     5.321    a4_add/n_44_out_o1[29]_i_16__12
    SLICE_X27Y161        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.565    a4_add/out_o1_reg[29]_i_6__3/CO[7]
    SLICE_X27Y162        net (fo=1, unset)            0.000     5.565    a4_add/n_44_out_o1_reg[29]_i_6__3
    SLICE_X27Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.670    a4_add/shift_out_reg[47]_i_30__12/O[0]
    SLICE_X27Y162        net (fo=5, unset)            0.216     5.886    a4_add/u4/u7/I10[0]
    SLICE_X27Y162        LUT3 (Prop_LUT3_I0_O)        0.071     5.957    a4_add/u4/u7/shift_out_reg[47]_i_28__14/O
    SLICE_X28Y163        net (fo=37, unset)           0.263     6.220    a4_add/u4/u7/O11
    SLICE_X28Y163        LUT5 (Prop_LUT5_I4_O)        0.036     6.256    a4_add/u4/u7/shift_out_reg[47]_i_40__3/O
    SLICE_X28Y162        net (fo=1, unset)            0.205     6.461    a4_add/u4/u7/n_44_shift_out_reg[47]_i_40__3
    SLICE_X28Y162        LUT5 (Prop_LUT5_I2_O)        0.057     6.518    a4_add/u4/u7/shift_out_reg[47]_i_27__12/O
    SLICE_X29Y162        net (fo=28, unset)           0.365     6.883    a4_add/u4/u7/n_44_shift_out_reg[47]_i_27__12
    SLICE_X29Y162        LUT4 (Prop_LUT4_I2_O)        0.085     6.968    a4_add/u4/u7/out_o1[15]_i_10__14/O
    SLICE_X29Y162        net (fo=1, routed)           0.000     6.968    a4_add/u4/u7/p_0_in51_in[8]
    SLICE_X29Y162        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     7.339    a4_add/u4/u7/out_o1_reg[15]_i_2__3/CO[7]
    SLICE_X29Y163        net (fo=1, unset)            0.000     7.339    a4_add/u4/u7/n_44_out_o1_reg[15]_i_2__3
    SLICE_X29Y163        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.521    a4_add/u4/u7/out_o1_reg[21]_i_6/O[7]
    SLICE_X29Y166        net (fo=11, unset)           0.190     7.711    a4_add/u4/u7/fract_out_pl1[23]
    SLICE_X29Y166        LUT6 (Prop_LUT6_I4_O)        0.079     7.790    a4_add/u4/u7/out_o1[27]_i_2__14/O
    SLICE_X28Y164        net (fo=4, unset)            0.357     8.147    a4_add/u4/u7/n_44_out_o1[27]_i_2__14
    SLICE_X28Y164        LUT5 (Prop_LUT5_I0_O)        0.035     8.182    a4_add/u4/u7/out_o1[21]_i_3__12/O
    SLICE_X30Y164        net (fo=24, unset)           0.372     8.554    a4_add/u4/u7/O13
    SLICE_X30Y164        LUT5 (Prop_LUT5_I0_O)        0.035     8.589    a4_add/u4/u7/out_o1[18]_i_1__3/O
    SLICE_X30Y164        net (fo=1, routed)           0.000     8.589    a4_add/n_75_u4
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X30Y164        net (fo=4354, routed)        1.819     7.891    a4_add/clock_IBUF_BUFG
                         clock pessimism              0.510     8.401    
                         clock uncertainty           -0.035     8.366    
    SLICE_X30Y164        FDRE (Setup_FDRE_C_D)        0.059     8.425    a4_add/out_o1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 a1_add/opa_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a1_add/u1/fractb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 1.608ns (28.663%)  route 4.002ns (71.337%))
  Logic Levels:           15  (CARRY8=4 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 7.916 - 5.500 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.043ns (routing 0.767ns, distribution 1.276ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.700ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X34Y142        net (fo=4354, routed)        2.043     2.990    a1_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y142        FDRE (Prop_FDRE_C_Q)         0.156     3.146    a1_add/opa_r_reg[26]/Q
    SLICE_X35Y142        net (fo=8, unset)            0.440     3.586    a1_add/expa[3]
    SLICE_X35Y142        LUT4 (Prop_LUT4_I0_O)        0.066     3.652    a1_add/fracta_out[25]_i_9__0/O
    SLICE_X35Y142        net (fo=1, routed)           0.000     3.652    a1_add/n_44_fracta_out[25]_i_9__0
    SLICE_X35Y142        CARRY8 (Prop_CARRY8_DI[1]_CO[3])
                                                      0.188     3.840    a1_add/fracta_out_reg[25]_i_4__0/CO[3]
    SLICE_X34Y141        net (fo=162, unset)          0.214     4.054    a1_add/expa_lt_expb
    SLICE_X34Y141        LUT3 (Prop_LUT3_I1_O)        0.075     4.129    a1_add/fracta_out[26]_i_11__0/O
    SLICE_X35Y141        net (fo=1, unset)            0.331     4.460    a1_add/n_44_fracta_out[26]_i_11__0
    SLICE_X35Y141        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.318     4.778    a1_add/fracta_out_reg[26]_i_7__0/O[7]
    SLICE_X35Y139        net (fo=6, unset)            0.122     4.900    a1_add/u1/O[7]
    SLICE_X35Y139        LUT2 (Prop_LUT2_I1_O)        0.081     4.981    a1_add/u1/fracta_out[26]_i_9__0/O
    SLICE_X35Y138        net (fo=3, unset)            0.303     5.284    a1_add/u1/n_44_fracta_out[26]_i_9__0
    SLICE_X35Y138        LUT6 (Prop_LUT6_I5_O)        0.035     5.319    a1_add/u1/fracta_out[25]_i_15__0/O
    SLICE_X35Y134        net (fo=7, unset)            0.415     5.734    a1_add/u1/n_44_fracta_out[25]_i_15__0
    SLICE_X35Y134        LUT2 (Prop_LUT2_I1_O)        0.057     5.791    a1_add/u1/fracta_out[25]_i_6__0/O
    SLICE_X38Y131        net (fo=28, unset)           0.375     6.166    a1_add/u1/n_44_fracta_out[25]_i_6__0
    SLICE_X38Y131        LUT6 (Prop_LUT6_I2_O)        0.084     6.250    a1_add/u1/fracta_out[5]_i_6__0/O
    SLICE_X38Y133        net (fo=3, unset)            0.127     6.377    a1_add/u1/O37
    SLICE_X38Y133        LUT5 (Prop_LUT5_I4_O)        0.035     6.412    a1_add/u1/fracta_out[9]_i_5__0/O
    SLICE_X38Y133        net (fo=2, unset)            0.423     6.835    a1_add/u1/n_44_fracta_out[9]_i_5__0
    SLICE_X38Y133        LUT5 (Prop_LUT5_I1_O)        0.037     6.872    a1_add/u1/fracta_out[9]_i_4__0/O
    SLICE_X37Y134        net (fo=1, unset)            0.262     7.134    a1_add/u1/n_44_fracta_out[9]_i_4__0
    SLICE_X37Y134        LUT5 (Prop_LUT5_I3_O)        0.035     7.169    a1_add/u1/fracta_out[9]_i_2__0/O
    SLICE_X37Y134        net (fo=4, unset)            0.406     7.575    a1_add/n_64_u1
    SLICE_X37Y134        LUT6 (Prop_LUT6_I3_O)        0.035     7.610    a1_add/sign_i_19__0/O
    SLICE_X37Y135        net (fo=1, unset)            0.240     7.850    a1_add/n_44_sign_i_19__0
    SLICE_X37Y135        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     8.034    a1_add/sign_reg_i_3__0/CO[7]
    SLICE_X37Y136        net (fo=1, unset)            0.000     8.034    a1_add/n_44_sign_reg_i_3__0
    SLICE_X37Y136        CARRY8 (Prop_CARRY8_CI_CO[5])
                                                      0.123     8.157    a1_add/sign_reg_i_2__0/CO[5]
    SLICE_X37Y139        net (fo=55, unset)           0.344     8.501    a1_add/u1/CO[0]
    SLICE_X37Y139        LUT5 (Prop_LUT5_I1_O)        0.099     8.600    a1_add/u1/fractb_out[8]_i_1__0/O
    SLICE_X37Y139        net (fo=1, routed)           0.000     8.600    a1_add/u1/fractb_s[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X37Y139        net (fo=4354, routed)        1.844     7.916    a1_add/u1/clock_IBUF_BUFG
                         clock pessimism              0.510     8.426    
                         clock uncertainty           -0.035     8.390    
    SLICE_X37Y139        FDRE (Setup_FDRE_C_D)        0.047     8.437    a1_add/u1/fractb_out_reg[8]
  -------------------------------------------------------------------
                         required time                          8.437    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 a4_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a4_add/out_o1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 1.736ns (30.912%)  route 3.880ns (69.088%))
  Logic Levels:           19  (CARRY8=4 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 7.891 - 5.500 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.767ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.700ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X28Y159        net (fo=4354, routed)        2.018     2.965    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y159        FDRE (Prop_FDRE_C_Q)         0.156     3.121    a4_add/fract_out_q_reg[5]/Q
    SLICE_X29Y158        net (fo=8, unset)            0.431     3.552    a4_add/u4/u7/Q[5]
    SLICE_X29Y158        LUT6 (Prop_LUT6_I1_O)        0.035     3.587    a4_add/u4/u7/shift_out_reg[47]_i_55__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.140     3.727    a4_add/u4/u7/n_44_shift_out_reg[47]_i_55__3
    SLICE_X28Y158        LUT6 (Prop_LUT6_I0_O)        0.035     3.762    a4_add/u4/u7/shift_out_reg[47]_i_46__3/O
    SLICE_X28Y158        net (fo=1, unset)            0.092     3.854    a4_add/u4/u7/n_44_shift_out_reg[47]_i_46__3
    SLICE_X28Y158        LUT5 (Prop_LUT5_I0_O)        0.035     3.889    a4_add/u4/u7/shift_out_reg[47]_i_38__14/O
    SLICE_X27Y160        net (fo=2, unset)            0.249     4.138    a4_add/u4/u7/O3
    SLICE_X27Y160        LUT6 (Prop_LUT6_I1_O)        0.035     4.173    a4_add/u4/u7/shift_out_reg[47]_i_26__14/O
    SLICE_X27Y160        net (fo=4, unset)            0.298     4.471    a4_add/n_44_u4
    SLICE_X27Y160        LUT2 (Prop_LUT2_I1_O)        0.035     4.506    a4_add/out_o1[29]_i_29__12/O
    SLICE_X27Y159        net (fo=2, unset)            0.239     4.745    a4_add/n_44_out_o1[29]_i_29__12
    SLICE_X27Y159        LUT6 (Prop_LUT6_I1_O)        0.034     4.779    a4_add/out_o1[29]_i_24__12/O
    SLICE_X27Y160        net (fo=2, unset)            0.275     5.054    a4_add/n_44_out_o1[29]_i_24__12
    SLICE_X27Y160        LUT3 (Prop_LUT3_I1_O)        0.036     5.090    a4_add/out_o1[29]_i_10__3/O
    SLICE_X27Y161        net (fo=2, unset)            0.196     5.286    a4_add/n_44_out_o1[29]_i_10__3
    SLICE_X27Y161        LUT6 (Prop_LUT6_I3_O)        0.035     5.321    a4_add/out_o1[29]_i_16__12/O
    SLICE_X27Y161        net (fo=1, routed)           0.000     5.321    a4_add/n_44_out_o1[29]_i_16__12
    SLICE_X27Y161        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.244     5.565    a4_add/out_o1_reg[29]_i_6__3/CO[7]
    SLICE_X27Y162        net (fo=1, unset)            0.000     5.565    a4_add/n_44_out_o1_reg[29]_i_6__3
    SLICE_X27Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.670    a4_add/shift_out_reg[47]_i_30__12/O[0]
    SLICE_X27Y162        net (fo=5, unset)            0.216     5.886    a4_add/u4/u7/I10[0]
    SLICE_X27Y162        LUT3 (Prop_LUT3_I0_O)        0.071     5.957    a4_add/u4/u7/shift_out_reg[47]_i_28__14/O
    SLICE_X28Y163        net (fo=37, unset)           0.263     6.220    a4_add/u4/u7/O11
    SLICE_X28Y163        LUT5 (Prop_LUT5_I4_O)        0.036     6.256    a4_add/u4/u7/shift_out_reg[47]_i_40__3/O
    SLICE_X28Y162        net (fo=1, unset)            0.205     6.461    a4_add/u4/u7/n_44_shift_out_reg[47]_i_40__3
    SLICE_X28Y162        LUT5 (Prop_LUT5_I2_O)        0.057     6.518    a4_add/u4/u7/shift_out_reg[47]_i_27__12/O
    SLICE_X29Y162        net (fo=28, unset)           0.365     6.883    a4_add/u4/u7/n_44_shift_out_reg[47]_i_27__12
    SLICE_X29Y162        LUT4 (Prop_LUT4_I2_O)        0.085     6.968    a4_add/u4/u7/out_o1[15]_i_10__14/O
    SLICE_X29Y162        net (fo=1, routed)           0.000     6.968    a4_add/u4/u7/p_0_in51_in[8]
    SLICE_X29Y162        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     7.339    a4_add/u4/u7/out_o1_reg[15]_i_2__3/CO[7]
    SLICE_X29Y163        net (fo=1, unset)            0.000     7.339    a4_add/u4/u7/n_44_out_o1_reg[15]_i_2__3
    SLICE_X29Y163        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.521    a4_add/u4/u7/out_o1_reg[21]_i_6/O[7]
    SLICE_X29Y166        net (fo=11, unset)           0.190     7.711    a4_add/u4/u7/fract_out_pl1[23]
    SLICE_X29Y166        LUT6 (Prop_LUT6_I4_O)        0.079     7.790    a4_add/u4/u7/out_o1[27]_i_2__14/O
    SLICE_X28Y164        net (fo=4, unset)            0.357     8.147    a4_add/u4/u7/n_44_out_o1[27]_i_2__14
    SLICE_X28Y164        LUT5 (Prop_LUT5_I0_O)        0.035     8.182    a4_add/u4/u7/out_o1[21]_i_3__12/O
    SLICE_X31Y163        net (fo=24, unset)           0.364     8.546    a4_add/u4/u7/O13
    SLICE_X31Y163        LUT5 (Prop_LUT5_I0_O)        0.035     8.581    a4_add/u4/u7/out_o1[7]_i_1__3/O
    SLICE_X31Y163        net (fo=1, routed)           0.000     8.581    a4_add/n_63_u4
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X31Y163        net (fo=4354, routed)        1.819     7.891    a4_add/clock_IBUF_BUFG
                         clock pessimism              0.510     8.401    
                         clock uncertainty           -0.035     8.366    
    SLICE_X31Y163        FDRE (Setup_FDRE_C_D)        0.054     8.420    a4_add/out_o1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 a5_add/opa_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a5_add/u1/fractb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.604ns (29.259%)  route 3.878ns (70.741%))
  Logic Levels:           15  (CARRY8=4 LUT2=2 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 7.789 - 5.500 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.767ns, distribution 1.256ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.700ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clock_IBUF_BUFG_inst/O
    SLICE_X29Y144        net (fo=4354, routed)        2.023     2.970    a5_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y144        FDRE (Prop_FDRE_C_Q)         0.155     3.125    a5_add/opa_r_reg[30]/Q
    SLICE_X29Y144        net (fo=7, unset)            0.541     3.666    a5_add/expa[7]
    SLICE_X29Y144        LUT4 (Prop_LUT4_I0_O)        0.058     3.724    a5_add/fracta_out[25]_i_7__4/O
    SLICE_X29Y144        net (fo=1, routed)           0.000     3.724    a5_add/n_44_fracta_out[25]_i_7__4
    SLICE_X29Y144        CARRY8 (Prop_CARRY8_DI[3]_CO[3])
                                                      0.168     3.892    a5_add/fracta_out_reg[25]_i_4__4/CO[3]
    SLICE_X29Y143        net (fo=162, unset)          0.434     4.326    a5_add/expa_lt_expb
    SLICE_X29Y143        LUT3 (Prop_LUT3_I1_O)        0.099     4.425    a5_add/fracta_out[26]_i_15__4/O
    SLICE_X29Y143        net (fo=1, routed)           0.000     4.425    a5_add/n_44_fracta_out[26]_i_15__4
    SLICE_X29Y143        CARRY8 (Prop_CARRY8_DI[3]_O[6])
                                                      0.226     4.651    a5_add/fracta_out_reg[26]_i_7__4/O[6]
    SLICE_X28Y142        net (fo=6, unset)            0.355     5.006    a5_add/u1/O[6]
    SLICE_X28Y142        LUT2 (Prop_LUT2_I0_O)        0.105     5.111    a5_add/u1/fracta_out[26]_i_9__4/O
    SLICE_X28Y142        net (fo=3, unset)            0.053     5.164    a5_add/u1/n_44_fracta_out[26]_i_9__4
    SLICE_X28Y142        LUT6 (Prop_LUT6_I5_O)        0.082     5.246    a5_add/u1/fracta_out[25]_i_15__4/O
    SLICE_X28Y142        net (fo=7, unset)            0.399     5.645    a5_add/u1/n_44_fracta_out[25]_i_15__4
    SLICE_X28Y142        LUT2 (Prop_LUT2_I1_O)        0.066     5.711    a5_add/u1/fracta_out[25]_i_6__4/O
    SLICE_X25Y141        net (fo=28, unset)           0.478     6.189    a5_add/u1/n_44_fracta_out[25]_i_6__4
    SLICE_X25Y141        LUT6 (Prop_LUT6_I2_O)        0.090     6.279    a5_add/u1/fracta_out[5]_i_6__4/O
    SLICE_X25Y142        net (fo=3, unset)            0.195     6.474    a5_add/u1/O46
    SLICE_X25Y142        LUT5 (Prop_LUT5_I4_O)        0.034     6.508    a5_add/u1/fracta_out[9]_i_5__4/O
    SLICE_X24Y143        net (fo=2, unset)            0.175     6.683    a5_add/u1/n_44_fracta_out[9]_i_5__4
    SLICE_X24Y143        LUT5 (Prop_LUT5_I1_O)        0.035     6.718    a5_add/u1/fracta_out[9]_i_4__4/O
    SLICE_X24Y143        net (fo=1, unset)            0.356     7.074    a5_add/u1/n_44_fracta_out[9]_i_4__4
    SLICE_X24Y143        LUT5 (Prop_LUT5_I3_O)        0.037     7.111    a5_add/u1/fracta_out[9]_i_2__4/O
    SLICE_X23Y142        net (fo=4, unset)            0.270     7.381    a5_add/n_116_u1
    SLICE_X23Y142        LUT6 (Prop_LUT6_I3_O)        0.035     7.416    a5_add/sign_i_19__4/O
    SLICE_X23Y143        net (fo=1, unset)            0.360     7.776    a5_add/n_44_sign_i_19__4
    SLICE_X23Y143        CARRY8 (Prop_CARRY8_DI[4]_CO[7])
                                                      0.184     7.960    a5_add/sign_reg_i_3__4/CO[7]
    SLICE_X23Y144        net (fo=1, unset)            0.000     7.960    a5_add/n_44_sign_reg_i_3__4
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_CI_CO[5])
                                                      0.123     8.083    a5_add/sign_reg_i_2__4/CO[5]
    SLICE_X22Y146        net (fo=55, unset)           0.262     8.345    a5_add/u1/I1[0]
    SLICE_X22Y146        LUT5 (Prop_LUT5_I1_O)        0.107     8.452    a5_add/u1/fractb_out[5]_i_1__4/O
    SLICE_X22Y146        net (fo=1, routed)           0.000     8.452    a5_add/u1/fractb_s[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500    
    G9                                                0.000     5.500    clock
    G9                   net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     5.718    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     5.745    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     5.968    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     6.072    clock_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=4354, routed)        1.717     7.789    a5_add/u1/clock_IBUF_BUFG
                         clock pessimism              0.494     8.283    
                         clock uncertainty           -0.035     8.247    
    SLICE_X22Y146        FDRE (Setup_FDRE_C_D)        0.044     8.291    a5_add/u1/fractb_out_reg[5]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                 -0.160    




