# Sobel-filter-on-FPGA
Development a Sobel filter in hardware using Verilog RTL, packaging as IP in Vivado, integrated and running with Python for edge detection on 1280x720 image, on PYNQ development board by TUL that based on AMD (Xilinx) Zynq 7020 SoC (FPGA + ARM processor).
