
motion-sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005214  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  080053a4  080053a4  000063a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005554  08005554  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005554  08005554  00006554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800555c  0800555c  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800555c  0800555c  0000655c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005560  08005560  00006560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005564  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  20000068  080055cc  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002b4  080055cc  000072b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dd26  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e53  00000000  00000000  00014dbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c90  00000000  00000000  00016c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009b7  00000000  00000000  000178a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026f7e  00000000  00000000  0001825f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f7b8  00000000  00000000  0003f1dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec525  00000000  00000000  0004e995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013aeba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b68  00000000  00000000  0013af00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0013ea68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800538c 	.word	0x0800538c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800538c 	.word	0x0800538c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Redirect to UART to display
int _write(int file, char *ptr, int len) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	f04f 33ff 	mov.w	r3, #4294967295
 80005b0:	68b9      	ldr	r1, [r7, #8]
 80005b2:	4804      	ldr	r0, [pc, #16]	@ (80005c4 <_write+0x28>)
 80005b4:	f003 fa00 	bl	80039b8 <HAL_UART_Transmit>
    return len;
 80005b8:	687b      	ldr	r3, [r7, #4]
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	3710      	adds	r7, #16
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	200000d8 	.word	0x200000d8

080005c8 <I2C_Scan>:

void I2C_Scan(void) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0
    printf("Scanning I2C bus...\r\n");
 80005ce:	4813      	ldr	r0, [pc, #76]	@ (800061c <I2C_Scan+0x54>)
 80005d0:	f004 f87a 	bl	80046c8 <puts>
    HAL_StatusTypeDef result;

    for (uint8_t i = 1; i < 128; i++) {
 80005d4:	2301      	movs	r3, #1
 80005d6:	71fb      	strb	r3, [r7, #7]
 80005d8:	e015      	b.n	8000606 <I2C_Scan+0x3e>
        result = HAL_I2C_IsDeviceReady(&hi2c1, (i << 1), 2, 10);
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	b29b      	uxth	r3, r3
 80005de:	005b      	lsls	r3, r3, #1
 80005e0:	b299      	uxth	r1, r3
 80005e2:	230a      	movs	r3, #10
 80005e4:	2202      	movs	r2, #2
 80005e6:	480e      	ldr	r0, [pc, #56]	@ (8000620 <I2C_Scan+0x58>)
 80005e8:	f001 fa32 	bl	8001a50 <HAL_I2C_IsDeviceReady>
 80005ec:	4603      	mov	r3, r0
 80005ee:	71bb      	strb	r3, [r7, #6]
        if (result == HAL_OK) {
 80005f0:	79bb      	ldrb	r3, [r7, #6]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d104      	bne.n	8000600 <I2C_Scan+0x38>
            printf("Device found at 0x%02X\r\n", i);
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	4619      	mov	r1, r3
 80005fa:	480a      	ldr	r0, [pc, #40]	@ (8000624 <I2C_Scan+0x5c>)
 80005fc:	f003 fffc 	bl	80045f8 <iprintf>
    for (uint8_t i = 1; i < 128; i++) {
 8000600:	79fb      	ldrb	r3, [r7, #7]
 8000602:	3301      	adds	r3, #1
 8000604:	71fb      	strb	r3, [r7, #7]
 8000606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060a:	2b00      	cmp	r3, #0
 800060c:	dae5      	bge.n	80005da <I2C_Scan+0x12>
        }
    }
    printf("Scan complete!\r\n");
 800060e:	4806      	ldr	r0, [pc, #24]	@ (8000628 <I2C_Scan+0x60>)
 8000610:	f004 f85a 	bl	80046c8 <puts>
}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	080053a4 	.word	0x080053a4
 8000620:	20000084 	.word	0x20000084
 8000624:	080053bc 	.word	0x080053bc
 8000628:	080053d8 	.word	0x080053d8

0800062c <MPU6050_Init>:

uint8_t MPU6050_Init(void) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b086      	sub	sp, #24
 8000630:	af04      	add	r7, sp, #16
    uint8_t check;
    uint8_t data;

    // Check WHO_AM_I register (should return 0x68)
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU6050_WHO_AM_I, 1, &check, 1, HAL_MAX_DELAY);
 8000632:	f04f 33ff 	mov.w	r3, #4294967295
 8000636:	9302      	str	r3, [sp, #8]
 8000638:	2301      	movs	r3, #1
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	1dfb      	adds	r3, r7, #7
 800063e:	9300      	str	r3, [sp, #0]
 8000640:	2301      	movs	r3, #1
 8000642:	2275      	movs	r2, #117	@ 0x75
 8000644:	21d0      	movs	r1, #208	@ 0xd0
 8000646:	4814      	ldr	r0, [pc, #80]	@ (8000698 <MPU6050_Init+0x6c>)
 8000648:	f001 f8e8 	bl	800181c <HAL_I2C_Mem_Read>

    if (check == 0x68) {
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	2b68      	cmp	r3, #104	@ 0x68
 8000650:	d118      	bne.n	8000684 <MPU6050_Init+0x58>
        printf("MPU6050 detected! WHO_AM_I = 0x%02X\r\n", check);
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	4619      	mov	r1, r3
 8000656:	4811      	ldr	r0, [pc, #68]	@ (800069c <MPU6050_Init+0x70>)
 8000658:	f003 ffce 	bl	80045f8 <iprintf>

        // Wake up MPU6050 (it starts in sleep mode)
        data = 0x00;
 800065c:	2300      	movs	r3, #0
 800065e:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_PWR_MGMT_1, 1, &data, 1, HAL_MAX_DELAY);
 8000660:	f04f 33ff 	mov.w	r3, #4294967295
 8000664:	9302      	str	r3, [sp, #8]
 8000666:	2301      	movs	r3, #1
 8000668:	9301      	str	r3, [sp, #4]
 800066a:	1dbb      	adds	r3, r7, #6
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2301      	movs	r3, #1
 8000670:	226b      	movs	r2, #107	@ 0x6b
 8000672:	21d0      	movs	r1, #208	@ 0xd0
 8000674:	4808      	ldr	r0, [pc, #32]	@ (8000698 <MPU6050_Init+0x6c>)
 8000676:	f000 ffbd 	bl	80015f4 <HAL_I2C_Mem_Write>

        printf("MPU6050 initialized!\r\n");
 800067a:	4809      	ldr	r0, [pc, #36]	@ (80006a0 <MPU6050_Init+0x74>)
 800067c:	f004 f824 	bl	80046c8 <puts>
        return 0;
 8000680:	2300      	movs	r3, #0
 8000682:	e005      	b.n	8000690 <MPU6050_Init+0x64>
    } else {
        printf("MPU6050 not found. WHO_AM_I = 0x%02X\r\n", check);
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	4619      	mov	r1, r3
 8000688:	4806      	ldr	r0, [pc, #24]	@ (80006a4 <MPU6050_Init+0x78>)
 800068a:	f003 ffb5 	bl	80045f8 <iprintf>
        return 1;
 800068e:	2301      	movs	r3, #1
    }
}
 8000690:	4618      	mov	r0, r3
 8000692:	3708      	adds	r7, #8
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000084 	.word	0x20000084
 800069c:	080053e8 	.word	0x080053e8
 80006a0:	08005410 	.word	0x08005410
 80006a4:	08005428 	.word	0x08005428

080006a8 <MPU6050_Read_Accel>:

void MPU6050_Read_Accel(int16_t *accel_x, int16_t *accel_y, int16_t *accel_z) {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b08a      	sub	sp, #40	@ 0x28
 80006ac:	af04      	add	r7, sp, #16
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	60b9      	str	r1, [r7, #8]
 80006b2:	607a      	str	r2, [r7, #4]
    uint8_t data[6];

    // Read 6 bytes starting from ACCEL_XOUT_H register
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU6050_ACCEL_XOUT_H, 1, data, 6, HAL_MAX_DELAY);
 80006b4:	f04f 33ff 	mov.w	r3, #4294967295
 80006b8:	9302      	str	r3, [sp, #8]
 80006ba:	2306      	movs	r3, #6
 80006bc:	9301      	str	r3, [sp, #4]
 80006be:	f107 0310 	add.w	r3, r7, #16
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	2301      	movs	r3, #1
 80006c6:	223b      	movs	r2, #59	@ 0x3b
 80006c8:	21d0      	movs	r1, #208	@ 0xd0
 80006ca:	4812      	ldr	r0, [pc, #72]	@ (8000714 <MPU6050_Read_Accel+0x6c>)
 80006cc:	f001 f8a6 	bl	800181c <HAL_I2C_Mem_Read>

    // Combine high and low bytes
    *accel_x = (int16_t)(data[0] << 8 | data[1]);
 80006d0:	7c3b      	ldrb	r3, [r7, #16]
 80006d2:	b21b      	sxth	r3, r3
 80006d4:	021b      	lsls	r3, r3, #8
 80006d6:	b21a      	sxth	r2, r3
 80006d8:	7c7b      	ldrb	r3, [r7, #17]
 80006da:	b21b      	sxth	r3, r3
 80006dc:	4313      	orrs	r3, r2
 80006de:	b21a      	sxth	r2, r3
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	801a      	strh	r2, [r3, #0]
    *accel_y = (int16_t)(data[2] << 8 | data[3]);
 80006e4:	7cbb      	ldrb	r3, [r7, #18]
 80006e6:	b21b      	sxth	r3, r3
 80006e8:	021b      	lsls	r3, r3, #8
 80006ea:	b21a      	sxth	r2, r3
 80006ec:	7cfb      	ldrb	r3, [r7, #19]
 80006ee:	b21b      	sxth	r3, r3
 80006f0:	4313      	orrs	r3, r2
 80006f2:	b21a      	sxth	r2, r3
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	801a      	strh	r2, [r3, #0]
    *accel_z = (int16_t)(data[4] << 8 | data[5]);
 80006f8:	7d3b      	ldrb	r3, [r7, #20]
 80006fa:	b21b      	sxth	r3, r3
 80006fc:	021b      	lsls	r3, r3, #8
 80006fe:	b21a      	sxth	r2, r3
 8000700:	7d7b      	ldrb	r3, [r7, #21]
 8000702:	b21b      	sxth	r3, r3
 8000704:	4313      	orrs	r3, r2
 8000706:	b21a      	sxth	r2, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	801a      	strh	r2, [r3, #0]
}
 800070c:	bf00      	nop
 800070e:	3718      	adds	r7, #24
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000084 	.word	0x20000084

08000718 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b088      	sub	sp, #32
 800071c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800071e:	f000 fb85 	bl	8000e2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000722:	f000 f885 	bl	8000830 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000726:	f000 f945 	bl	80009b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800072a:	f000 f913 	bl	8000954 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800072e:	f000 f8d1 	bl	80008d4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  printf("MPU6050 Test Starting...\r\n");
 8000732:	483b      	ldr	r0, [pc, #236]	@ (8000820 <main+0x108>)
 8000734:	f003 ffc8 	bl	80046c8 <puts>
      HAL_Delay(1000);
 8000738:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800073c:	f000 fbf2 	bl	8000f24 <HAL_Delay>

      I2C_Scan();
 8000740:	f7ff ff42 	bl	80005c8 <I2C_Scan>

      // Initialize MPU6050
      if (MPU6050_Init() == 0) {
 8000744:	f7ff ff72 	bl	800062c <MPU6050_Init>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d109      	bne.n	8000762 <main+0x4a>
          printf("\r\nStarting sensor readings...\r\n");
 800074e:	4835      	ldr	r0, [pc, #212]	@ (8000824 <main+0x10c>)
 8000750:	f003 ffba 	bl	80046c8 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
      int16_t accel_x, accel_y, accel_z;
      int16_t prev_x = 0, prev_y = 0, prev_z = 0;
 8000754:	2300      	movs	r3, #0
 8000756:	82fb      	strh	r3, [r7, #22]
 8000758:	2300      	movs	r3, #0
 800075a:	82bb      	strh	r3, [r7, #20]
 800075c:	2300      	movs	r3, #0
 800075e:	827b      	strh	r3, [r7, #18]
 8000760:	e004      	b.n	800076c <main+0x54>
          printf("Failed to initialize MPU6050!\r\n");
 8000762:	4831      	ldr	r0, [pc, #196]	@ (8000828 <main+0x110>)
 8000764:	f003 ffb0 	bl	80046c8 <puts>
          while(1); // Stop here if init failed
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <main+0x50>
  while (1)
  {
	  // Read accelerometer data
	          MPU6050_Read_Accel(&accel_x, &accel_y, &accel_z);
 800076c:	1d3a      	adds	r2, r7, #4
 800076e:	1db9      	adds	r1, r7, #6
 8000770:	f107 0308 	add.w	r3, r7, #8
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff ff97 	bl	80006a8 <MPU6050_Read_Accel>

	          //calculate how much values have changed
	          int16_t delta_x = abs(accel_x - prev_x);
 800077a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800077e:	461a      	mov	r2, r3
 8000780:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000784:	1ad3      	subs	r3, r2, r3
 8000786:	2b00      	cmp	r3, #0
 8000788:	bfb8      	it	lt
 800078a:	425b      	neglt	r3, r3
 800078c:	823b      	strh	r3, [r7, #16]
	          int16_t delta_y = abs(accel_y - prev_y);
 800078e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000792:	461a      	mov	r2, r3
 8000794:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000798:	1ad3      	subs	r3, r2, r3
 800079a:	2b00      	cmp	r3, #0
 800079c:	bfb8      	it	lt
 800079e:	425b      	neglt	r3, r3
 80007a0:	81fb      	strh	r3, [r7, #14]
	          int16_t delta_z = abs(accel_z - prev_z);
 80007a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007a6:	461a      	mov	r2, r3
 80007a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80007ac:	1ad3      	subs	r3, r2, r3
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	bfb8      	it	lt
 80007b2:	425b      	neglt	r3, r3
 80007b4:	81bb      	strh	r3, [r7, #12]
	          int16_t total_change = delta_x + delta_y + delta_z;
 80007b6:	8a3a      	ldrh	r2, [r7, #16]
 80007b8:	89fb      	ldrh	r3, [r7, #14]
 80007ba:	4413      	add	r3, r2
 80007bc:	b29a      	uxth	r2, r3
 80007be:	89bb      	ldrh	r3, [r7, #12]
 80007c0:	4413      	add	r3, r2
 80007c2:	b29b      	uxth	r3, r3
 80007c4:	817b      	strh	r3, [r7, #10]

	          //blink the LED if change is more then 250
	          if (total_change > 700) {
 80007c6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80007ca:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 80007ce:	dd06      	ble.n	80007de <main+0xc6>
	        	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80007d0:	2201      	movs	r2, #1
 80007d2:	2120      	movs	r1, #32
 80007d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007d8:	f000 fe58 	bl	800148c <HAL_GPIO_WritePin>
 80007dc:	e005      	b.n	80007ea <main+0xd2>
	          } else {
	        	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80007de:	2200      	movs	r2, #0
 80007e0:	2120      	movs	r1, #32
 80007e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007e6:	f000 fe51 	bl	800148c <HAL_GPIO_WritePin>
	          }

	          // Print values
	          printf("X: %6d | Y: %6d | Z: %6d | Change: %5d\r\n",
 80007ea:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80007ee:	4619      	mov	r1, r3
 80007f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007f4:	461a      	mov	r2, r3
 80007f6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80007fa:	4618      	mov	r0, r3
 80007fc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000800:	9300      	str	r3, [sp, #0]
 8000802:	4603      	mov	r3, r0
 8000804:	4809      	ldr	r0, [pc, #36]	@ (800082c <main+0x114>)
 8000806:	f003 fef7 	bl	80045f8 <iprintf>
	        		  accel_x, accel_y, accel_z, total_change);
	          //remember current values
	          prev_x = accel_x;
 800080a:	893b      	ldrh	r3, [r7, #8]
 800080c:	82fb      	strh	r3, [r7, #22]
	          prev_y = accel_y;
 800080e:	88fb      	ldrh	r3, [r7, #6]
 8000810:	82bb      	strh	r3, [r7, #20]
	          prev_z = accel_z;
 8000812:	88bb      	ldrh	r3, [r7, #4]
 8000814:	827b      	strh	r3, [r7, #18]

	          HAL_Delay(200); // Read every 200ms
 8000816:	20c8      	movs	r0, #200	@ 0xc8
 8000818:	f000 fb84 	bl	8000f24 <HAL_Delay>
  {
 800081c:	e7a6      	b.n	800076c <main+0x54>
 800081e:	bf00      	nop
 8000820:	08005450 	.word	0x08005450
 8000824:	0800546c 	.word	0x0800546c
 8000828:	0800548c 	.word	0x0800548c
 800082c:	080054ac 	.word	0x080054ac

08000830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b096      	sub	sp, #88	@ 0x58
 8000834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	2244      	movs	r2, #68	@ 0x44
 800083c:	2100      	movs	r1, #0
 800083e:	4618      	mov	r0, r3
 8000840:	f004 f822 	bl	8004888 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000844:	463b      	mov	r3, r7
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]
 800084a:	605a      	str	r2, [r3, #4]
 800084c:	609a      	str	r2, [r3, #8]
 800084e:	60da      	str	r2, [r3, #12]
 8000850:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000852:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000856:	f001 fd4f 	bl	80022f8 <HAL_PWREx_ControlVoltageScaling>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000860:	f000 f90e 	bl	8000a80 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000864:	2302      	movs	r3, #2
 8000866:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000868:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800086c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800086e:	2310      	movs	r3, #16
 8000870:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000872:	2302      	movs	r3, #2
 8000874:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000876:	2302      	movs	r3, #2
 8000878:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800087a:	2301      	movs	r3, #1
 800087c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800087e:	230a      	movs	r3, #10
 8000880:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000882:	2307      	movs	r3, #7
 8000884:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000886:	2302      	movs	r3, #2
 8000888:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800088a:	2302      	movs	r3, #2
 800088c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088e:	f107 0314 	add.w	r3, r7, #20
 8000892:	4618      	mov	r0, r3
 8000894:	f001 fd86 	bl	80023a4 <HAL_RCC_OscConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800089e:	f000 f8ef 	bl	8000a80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a2:	230f      	movs	r3, #15
 80008a4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008a6:	2303      	movs	r3, #3
 80008a8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008b2:	2300      	movs	r3, #0
 80008b4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008b6:	463b      	mov	r3, r7
 80008b8:	2104      	movs	r1, #4
 80008ba:	4618      	mov	r0, r3
 80008bc:	f002 f94e 	bl	8002b5c <HAL_RCC_ClockConfig>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80008c6:	f000 f8db 	bl	8000a80 <Error_Handler>
  }
}
 80008ca:	bf00      	nop
 80008cc:	3758      	adds	r7, #88	@ 0x58
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
	...

080008d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008da:	4a1c      	ldr	r2, [pc, #112]	@ (800094c <MX_I2C1_Init+0x78>)
 80008dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80008de:	4b1a      	ldr	r3, [pc, #104]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008e0:	4a1b      	ldr	r2, [pc, #108]	@ (8000950 <MX_I2C1_Init+0x7c>)
 80008e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008e4:	4b18      	ldr	r3, [pc, #96]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ea:	4b17      	ldr	r3, [pc, #92]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008f0:	4b15      	ldr	r3, [pc, #84]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008f6:	4b14      	ldr	r3, [pc, #80]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008fc:	4b12      	ldr	r3, [pc, #72]	@ (8000948 <MX_I2C1_Init+0x74>)
 80008fe:	2200      	movs	r2, #0
 8000900:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000902:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <MX_I2C1_Init+0x74>)
 8000904:	2200      	movs	r2, #0
 8000906:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000908:	4b0f      	ldr	r3, [pc, #60]	@ (8000948 <MX_I2C1_Init+0x74>)
 800090a:	2200      	movs	r2, #0
 800090c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800090e:	480e      	ldr	r0, [pc, #56]	@ (8000948 <MX_I2C1_Init+0x74>)
 8000910:	f000 fdd4 	bl	80014bc <HAL_I2C_Init>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800091a:	f000 f8b1 	bl	8000a80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800091e:	2100      	movs	r1, #0
 8000920:	4809      	ldr	r0, [pc, #36]	@ (8000948 <MX_I2C1_Init+0x74>)
 8000922:	f001 fc43 	bl	80021ac <HAL_I2CEx_ConfigAnalogFilter>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800092c:	f000 f8a8 	bl	8000a80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000930:	2100      	movs	r1, #0
 8000932:	4805      	ldr	r0, [pc, #20]	@ (8000948 <MX_I2C1_Init+0x74>)
 8000934:	f001 fc85 	bl	8002242 <HAL_I2CEx_ConfigDigitalFilter>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800093e:	f000 f89f 	bl	8000a80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	20000084 	.word	0x20000084
 800094c:	40005400 	.word	0x40005400
 8000950:	10d19ce4 	.word	0x10d19ce4

08000954 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000958:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <MX_USART2_UART_Init+0x58>)
 800095a:	4a15      	ldr	r2, [pc, #84]	@ (80009b0 <MX_USART2_UART_Init+0x5c>)
 800095c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800095e:	4b13      	ldr	r3, [pc, #76]	@ (80009ac <MX_USART2_UART_Init+0x58>)
 8000960:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000964:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000966:	4b11      	ldr	r3, [pc, #68]	@ (80009ac <MX_USART2_UART_Init+0x58>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800096c:	4b0f      	ldr	r3, [pc, #60]	@ (80009ac <MX_USART2_UART_Init+0x58>)
 800096e:	2200      	movs	r2, #0
 8000970:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000972:	4b0e      	ldr	r3, [pc, #56]	@ (80009ac <MX_USART2_UART_Init+0x58>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000978:	4b0c      	ldr	r3, [pc, #48]	@ (80009ac <MX_USART2_UART_Init+0x58>)
 800097a:	220c      	movs	r2, #12
 800097c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800097e:	4b0b      	ldr	r3, [pc, #44]	@ (80009ac <MX_USART2_UART_Init+0x58>)
 8000980:	2200      	movs	r2, #0
 8000982:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000984:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <MX_USART2_UART_Init+0x58>)
 8000986:	2200      	movs	r2, #0
 8000988:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800098a:	4b08      	ldr	r3, [pc, #32]	@ (80009ac <MX_USART2_UART_Init+0x58>)
 800098c:	2200      	movs	r2, #0
 800098e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000990:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <MX_USART2_UART_Init+0x58>)
 8000992:	2200      	movs	r2, #0
 8000994:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000996:	4805      	ldr	r0, [pc, #20]	@ (80009ac <MX_USART2_UART_Init+0x58>)
 8000998:	f002 ffc0 	bl	800391c <HAL_UART_Init>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009a2:	f000 f86d 	bl	8000a80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	200000d8 	.word	0x200000d8
 80009b0:	40004400 	.word	0x40004400

080009b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b08a      	sub	sp, #40	@ 0x28
 80009b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ba:	f107 0314 	add.w	r3, r7, #20
 80009be:	2200      	movs	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]
 80009c2:	605a      	str	r2, [r3, #4]
 80009c4:	609a      	str	r2, [r3, #8]
 80009c6:	60da      	str	r2, [r3, #12]
 80009c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ca:	4b2b      	ldr	r3, [pc, #172]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ce:	4a2a      	ldr	r2, [pc, #168]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 80009d0:	f043 0304 	orr.w	r3, r3, #4
 80009d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009d6:	4b28      	ldr	r3, [pc, #160]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009da:	f003 0304 	and.w	r3, r3, #4
 80009de:	613b      	str	r3, [r7, #16]
 80009e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009e2:	4b25      	ldr	r3, [pc, #148]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e6:	4a24      	ldr	r2, [pc, #144]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 80009e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ee:	4b22      	ldr	r3, [pc, #136]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 80009f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 80009fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fe:	4a1e      	ldr	r2, [pc, #120]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 8000a00:	f043 0301 	orr.w	r3, r3, #1
 8000a04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a06:	4b1c      	ldr	r3, [pc, #112]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	60bb      	str	r3, [r7, #8]
 8000a10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a12:	4b19      	ldr	r3, [pc, #100]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a16:	4a18      	ldr	r2, [pc, #96]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 8000a18:	f043 0302 	orr.w	r3, r3, #2
 8000a1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a1e:	4b16      	ldr	r3, [pc, #88]	@ (8000a78 <MX_GPIO_Init+0xc4>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a22:	f003 0302 	and.w	r3, r3, #2
 8000a26:	607b      	str	r3, [r7, #4]
 8000a28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2120      	movs	r1, #32
 8000a2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a32:	f000 fd2b 	bl	800148c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a36:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a3c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a46:	f107 0314 	add.w	r3, r7, #20
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	480b      	ldr	r0, [pc, #44]	@ (8000a7c <MX_GPIO_Init+0xc8>)
 8000a4e:	f000 fb73 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a52:	2320      	movs	r3, #32
 8000a54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a56:	2301      	movs	r3, #1
 8000a58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a62:	f107 0314 	add.w	r3, r7, #20
 8000a66:	4619      	mov	r1, r3
 8000a68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a6c:	f000 fb64 	bl	8001138 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a70:	bf00      	nop
 8000a72:	3728      	adds	r7, #40	@ 0x28
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	48000800 	.word	0x48000800

08000a80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a84:	b672      	cpsid	i
}
 8000a86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a88:	bf00      	nop
 8000a8a:	e7fd      	b.n	8000a88 <Error_Handler+0x8>

08000a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a92:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000a94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a96:	4a0e      	ldr	r2, [pc, #56]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000a98:	f043 0301 	orr.w	r3, r3, #1
 8000a9c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aaa:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aae:	4a08      	ldr	r2, [pc, #32]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ab6:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <HAL_MspInit+0x44>)
 8000ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ac2:	bf00      	nop
 8000ac4:	370c      	adds	r7, #12
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b0ac      	sub	sp, #176	@ 0xb0
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	2288      	movs	r2, #136	@ 0x88
 8000af2:	2100      	movs	r1, #0
 8000af4:	4618      	mov	r0, r3
 8000af6:	f003 fec7 	bl	8004888 <memset>
  if(hi2c->Instance==I2C1)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a21      	ldr	r2, [pc, #132]	@ (8000b84 <HAL_I2C_MspInit+0xb0>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d13b      	bne.n	8000b7c <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b04:	2340      	movs	r3, #64	@ 0x40
 8000b06:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	4618      	mov	r0, r3
 8000b12:	f002 fa47 	bl	8002fa4 <HAL_RCCEx_PeriphCLKConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000b1c:	f7ff ffb0 	bl	8000a80 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b20:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b24:	4a18      	ldr	r2, [pc, #96]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b26:	f043 0302 	orr.w	r3, r3, #2
 8000b2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b2c:	4b16      	ldr	r3, [pc, #88]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b30:	f003 0302 	and.w	r3, r3, #2
 8000b34:	613b      	str	r3, [r7, #16]
 8000b36:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b38:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b40:	2312      	movs	r3, #18
 8000b42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b46:	2301      	movs	r3, #1
 8000b48:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b52:	2304      	movs	r3, #4
 8000b54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b58:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	480b      	ldr	r0, [pc, #44]	@ (8000b8c <HAL_I2C_MspInit+0xb8>)
 8000b60:	f000 faea 	bl	8001138 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b64:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b68:	4a07      	ldr	r2, [pc, #28]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b6a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b70:	4b05      	ldr	r3, [pc, #20]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b78:	60fb      	str	r3, [r7, #12]
 8000b7a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b7c:	bf00      	nop
 8000b7e:	37b0      	adds	r7, #176	@ 0xb0
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40005400 	.word	0x40005400
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	48000400 	.word	0x48000400

08000b90 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b0ac      	sub	sp, #176	@ 0xb0
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b98:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
 8000ba0:	605a      	str	r2, [r3, #4]
 8000ba2:	609a      	str	r2, [r3, #8]
 8000ba4:	60da      	str	r2, [r3, #12]
 8000ba6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ba8:	f107 0314 	add.w	r3, r7, #20
 8000bac:	2288      	movs	r2, #136	@ 0x88
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f003 fe69 	bl	8004888 <memset>
  if(huart->Instance==USART2)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a21      	ldr	r2, [pc, #132]	@ (8000c40 <HAL_UART_MspInit+0xb0>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d13b      	bne.n	8000c38 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f002 f9e9 	bl	8002fa4 <HAL_RCCEx_PeriphCLKConfig>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000bd8:	f7ff ff52 	bl	8000a80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bdc:	4b19      	ldr	r3, [pc, #100]	@ (8000c44 <HAL_UART_MspInit+0xb4>)
 8000bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000be0:	4a18      	ldr	r2, [pc, #96]	@ (8000c44 <HAL_UART_MspInit+0xb4>)
 8000be2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000be6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000be8:	4b16      	ldr	r3, [pc, #88]	@ (8000c44 <HAL_UART_MspInit+0xb4>)
 8000bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bf0:	613b      	str	r3, [r7, #16]
 8000bf2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf4:	4b13      	ldr	r3, [pc, #76]	@ (8000c44 <HAL_UART_MspInit+0xb4>)
 8000bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf8:	4a12      	ldr	r2, [pc, #72]	@ (8000c44 <HAL_UART_MspInit+0xb4>)
 8000bfa:	f043 0301 	orr.w	r3, r3, #1
 8000bfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c00:	4b10      	ldr	r3, [pc, #64]	@ (8000c44 <HAL_UART_MspInit+0xb4>)
 8000c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c04:	f003 0301 	and.w	r3, r3, #1
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c0c:	230c      	movs	r3, #12
 8000c0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1e:	2303      	movs	r3, #3
 8000c20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c24:	2307      	movs	r3, #7
 8000c26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c2e:	4619      	mov	r1, r3
 8000c30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c34:	f000 fa80 	bl	8001138 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c38:	bf00      	nop
 8000c3a:	37b0      	adds	r7, #176	@ 0xb0
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40004400 	.word	0x40004400
 8000c44:	40021000 	.word	0x40021000

08000c48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <NMI_Handler+0x4>

08000c50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c54:	bf00      	nop
 8000c56:	e7fd      	b.n	8000c54 <HardFault_Handler+0x4>

08000c58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c5c:	bf00      	nop
 8000c5e:	e7fd      	b.n	8000c5c <MemManage_Handler+0x4>

08000c60 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c64:	bf00      	nop
 8000c66:	e7fd      	b.n	8000c64 <BusFault_Handler+0x4>

08000c68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <UsageFault_Handler+0x4>

08000c70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr

08000c7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c7e:	b480      	push	{r7}
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c90:	bf00      	nop
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr

08000c9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c9a:	b580      	push	{r7, lr}
 8000c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c9e:	f000 f921 	bl	8000ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b086      	sub	sp, #24
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	60f8      	str	r0, [r7, #12]
 8000cae:	60b9      	str	r1, [r7, #8]
 8000cb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	617b      	str	r3, [r7, #20]
 8000cb6:	e00a      	b.n	8000cce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cb8:	f3af 8000 	nop.w
 8000cbc:	4601      	mov	r1, r0
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	1c5a      	adds	r2, r3, #1
 8000cc2:	60ba      	str	r2, [r7, #8]
 8000cc4:	b2ca      	uxtb	r2, r1
 8000cc6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	617b      	str	r3, [r7, #20]
 8000cce:	697a      	ldr	r2, [r7, #20]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	dbf0      	blt.n	8000cb8 <_read+0x12>
  }

  return len;
 8000cd6:	687b      	ldr	r3, [r7, #4]
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3718      	adds	r7, #24
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ce8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	370c      	adds	r7, #12
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d08:	605a      	str	r2, [r3, #4]
  return 0;
 8000d0a:	2300      	movs	r3, #0
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr

08000d18 <_isatty>:

int _isatty(int file)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d20:	2301      	movs	r3, #1
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	b085      	sub	sp, #20
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	60f8      	str	r0, [r7, #12]
 8000d36:	60b9      	str	r1, [r7, #8]
 8000d38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d3a:	2300      	movs	r3, #0
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d50:	4a14      	ldr	r2, [pc, #80]	@ (8000da4 <_sbrk+0x5c>)
 8000d52:	4b15      	ldr	r3, [pc, #84]	@ (8000da8 <_sbrk+0x60>)
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d5c:	4b13      	ldr	r3, [pc, #76]	@ (8000dac <_sbrk+0x64>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d102      	bne.n	8000d6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d64:	4b11      	ldr	r3, [pc, #68]	@ (8000dac <_sbrk+0x64>)
 8000d66:	4a12      	ldr	r2, [pc, #72]	@ (8000db0 <_sbrk+0x68>)
 8000d68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d6a:	4b10      	ldr	r3, [pc, #64]	@ (8000dac <_sbrk+0x64>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4413      	add	r3, r2
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d207      	bcs.n	8000d88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d78:	f003 fdd4 	bl	8004924 <__errno>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	220c      	movs	r2, #12
 8000d80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d82:	f04f 33ff 	mov.w	r3, #4294967295
 8000d86:	e009      	b.n	8000d9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d88:	4b08      	ldr	r3, [pc, #32]	@ (8000dac <_sbrk+0x64>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d8e:	4b07      	ldr	r3, [pc, #28]	@ (8000dac <_sbrk+0x64>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4413      	add	r3, r2
 8000d96:	4a05      	ldr	r2, [pc, #20]	@ (8000dac <_sbrk+0x64>)
 8000d98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d9a:	68fb      	ldr	r3, [r7, #12]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3718      	adds	r7, #24
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	20018000 	.word	0x20018000
 8000da8:	00000400 	.word	0x00000400
 8000dac:	20000160 	.word	0x20000160
 8000db0:	200002b8 	.word	0x200002b8

08000db4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000db8:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <SystemInit+0x20>)
 8000dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dbe:	4a05      	ldr	r2, [pc, #20]	@ (8000dd4 <SystemInit+0x20>)
 8000dc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000dd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e10 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ddc:	f7ff ffea 	bl	8000db4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000de0:	480c      	ldr	r0, [pc, #48]	@ (8000e14 <LoopForever+0x6>)
  ldr r1, =_edata
 8000de2:	490d      	ldr	r1, [pc, #52]	@ (8000e18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000de4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e1c <LoopForever+0xe>)
  movs r3, #0
 8000de6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de8:	e002      	b.n	8000df0 <LoopCopyDataInit>

08000dea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dee:	3304      	adds	r3, #4

08000df0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000df2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df4:	d3f9      	bcc.n	8000dea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000df8:	4c0a      	ldr	r4, [pc, #40]	@ (8000e24 <LoopForever+0x16>)
  movs r3, #0
 8000dfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dfc:	e001      	b.n	8000e02 <LoopFillZerobss>

08000dfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e00:	3204      	adds	r2, #4

08000e02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e04:	d3fb      	bcc.n	8000dfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e06:	f003 fd93 	bl	8004930 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e0a:	f7ff fc85 	bl	8000718 <main>

08000e0e <LoopForever>:

LoopForever:
    b LoopForever
 8000e0e:	e7fe      	b.n	8000e0e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e10:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000e14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e18:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e1c:	08005564 	.word	0x08005564
  ldr r2, =_sbss
 8000e20:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e24:	200002b4 	.word	0x200002b4

08000e28 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e28:	e7fe      	b.n	8000e28 <ADC1_2_IRQHandler>
	...

08000e2c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e32:	2300      	movs	r3, #0
 8000e34:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e36:	4b0c      	ldr	r3, [pc, #48]	@ (8000e68 <HAL_Init+0x3c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a0b      	ldr	r2, [pc, #44]	@ (8000e68 <HAL_Init+0x3c>)
 8000e3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e40:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e42:	2003      	movs	r0, #3
 8000e44:	f000 f944 	bl	80010d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e48:	2000      	movs	r0, #0
 8000e4a:	f000 f80f 	bl	8000e6c <HAL_InitTick>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d002      	beq.n	8000e5a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000e54:	2301      	movs	r3, #1
 8000e56:	71fb      	strb	r3, [r7, #7]
 8000e58:	e001      	b.n	8000e5e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e5a:	f7ff fe17 	bl	8000a8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40022000 	.word	0x40022000

08000e6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e74:	2300      	movs	r3, #0
 8000e76:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e78:	4b17      	ldr	r3, [pc, #92]	@ (8000ed8 <HAL_InitTick+0x6c>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d023      	beq.n	8000ec8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e80:	4b16      	ldr	r3, [pc, #88]	@ (8000edc <HAL_InitTick+0x70>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	4b14      	ldr	r3, [pc, #80]	@ (8000ed8 <HAL_InitTick+0x6c>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 f941 	bl	800111e <HAL_SYSTICK_Config>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d10f      	bne.n	8000ec2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2b0f      	cmp	r3, #15
 8000ea6:	d809      	bhi.n	8000ebc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	6879      	ldr	r1, [r7, #4]
 8000eac:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb0:	f000 f919 	bl	80010e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eb4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee0 <HAL_InitTick+0x74>)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6013      	str	r3, [r2, #0]
 8000eba:	e007      	b.n	8000ecc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	73fb      	strb	r3, [r7, #15]
 8000ec0:	e004      	b.n	8000ecc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	73fb      	strb	r3, [r7, #15]
 8000ec6:	e001      	b.n	8000ecc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20000008 	.word	0x20000008
 8000edc:	20000000 	.word	0x20000000
 8000ee0:	20000004 	.word	0x20000004

08000ee4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ee8:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <HAL_IncTick+0x20>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	461a      	mov	r2, r3
 8000eee:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <HAL_IncTick+0x24>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	4a04      	ldr	r2, [pc, #16]	@ (8000f08 <HAL_IncTick+0x24>)
 8000ef6:	6013      	str	r3, [r2, #0]
}
 8000ef8:	bf00      	nop
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	20000008 	.word	0x20000008
 8000f08:	20000164 	.word	0x20000164

08000f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f10:	4b03      	ldr	r3, [pc, #12]	@ (8000f20 <HAL_GetTick+0x14>)
 8000f12:	681b      	ldr	r3, [r3, #0]
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	20000164 	.word	0x20000164

08000f24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f2c:	f7ff ffee 	bl	8000f0c <HAL_GetTick>
 8000f30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f3c:	d005      	beq.n	8000f4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f68 <HAL_Delay+0x44>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	461a      	mov	r2, r3
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	4413      	add	r3, r2
 8000f48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f4a:	bf00      	nop
 8000f4c:	f7ff ffde 	bl	8000f0c <HAL_GetTick>
 8000f50:	4602      	mov	r2, r0
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	68fa      	ldr	r2, [r7, #12]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d8f7      	bhi.n	8000f4c <HAL_Delay+0x28>
  {
  }
}
 8000f5c:	bf00      	nop
 8000f5e:	bf00      	nop
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000008 	.word	0x20000008

08000f6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	f003 0307 	and.w	r3, r3, #7
 8000f7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f82:	68ba      	ldr	r2, [r7, #8]
 8000f84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f88:	4013      	ands	r3, r2
 8000f8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f9e:	4a04      	ldr	r2, [pc, #16]	@ (8000fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	60d3      	str	r3, [r2, #12]
}
 8000fa4:	bf00      	nop
 8000fa6:	3714      	adds	r7, #20
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fb8:	4b04      	ldr	r3, [pc, #16]	@ (8000fcc <__NVIC_GetPriorityGrouping+0x18>)
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	0a1b      	lsrs	r3, r3, #8
 8000fbe:	f003 0307 	and.w	r3, r3, #7
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	6039      	str	r1, [r7, #0]
 8000fda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	db0a      	blt.n	8000ffa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	490c      	ldr	r1, [pc, #48]	@ (800101c <__NVIC_SetPriority+0x4c>)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	0112      	lsls	r2, r2, #4
 8000ff0:	b2d2      	uxtb	r2, r2
 8000ff2:	440b      	add	r3, r1
 8000ff4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ff8:	e00a      	b.n	8001010 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	b2da      	uxtb	r2, r3
 8000ffe:	4908      	ldr	r1, [pc, #32]	@ (8001020 <__NVIC_SetPriority+0x50>)
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	f003 030f 	and.w	r3, r3, #15
 8001006:	3b04      	subs	r3, #4
 8001008:	0112      	lsls	r2, r2, #4
 800100a:	b2d2      	uxtb	r2, r2
 800100c:	440b      	add	r3, r1
 800100e:	761a      	strb	r2, [r3, #24]
}
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	e000e100 	.word	0xe000e100
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001024:	b480      	push	{r7}
 8001026:	b089      	sub	sp, #36	@ 0x24
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	f1c3 0307 	rsb	r3, r3, #7
 800103e:	2b04      	cmp	r3, #4
 8001040:	bf28      	it	cs
 8001042:	2304      	movcs	r3, #4
 8001044:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	3304      	adds	r3, #4
 800104a:	2b06      	cmp	r3, #6
 800104c:	d902      	bls.n	8001054 <NVIC_EncodePriority+0x30>
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	3b03      	subs	r3, #3
 8001052:	e000      	b.n	8001056 <NVIC_EncodePriority+0x32>
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001058:	f04f 32ff 	mov.w	r2, #4294967295
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43da      	mvns	r2, r3
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	401a      	ands	r2, r3
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800106c:	f04f 31ff 	mov.w	r1, #4294967295
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	fa01 f303 	lsl.w	r3, r1, r3
 8001076:	43d9      	mvns	r1, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800107c:	4313      	orrs	r3, r2
         );
}
 800107e:	4618      	mov	r0, r3
 8001080:	3724      	adds	r7, #36	@ 0x24
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	3b01      	subs	r3, #1
 8001098:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800109c:	d301      	bcc.n	80010a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800109e:	2301      	movs	r3, #1
 80010a0:	e00f      	b.n	80010c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010a2:	4a0a      	ldr	r2, [pc, #40]	@ (80010cc <SysTick_Config+0x40>)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3b01      	subs	r3, #1
 80010a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010aa:	210f      	movs	r1, #15
 80010ac:	f04f 30ff 	mov.w	r0, #4294967295
 80010b0:	f7ff ff8e 	bl	8000fd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010b4:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <SysTick_Config+0x40>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ba:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <SysTick_Config+0x40>)
 80010bc:	2207      	movs	r2, #7
 80010be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	e000e010 	.word	0xe000e010

080010d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff47 	bl	8000f6c <__NVIC_SetPriorityGrouping>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b086      	sub	sp, #24
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
 80010f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010f8:	f7ff ff5c 	bl	8000fb4 <__NVIC_GetPriorityGrouping>
 80010fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	6978      	ldr	r0, [r7, #20]
 8001104:	f7ff ff8e 	bl	8001024 <NVIC_EncodePriority>
 8001108:	4602      	mov	r2, r0
 800110a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff5d 	bl	8000fd0 <__NVIC_SetPriority>
}
 8001116:	bf00      	nop
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff ffb0 	bl	800108c <SysTick_Config>
 800112c:	4603      	mov	r3, r0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001138:	b480      	push	{r7}
 800113a:	b087      	sub	sp, #28
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001146:	e17f      	b.n	8001448 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	2101      	movs	r1, #1
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	fa01 f303 	lsl.w	r3, r1, r3
 8001154:	4013      	ands	r3, r2
 8001156:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	f000 8171 	beq.w	8001442 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f003 0303 	and.w	r3, r3, #3
 8001168:	2b01      	cmp	r3, #1
 800116a:	d005      	beq.n	8001178 <HAL_GPIO_Init+0x40>
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f003 0303 	and.w	r3, r3, #3
 8001174:	2b02      	cmp	r3, #2
 8001176:	d130      	bne.n	80011da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	2203      	movs	r2, #3
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	43db      	mvns	r3, r3
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	4013      	ands	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	68da      	ldr	r2, [r3, #12]
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4313      	orrs	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	693a      	ldr	r2, [r7, #16]
 80011a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011ae:	2201      	movs	r2, #1
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	43db      	mvns	r3, r3
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	4013      	ands	r3, r2
 80011bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	091b      	lsrs	r3, r3, #4
 80011c4:	f003 0201 	and.w	r2, r3, #1
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f003 0303 	and.w	r3, r3, #3
 80011e2:	2b03      	cmp	r3, #3
 80011e4:	d118      	bne.n	8001218 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80011ec:	2201      	movs	r2, #1
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	43db      	mvns	r3, r3
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	4013      	ands	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	08db      	lsrs	r3, r3, #3
 8001202:	f003 0201 	and.w	r2, r3, #1
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	4313      	orrs	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f003 0303 	and.w	r3, r3, #3
 8001220:	2b03      	cmp	r3, #3
 8001222:	d017      	beq.n	8001254 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	2203      	movs	r2, #3
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	43db      	mvns	r3, r3
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	4013      	ands	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	689a      	ldr	r2, [r3, #8]
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	693a      	ldr	r2, [r7, #16]
 800124a:	4313      	orrs	r3, r2
 800124c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f003 0303 	and.w	r3, r3, #3
 800125c:	2b02      	cmp	r3, #2
 800125e:	d123      	bne.n	80012a8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	08da      	lsrs	r2, r3, #3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	3208      	adds	r2, #8
 8001268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800126c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	f003 0307 	and.w	r3, r3, #7
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	220f      	movs	r2, #15
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	43db      	mvns	r3, r3
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	4013      	ands	r3, r2
 8001282:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	691a      	ldr	r2, [r3, #16]
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	693a      	ldr	r2, [r7, #16]
 8001296:	4313      	orrs	r3, r2
 8001298:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	08da      	lsrs	r2, r3, #3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	3208      	adds	r2, #8
 80012a2:	6939      	ldr	r1, [r7, #16]
 80012a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	2203      	movs	r2, #3
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	43db      	mvns	r3, r3
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	4013      	ands	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f003 0203 	and.w	r2, r3, #3
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	fa02 f303 	lsl.w	r3, r2, r3
 80012d0:	693a      	ldr	r2, [r7, #16]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	f000 80ac 	beq.w	8001442 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ea:	4b5f      	ldr	r3, [pc, #380]	@ (8001468 <HAL_GPIO_Init+0x330>)
 80012ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ee:	4a5e      	ldr	r2, [pc, #376]	@ (8001468 <HAL_GPIO_Init+0x330>)
 80012f0:	f043 0301 	orr.w	r3, r3, #1
 80012f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80012f6:	4b5c      	ldr	r3, [pc, #368]	@ (8001468 <HAL_GPIO_Init+0x330>)
 80012f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001302:	4a5a      	ldr	r2, [pc, #360]	@ (800146c <HAL_GPIO_Init+0x334>)
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	089b      	lsrs	r3, r3, #2
 8001308:	3302      	adds	r3, #2
 800130a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800130e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	f003 0303 	and.w	r3, r3, #3
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	220f      	movs	r2, #15
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43db      	mvns	r3, r3
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	4013      	ands	r3, r2
 8001324:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800132c:	d025      	beq.n	800137a <HAL_GPIO_Init+0x242>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a4f      	ldr	r2, [pc, #316]	@ (8001470 <HAL_GPIO_Init+0x338>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d01f      	beq.n	8001376 <HAL_GPIO_Init+0x23e>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a4e      	ldr	r2, [pc, #312]	@ (8001474 <HAL_GPIO_Init+0x33c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d019      	beq.n	8001372 <HAL_GPIO_Init+0x23a>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a4d      	ldr	r2, [pc, #308]	@ (8001478 <HAL_GPIO_Init+0x340>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d013      	beq.n	800136e <HAL_GPIO_Init+0x236>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a4c      	ldr	r2, [pc, #304]	@ (800147c <HAL_GPIO_Init+0x344>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d00d      	beq.n	800136a <HAL_GPIO_Init+0x232>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a4b      	ldr	r2, [pc, #300]	@ (8001480 <HAL_GPIO_Init+0x348>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d007      	beq.n	8001366 <HAL_GPIO_Init+0x22e>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4a4a      	ldr	r2, [pc, #296]	@ (8001484 <HAL_GPIO_Init+0x34c>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d101      	bne.n	8001362 <HAL_GPIO_Init+0x22a>
 800135e:	2306      	movs	r3, #6
 8001360:	e00c      	b.n	800137c <HAL_GPIO_Init+0x244>
 8001362:	2307      	movs	r3, #7
 8001364:	e00a      	b.n	800137c <HAL_GPIO_Init+0x244>
 8001366:	2305      	movs	r3, #5
 8001368:	e008      	b.n	800137c <HAL_GPIO_Init+0x244>
 800136a:	2304      	movs	r3, #4
 800136c:	e006      	b.n	800137c <HAL_GPIO_Init+0x244>
 800136e:	2303      	movs	r3, #3
 8001370:	e004      	b.n	800137c <HAL_GPIO_Init+0x244>
 8001372:	2302      	movs	r3, #2
 8001374:	e002      	b.n	800137c <HAL_GPIO_Init+0x244>
 8001376:	2301      	movs	r3, #1
 8001378:	e000      	b.n	800137c <HAL_GPIO_Init+0x244>
 800137a:	2300      	movs	r3, #0
 800137c:	697a      	ldr	r2, [r7, #20]
 800137e:	f002 0203 	and.w	r2, r2, #3
 8001382:	0092      	lsls	r2, r2, #2
 8001384:	4093      	lsls	r3, r2
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	4313      	orrs	r3, r2
 800138a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800138c:	4937      	ldr	r1, [pc, #220]	@ (800146c <HAL_GPIO_Init+0x334>)
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	089b      	lsrs	r3, r3, #2
 8001392:	3302      	adds	r3, #2
 8001394:	693a      	ldr	r2, [r7, #16]
 8001396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800139a:	4b3b      	ldr	r3, [pc, #236]	@ (8001488 <HAL_GPIO_Init+0x350>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	43db      	mvns	r3, r3
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	4013      	ands	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80013be:	4a32      	ldr	r2, [pc, #200]	@ (8001488 <HAL_GPIO_Init+0x350>)
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80013c4:	4b30      	ldr	r3, [pc, #192]	@ (8001488 <HAL_GPIO_Init+0x350>)
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	43db      	mvns	r3, r3
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	4013      	ands	r3, r2
 80013d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d003      	beq.n	80013e8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013e8:	4a27      	ldr	r2, [pc, #156]	@ (8001488 <HAL_GPIO_Init+0x350>)
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80013ee:	4b26      	ldr	r3, [pc, #152]	@ (8001488 <HAL_GPIO_Init+0x350>)
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	43db      	mvns	r3, r3
 80013f8:	693a      	ldr	r2, [r7, #16]
 80013fa:	4013      	ands	r3, r2
 80013fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d003      	beq.n	8001412 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800140a:	693a      	ldr	r2, [r7, #16]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	4313      	orrs	r3, r2
 8001410:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001412:	4a1d      	ldr	r2, [pc, #116]	@ (8001488 <HAL_GPIO_Init+0x350>)
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001418:	4b1b      	ldr	r3, [pc, #108]	@ (8001488 <HAL_GPIO_Init+0x350>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	43db      	mvns	r3, r3
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	4013      	ands	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001430:	2b00      	cmp	r3, #0
 8001432:	d003      	beq.n	800143c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	4313      	orrs	r3, r2
 800143a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800143c:	4a12      	ldr	r2, [pc, #72]	@ (8001488 <HAL_GPIO_Init+0x350>)
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	3301      	adds	r3, #1
 8001446:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	fa22 f303 	lsr.w	r3, r2, r3
 8001452:	2b00      	cmp	r3, #0
 8001454:	f47f ae78 	bne.w	8001148 <HAL_GPIO_Init+0x10>
  }
}
 8001458:	bf00      	nop
 800145a:	bf00      	nop
 800145c:	371c      	adds	r7, #28
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	40021000 	.word	0x40021000
 800146c:	40010000 	.word	0x40010000
 8001470:	48000400 	.word	0x48000400
 8001474:	48000800 	.word	0x48000800
 8001478:	48000c00 	.word	0x48000c00
 800147c:	48001000 	.word	0x48001000
 8001480:	48001400 	.word	0x48001400
 8001484:	48001800 	.word	0x48001800
 8001488:	40010400 	.word	0x40010400

0800148c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	807b      	strh	r3, [r7, #2]
 8001498:	4613      	mov	r3, r2
 800149a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800149c:	787b      	ldrb	r3, [r7, #1]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d003      	beq.n	80014aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014a2:	887a      	ldrh	r2, [r7, #2]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80014a8:	e002      	b.n	80014b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80014aa:	887a      	ldrh	r2, [r7, #2]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80014b0:	bf00      	nop
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d101      	bne.n	80014ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e08d      	b.n	80015ea <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d106      	bne.n	80014e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff faf6 	bl	8000ad4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2224      	movs	r2, #36	@ 0x24
 80014ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f022 0201 	bic.w	r2, r2, #1
 80014fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685a      	ldr	r2, [r3, #4]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800150c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	689a      	ldr	r2, [r3, #8]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800151c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	68db      	ldr	r3, [r3, #12]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d107      	bne.n	8001536 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	689a      	ldr	r2, [r3, #8]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	e006      	b.n	8001544 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689a      	ldr	r2, [r3, #8]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001542:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	2b02      	cmp	r3, #2
 800154a:	d108      	bne.n	800155e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	e007      	b.n	800156e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	685a      	ldr	r2, [r3, #4]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800156c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	6812      	ldr	r2, [r2, #0]
 8001578:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800157c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001580:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	68da      	ldr	r2, [r3, #12]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001590:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	691a      	ldr	r2, [r3, #16]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	695b      	ldr	r3, [r3, #20]
 800159a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	430a      	orrs	r2, r1
 80015aa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	69d9      	ldr	r1, [r3, #28]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6a1a      	ldr	r2, [r3, #32]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	430a      	orrs	r2, r1
 80015ba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f042 0201 	orr.w	r2, r2, #1
 80015ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2200      	movs	r2, #0
 80015d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2220      	movs	r2, #32
 80015d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b088      	sub	sp, #32
 80015f8:	af02      	add	r7, sp, #8
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	4608      	mov	r0, r1
 80015fe:	4611      	mov	r1, r2
 8001600:	461a      	mov	r2, r3
 8001602:	4603      	mov	r3, r0
 8001604:	817b      	strh	r3, [r7, #10]
 8001606:	460b      	mov	r3, r1
 8001608:	813b      	strh	r3, [r7, #8]
 800160a:	4613      	mov	r3, r2
 800160c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b20      	cmp	r3, #32
 8001618:	f040 80f9 	bne.w	800180e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800161c:	6a3b      	ldr	r3, [r7, #32]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d002      	beq.n	8001628 <HAL_I2C_Mem_Write+0x34>
 8001622:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001624:	2b00      	cmp	r3, #0
 8001626:	d105      	bne.n	8001634 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800162e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e0ed      	b.n	8001810 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800163a:	2b01      	cmp	r3, #1
 800163c:	d101      	bne.n	8001642 <HAL_I2C_Mem_Write+0x4e>
 800163e:	2302      	movs	r3, #2
 8001640:	e0e6      	b.n	8001810 <HAL_I2C_Mem_Write+0x21c>
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	2201      	movs	r2, #1
 8001646:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800164a:	f7ff fc5f 	bl	8000f0c <HAL_GetTick>
 800164e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	2319      	movs	r3, #25
 8001656:	2201      	movs	r2, #1
 8001658:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800165c:	68f8      	ldr	r0, [r7, #12]
 800165e:	f000 fbaf 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e0d1      	b.n	8001810 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2221      	movs	r2, #33	@ 0x21
 8001670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2240      	movs	r2, #64	@ 0x40
 8001678:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2200      	movs	r2, #0
 8001680:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	6a3a      	ldr	r2, [r7, #32]
 8001686:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800168c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2200      	movs	r2, #0
 8001692:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001694:	88f8      	ldrh	r0, [r7, #6]
 8001696:	893a      	ldrh	r2, [r7, #8]
 8001698:	8979      	ldrh	r1, [r7, #10]
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	9301      	str	r3, [sp, #4]
 800169e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	4603      	mov	r3, r0
 80016a4:	68f8      	ldr	r0, [r7, #12]
 80016a6:	f000 fabf 	bl	8001c28 <I2C_RequestMemoryWrite>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d005      	beq.n	80016bc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2200      	movs	r2, #0
 80016b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e0a9      	b.n	8001810 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	2bff      	cmp	r3, #255	@ 0xff
 80016c4:	d90e      	bls.n	80016e4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	22ff      	movs	r2, #255	@ 0xff
 80016ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	8979      	ldrh	r1, [r7, #10]
 80016d4:	2300      	movs	r3, #0
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80016dc:	68f8      	ldr	r0, [r7, #12]
 80016de:	f000 fd33 	bl	8002148 <I2C_TransferConfig>
 80016e2:	e00f      	b.n	8001704 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80016e8:	b29a      	uxth	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016f2:	b2da      	uxtb	r2, r3
 80016f4:	8979      	ldrh	r1, [r7, #10]
 80016f6:	2300      	movs	r3, #0
 80016f8:	9300      	str	r3, [sp, #0]
 80016fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80016fe:	68f8      	ldr	r0, [r7, #12]
 8001700:	f000 fd22 	bl	8002148 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001704:	697a      	ldr	r2, [r7, #20]
 8001706:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001708:	68f8      	ldr	r0, [r7, #12]
 800170a:	f000 fbb2 	bl	8001e72 <I2C_WaitOnTXISFlagUntilTimeout>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e07b      	b.n	8001810 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800171c:	781a      	ldrb	r2, [r3, #0]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001728:	1c5a      	adds	r2, r3, #1
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001732:	b29b      	uxth	r3, r3
 8001734:	3b01      	subs	r3, #1
 8001736:	b29a      	uxth	r2, r3
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001740:	3b01      	subs	r3, #1
 8001742:	b29a      	uxth	r2, r3
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800174c:	b29b      	uxth	r3, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	d034      	beq.n	80017bc <HAL_I2C_Mem_Write+0x1c8>
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001756:	2b00      	cmp	r3, #0
 8001758:	d130      	bne.n	80017bc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001760:	2200      	movs	r2, #0
 8001762:	2180      	movs	r1, #128	@ 0x80
 8001764:	68f8      	ldr	r0, [r7, #12]
 8001766:	f000 fb2b 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e04d      	b.n	8001810 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001778:	b29b      	uxth	r3, r3
 800177a:	2bff      	cmp	r3, #255	@ 0xff
 800177c:	d90e      	bls.n	800179c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	22ff      	movs	r2, #255	@ 0xff
 8001782:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001788:	b2da      	uxtb	r2, r3
 800178a:	8979      	ldrh	r1, [r7, #10]
 800178c:	2300      	movs	r3, #0
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001794:	68f8      	ldr	r0, [r7, #12]
 8001796:	f000 fcd7 	bl	8002148 <I2C_TransferConfig>
 800179a:	e00f      	b.n	80017bc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	8979      	ldrh	r1, [r7, #10]
 80017ae:	2300      	movs	r3, #0
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80017b6:	68f8      	ldr	r0, [r7, #12]
 80017b8:	f000 fcc6 	bl	8002148 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d19e      	bne.n	8001704 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017c6:	697a      	ldr	r2, [r7, #20]
 80017c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80017ca:	68f8      	ldr	r0, [r7, #12]
 80017cc:	f000 fb98 	bl	8001f00 <I2C_WaitOnSTOPFlagUntilTimeout>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e01a      	b.n	8001810 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2220      	movs	r2, #32
 80017e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	6859      	ldr	r1, [r3, #4]
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001818 <HAL_I2C_Mem_Write+0x224>)
 80017ee:	400b      	ands	r3, r1
 80017f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2220      	movs	r2, #32
 80017f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2200      	movs	r2, #0
 80017fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2200      	movs	r2, #0
 8001806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800180a:	2300      	movs	r3, #0
 800180c:	e000      	b.n	8001810 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800180e:	2302      	movs	r3, #2
  }
}
 8001810:	4618      	mov	r0, r3
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	fe00e800 	.word	0xfe00e800

0800181c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af02      	add	r7, sp, #8
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	4608      	mov	r0, r1
 8001826:	4611      	mov	r1, r2
 8001828:	461a      	mov	r2, r3
 800182a:	4603      	mov	r3, r0
 800182c:	817b      	strh	r3, [r7, #10]
 800182e:	460b      	mov	r3, r1
 8001830:	813b      	strh	r3, [r7, #8]
 8001832:	4613      	mov	r3, r2
 8001834:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800183c:	b2db      	uxtb	r3, r3
 800183e:	2b20      	cmp	r3, #32
 8001840:	f040 80fd 	bne.w	8001a3e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001844:	6a3b      	ldr	r3, [r7, #32]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d002      	beq.n	8001850 <HAL_I2C_Mem_Read+0x34>
 800184a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800184c:	2b00      	cmp	r3, #0
 800184e:	d105      	bne.n	800185c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001856:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e0f1      	b.n	8001a40 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001862:	2b01      	cmp	r3, #1
 8001864:	d101      	bne.n	800186a <HAL_I2C_Mem_Read+0x4e>
 8001866:	2302      	movs	r3, #2
 8001868:	e0ea      	b.n	8001a40 <HAL_I2C_Mem_Read+0x224>
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	2201      	movs	r2, #1
 800186e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001872:	f7ff fb4b 	bl	8000f0c <HAL_GetTick>
 8001876:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	2319      	movs	r3, #25
 800187e:	2201      	movs	r2, #1
 8001880:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f000 fa9b 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e0d5      	b.n	8001a40 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2222      	movs	r2, #34	@ 0x22
 8001898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2240      	movs	r2, #64	@ 0x40
 80018a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2200      	movs	r2, #0
 80018a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	6a3a      	ldr	r2, [r7, #32]
 80018ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80018b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2200      	movs	r2, #0
 80018ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80018bc:	88f8      	ldrh	r0, [r7, #6]
 80018be:	893a      	ldrh	r2, [r7, #8]
 80018c0:	8979      	ldrh	r1, [r7, #10]
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	9301      	str	r3, [sp, #4]
 80018c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	4603      	mov	r3, r0
 80018cc:	68f8      	ldr	r0, [r7, #12]
 80018ce:	f000 f9ff 	bl	8001cd0 <I2C_RequestMemoryRead>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	2200      	movs	r2, #0
 80018dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e0ad      	b.n	8001a40 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	2bff      	cmp	r3, #255	@ 0xff
 80018ec:	d90e      	bls.n	800190c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	2201      	movs	r2, #1
 80018f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	8979      	ldrh	r1, [r7, #10]
 80018fc:	4b52      	ldr	r3, [pc, #328]	@ (8001a48 <HAL_I2C_Mem_Read+0x22c>)
 80018fe:	9300      	str	r3, [sp, #0]
 8001900:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001904:	68f8      	ldr	r0, [r7, #12]
 8001906:	f000 fc1f 	bl	8002148 <I2C_TransferConfig>
 800190a:	e00f      	b.n	800192c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001910:	b29a      	uxth	r2, r3
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800191a:	b2da      	uxtb	r2, r3
 800191c:	8979      	ldrh	r1, [r7, #10]
 800191e:	4b4a      	ldr	r3, [pc, #296]	@ (8001a48 <HAL_I2C_Mem_Read+0x22c>)
 8001920:	9300      	str	r3, [sp, #0]
 8001922:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001926:	68f8      	ldr	r0, [r7, #12]
 8001928:	f000 fc0e 	bl	8002148 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001932:	2200      	movs	r2, #0
 8001934:	2104      	movs	r1, #4
 8001936:	68f8      	ldr	r0, [r7, #12]
 8001938:	f000 fa42 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e07c      	b.n	8001a40 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001950:	b2d2      	uxtb	r2, r2
 8001952:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001958:	1c5a      	adds	r2, r3, #1
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001962:	3b01      	subs	r3, #1
 8001964:	b29a      	uxth	r2, r3
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800196e:	b29b      	uxth	r3, r3
 8001970:	3b01      	subs	r3, #1
 8001972:	b29a      	uxth	r2, r3
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800197c:	b29b      	uxth	r3, r3
 800197e:	2b00      	cmp	r3, #0
 8001980:	d034      	beq.n	80019ec <HAL_I2C_Mem_Read+0x1d0>
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001986:	2b00      	cmp	r3, #0
 8001988:	d130      	bne.n	80019ec <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	9300      	str	r3, [sp, #0]
 800198e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001990:	2200      	movs	r2, #0
 8001992:	2180      	movs	r1, #128	@ 0x80
 8001994:	68f8      	ldr	r0, [r7, #12]
 8001996:	f000 fa13 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e04d      	b.n	8001a40 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	2bff      	cmp	r3, #255	@ 0xff
 80019ac:	d90e      	bls.n	80019cc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2201      	movs	r2, #1
 80019b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019b8:	b2da      	uxtb	r2, r3
 80019ba:	8979      	ldrh	r1, [r7, #10]
 80019bc:	2300      	movs	r3, #0
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019c4:	68f8      	ldr	r0, [r7, #12]
 80019c6:	f000 fbbf 	bl	8002148 <I2C_TransferConfig>
 80019ca:	e00f      	b.n	80019ec <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019da:	b2da      	uxtb	r2, r3
 80019dc:	8979      	ldrh	r1, [r7, #10]
 80019de:	2300      	movs	r3, #0
 80019e0:	9300      	str	r3, [sp, #0]
 80019e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019e6:	68f8      	ldr	r0, [r7, #12]
 80019e8:	f000 fbae 	bl	8002148 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d19a      	bne.n	800192c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80019fa:	68f8      	ldr	r0, [r7, #12]
 80019fc:	f000 fa80 	bl	8001f00 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e01a      	b.n	8001a40 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2220      	movs	r2, #32
 8001a10:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	6859      	ldr	r1, [r3, #4]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a4c <HAL_I2C_Mem_Read+0x230>)
 8001a1e:	400b      	ands	r3, r1
 8001a20:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2220      	movs	r2, #32
 8001a26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2200      	movs	r2, #0
 8001a36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	e000      	b.n	8001a40 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001a3e:	2302      	movs	r3, #2
  }
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	80002400 	.word	0x80002400
 8001a4c:	fe00e800 	.word	0xfe00e800

08001a50 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	@ 0x28
 8001a54:	af02      	add	r7, sp, #8
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	607a      	str	r2, [r7, #4]
 8001a5a:	603b      	str	r3, [r7, #0]
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b20      	cmp	r3, #32
 8001a6e:	f040 80d6 	bne.w	8001c1e <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001a80:	d101      	bne.n	8001a86 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001a82:	2302      	movs	r3, #2
 8001a84:	e0cc      	b.n	8001c20 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d101      	bne.n	8001a94 <HAL_I2C_IsDeviceReady+0x44>
 8001a90:	2302      	movs	r3, #2
 8001a92:	e0c5      	b.n	8001c20 <HAL_I2C_IsDeviceReady+0x1d0>
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2224      	movs	r2, #36	@ 0x24
 8001aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d107      	bne.n	8001ac2 <HAL_I2C_IsDeviceReady+0x72>
 8001ab2:	897b      	ldrh	r3, [r7, #10]
 8001ab4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ab8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001abc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ac0:	e006      	b.n	8001ad0 <HAL_I2C_IsDeviceReady+0x80>
 8001ac2:	897b      	ldrh	r3, [r7, #10]
 8001ac4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ac8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001acc:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8001ad0:	68fa      	ldr	r2, [r7, #12]
 8001ad2:	6812      	ldr	r2, [r2, #0]
 8001ad4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001ad6:	f7ff fa19 	bl	8000f0c <HAL_GetTick>
 8001ada:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	f003 0320 	and.w	r3, r3, #32
 8001ae6:	2b20      	cmp	r3, #32
 8001ae8:	bf0c      	ite	eq
 8001aea:	2301      	moveq	r3, #1
 8001aec:	2300      	movne	r3, #0
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	699b      	ldr	r3, [r3, #24]
 8001af8:	f003 0310 	and.w	r3, r3, #16
 8001afc:	2b10      	cmp	r3, #16
 8001afe:	bf0c      	ite	eq
 8001b00:	2301      	moveq	r3, #1
 8001b02:	2300      	movne	r3, #0
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001b08:	e034      	b.n	8001b74 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b10:	d01a      	beq.n	8001b48 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001b12:	f7ff f9fb 	bl	8000f0c <HAL_GetTick>
 8001b16:	4602      	mov	r2, r0
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d302      	bcc.n	8001b28 <HAL_I2C_IsDeviceReady+0xd8>
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d10f      	bne.n	8001b48 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2220      	movs	r2, #32
 8001b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b34:	f043 0220 	orr.w	r2, r3, #32
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e06b      	b.n	8001c20 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	f003 0320 	and.w	r3, r3, #32
 8001b52:	2b20      	cmp	r3, #32
 8001b54:	bf0c      	ite	eq
 8001b56:	2301      	moveq	r3, #1
 8001b58:	2300      	movne	r3, #0
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	f003 0310 	and.w	r3, r3, #16
 8001b68:	2b10      	cmp	r3, #16
 8001b6a:	bf0c      	ite	eq
 8001b6c:	2301      	moveq	r3, #1
 8001b6e:	2300      	movne	r3, #0
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001b74:	7ffb      	ldrb	r3, [r7, #31]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d102      	bne.n	8001b80 <HAL_I2C_IsDeviceReady+0x130>
 8001b7a:	7fbb      	ldrb	r3, [r7, #30]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d0c4      	beq.n	8001b0a <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	f003 0310 	and.w	r3, r3, #16
 8001b8a:	2b10      	cmp	r3, #16
 8001b8c:	d01a      	beq.n	8001bc4 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	2200      	movs	r2, #0
 8001b96:	2120      	movs	r1, #32
 8001b98:	68f8      	ldr	r0, [r7, #12]
 8001b9a:	f000 f911 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e03b      	b.n	8001c20 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2220      	movs	r2, #32
 8001bae:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2220      	movs	r2, #32
 8001bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	e02d      	b.n	8001c20 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2120      	movs	r1, #32
 8001bce:	68f8      	ldr	r0, [r7, #12]
 8001bd0:	f000 f8f6 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e020      	b.n	8001c20 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2210      	movs	r2, #16
 8001be4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2220      	movs	r2, #32
 8001bec:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	f63f af56 	bhi.w	8001aaa <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2220      	movs	r2, #32
 8001c02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0a:	f043 0220 	orr.w	r2, r3, #32
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e000      	b.n	8001c20 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8001c1e:	2302      	movs	r3, #2
  }
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3720      	adds	r7, #32
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af02      	add	r7, sp, #8
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	4608      	mov	r0, r1
 8001c32:	4611      	mov	r1, r2
 8001c34:	461a      	mov	r2, r3
 8001c36:	4603      	mov	r3, r0
 8001c38:	817b      	strh	r3, [r7, #10]
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	813b      	strh	r3, [r7, #8]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001c42:	88fb      	ldrh	r3, [r7, #6]
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	8979      	ldrh	r1, [r7, #10]
 8001c48:	4b20      	ldr	r3, [pc, #128]	@ (8001ccc <I2C_RequestMemoryWrite+0xa4>)
 8001c4a:	9300      	str	r3, [sp, #0]
 8001c4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c50:	68f8      	ldr	r0, [r7, #12]
 8001c52:	f000 fa79 	bl	8002148 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c56:	69fa      	ldr	r2, [r7, #28]
 8001c58:	69b9      	ldr	r1, [r7, #24]
 8001c5a:	68f8      	ldr	r0, [r7, #12]
 8001c5c:	f000 f909 	bl	8001e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e02c      	b.n	8001cc4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c6a:	88fb      	ldrh	r3, [r7, #6]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d105      	bne.n	8001c7c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c70:	893b      	ldrh	r3, [r7, #8]
 8001c72:	b2da      	uxtb	r2, r3
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	629a      	str	r2, [r3, #40]	@ 0x28
 8001c7a:	e015      	b.n	8001ca8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001c7c:	893b      	ldrh	r3, [r7, #8]
 8001c7e:	0a1b      	lsrs	r3, r3, #8
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c8a:	69fa      	ldr	r2, [r7, #28]
 8001c8c:	69b9      	ldr	r1, [r7, #24]
 8001c8e:	68f8      	ldr	r0, [r7, #12]
 8001c90:	f000 f8ef 	bl	8001e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e012      	b.n	8001cc4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c9e:	893b      	ldrh	r3, [r7, #8]
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2180      	movs	r1, #128	@ 0x80
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	f000 f884 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e000      	b.n	8001cc4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	80002000 	.word	0x80002000

08001cd0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af02      	add	r7, sp, #8
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	4608      	mov	r0, r1
 8001cda:	4611      	mov	r1, r2
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4603      	mov	r3, r0
 8001ce0:	817b      	strh	r3, [r7, #10]
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	813b      	strh	r3, [r7, #8]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001cea:	88fb      	ldrh	r3, [r7, #6]
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	8979      	ldrh	r1, [r7, #10]
 8001cf0:	4b20      	ldr	r3, [pc, #128]	@ (8001d74 <I2C_RequestMemoryRead+0xa4>)
 8001cf2:	9300      	str	r3, [sp, #0]
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	68f8      	ldr	r0, [r7, #12]
 8001cf8:	f000 fa26 	bl	8002148 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cfc:	69fa      	ldr	r2, [r7, #28]
 8001cfe:	69b9      	ldr	r1, [r7, #24]
 8001d00:	68f8      	ldr	r0, [r7, #12]
 8001d02:	f000 f8b6 	bl	8001e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e02c      	b.n	8001d6a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d10:	88fb      	ldrh	r3, [r7, #6]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d105      	bne.n	8001d22 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d16:	893b      	ldrh	r3, [r7, #8]
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001d20:	e015      	b.n	8001d4e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001d22:	893b      	ldrh	r3, [r7, #8]
 8001d24:	0a1b      	lsrs	r3, r3, #8
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d30:	69fa      	ldr	r2, [r7, #28]
 8001d32:	69b9      	ldr	r1, [r7, #24]
 8001d34:	68f8      	ldr	r0, [r7, #12]
 8001d36:	f000 f89c 	bl	8001e72 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e012      	b.n	8001d6a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d44:	893b      	ldrh	r3, [r7, #8]
 8001d46:	b2da      	uxtb	r2, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	2200      	movs	r2, #0
 8001d56:	2140      	movs	r1, #64	@ 0x40
 8001d58:	68f8      	ldr	r0, [r7, #12]
 8001d5a:	f000 f831 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e000      	b.n	8001d6a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3710      	adds	r7, #16
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	80002000 	.word	0x80002000

08001d78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d103      	bne.n	8001d96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2200      	movs	r2, #0
 8001d94:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d007      	beq.n	8001db4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	699a      	ldr	r2, [r3, #24]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f042 0201 	orr.w	r2, r2, #1
 8001db2:	619a      	str	r2, [r3, #24]
  }
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	603b      	str	r3, [r7, #0]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001dd0:	e03b      	b.n	8001e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	6839      	ldr	r1, [r7, #0]
 8001dd6:	68f8      	ldr	r0, [r7, #12]
 8001dd8:	f000 f8d6 	bl	8001f88 <I2C_IsErrorOccurred>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e041      	b.n	8001e6a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dec:	d02d      	beq.n	8001e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dee:	f7ff f88d 	bl	8000f0c <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	683a      	ldr	r2, [r7, #0]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d302      	bcc.n	8001e04 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d122      	bne.n	8001e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	699a      	ldr	r2, [r3, #24]
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	68ba      	ldr	r2, [r7, #8]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	bf0c      	ite	eq
 8001e14:	2301      	moveq	r3, #1
 8001e16:	2300      	movne	r3, #0
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d113      	bne.n	8001e4a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e26:	f043 0220 	orr.w	r2, r3, #32
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2220      	movs	r2, #32
 8001e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e00f      	b.n	8001e6a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	699a      	ldr	r2, [r3, #24]
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	4013      	ands	r3, r2
 8001e54:	68ba      	ldr	r2, [r7, #8]
 8001e56:	429a      	cmp	r2, r3
 8001e58:	bf0c      	ite	eq
 8001e5a:	2301      	moveq	r3, #1
 8001e5c:	2300      	movne	r3, #0
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	461a      	mov	r2, r3
 8001e62:	79fb      	ldrb	r3, [r7, #7]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d0b4      	beq.n	8001dd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3710      	adds	r7, #16
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b084      	sub	sp, #16
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	60f8      	str	r0, [r7, #12]
 8001e7a:	60b9      	str	r1, [r7, #8]
 8001e7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e7e:	e033      	b.n	8001ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	68b9      	ldr	r1, [r7, #8]
 8001e84:	68f8      	ldr	r0, [r7, #12]
 8001e86:	f000 f87f 	bl	8001f88 <I2C_IsErrorOccurred>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e031      	b.n	8001ef8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e9a:	d025      	beq.n	8001ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e9c:	f7ff f836 	bl	8000f0c <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	68ba      	ldr	r2, [r7, #8]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d302      	bcc.n	8001eb2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d11a      	bne.n	8001ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d013      	beq.n	8001ee8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec4:	f043 0220 	orr.w	r2, r3, #32
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e007      	b.n	8001ef8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d1c4      	bne.n	8001e80 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f0c:	e02f      	b.n	8001f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	68b9      	ldr	r1, [r7, #8]
 8001f12:	68f8      	ldr	r0, [r7, #12]
 8001f14:	f000 f838 	bl	8001f88 <I2C_IsErrorOccurred>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e02d      	b.n	8001f7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f22:	f7fe fff3 	bl	8000f0c <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	68ba      	ldr	r2, [r7, #8]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d302      	bcc.n	8001f38 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d11a      	bne.n	8001f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	699b      	ldr	r3, [r3, #24]
 8001f3e:	f003 0320 	and.w	r3, r3, #32
 8001f42:	2b20      	cmp	r3, #32
 8001f44:	d013      	beq.n	8001f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f4a:	f043 0220 	orr.w	r2, r3, #32
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2220      	movs	r2, #32
 8001f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e007      	b.n	8001f7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	f003 0320 	and.w	r3, r3, #32
 8001f78:	2b20      	cmp	r3, #32
 8001f7a:	d1c8      	bne.n	8001f0e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
	...

08001f88 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08a      	sub	sp, #40	@ 0x28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f94:	2300      	movs	r3, #0
 8001f96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	f003 0310 	and.w	r3, r3, #16
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d068      	beq.n	8002086 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2210      	movs	r2, #16
 8001fba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001fbc:	e049      	b.n	8002052 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc4:	d045      	beq.n	8002052 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001fc6:	f7fe ffa1 	bl	8000f0c <HAL_GetTick>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	68ba      	ldr	r2, [r7, #8]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d302      	bcc.n	8001fdc <I2C_IsErrorOccurred+0x54>
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d13a      	bne.n	8002052 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fe6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001fee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ffa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ffe:	d121      	bne.n	8002044 <I2C_IsErrorOccurred+0xbc>
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002006:	d01d      	beq.n	8002044 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002008:	7cfb      	ldrb	r3, [r7, #19]
 800200a:	2b20      	cmp	r3, #32
 800200c:	d01a      	beq.n	8002044 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800201c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800201e:	f7fe ff75 	bl	8000f0c <HAL_GetTick>
 8002022:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002024:	e00e      	b.n	8002044 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002026:	f7fe ff71 	bl	8000f0c <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b19      	cmp	r3, #25
 8002032:	d907      	bls.n	8002044 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002034:	6a3b      	ldr	r3, [r7, #32]
 8002036:	f043 0320 	orr.w	r3, r3, #32
 800203a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002042:	e006      	b.n	8002052 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	f003 0320 	and.w	r3, r3, #32
 800204e:	2b20      	cmp	r3, #32
 8002050:	d1e9      	bne.n	8002026 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	f003 0320 	and.w	r3, r3, #32
 800205c:	2b20      	cmp	r3, #32
 800205e:	d003      	beq.n	8002068 <I2C_IsErrorOccurred+0xe0>
 8002060:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002064:	2b00      	cmp	r3, #0
 8002066:	d0aa      	beq.n	8001fbe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002068:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800206c:	2b00      	cmp	r3, #0
 800206e:	d103      	bne.n	8002078 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2220      	movs	r2, #32
 8002076:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002078:	6a3b      	ldr	r3, [r7, #32]
 800207a:	f043 0304 	orr.w	r3, r3, #4
 800207e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002094:	2b00      	cmp	r3, #0
 8002096:	d00b      	beq.n	80020b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002098:	6a3b      	ldr	r3, [r7, #32]
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00b      	beq.n	80020d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80020ba:	6a3b      	ldr	r3, [r7, #32]
 80020bc:	f043 0308 	orr.w	r3, r3, #8
 80020c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d00b      	beq.n	80020f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80020dc:	6a3b      	ldr	r3, [r7, #32]
 80020de:	f043 0302 	orr.w	r3, r3, #2
 80020e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80020f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d01c      	beq.n	8002136 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80020fc:	68f8      	ldr	r0, [r7, #12]
 80020fe:	f7ff fe3b 	bl	8001d78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	6859      	ldr	r1, [r3, #4]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	4b0d      	ldr	r3, [pc, #52]	@ (8002144 <I2C_IsErrorOccurred+0x1bc>)
 800210e:	400b      	ands	r3, r1
 8002110:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002116:	6a3b      	ldr	r3, [r7, #32]
 8002118:	431a      	orrs	r2, r3
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2220      	movs	r2, #32
 8002122:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002136:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800213a:	4618      	mov	r0, r3
 800213c:	3728      	adds	r7, #40	@ 0x28
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	fe00e800 	.word	0xfe00e800

08002148 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002148:	b480      	push	{r7}
 800214a:	b087      	sub	sp, #28
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	607b      	str	r3, [r7, #4]
 8002152:	460b      	mov	r3, r1
 8002154:	817b      	strh	r3, [r7, #10]
 8002156:	4613      	mov	r3, r2
 8002158:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800215a:	897b      	ldrh	r3, [r7, #10]
 800215c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002160:	7a7b      	ldrb	r3, [r7, #9]
 8002162:	041b      	lsls	r3, r3, #16
 8002164:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002168:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800216e:	6a3b      	ldr	r3, [r7, #32]
 8002170:	4313      	orrs	r3, r2
 8002172:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002176:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	6a3b      	ldr	r3, [r7, #32]
 8002180:	0d5b      	lsrs	r3, r3, #21
 8002182:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002186:	4b08      	ldr	r3, [pc, #32]	@ (80021a8 <I2C_TransferConfig+0x60>)
 8002188:	430b      	orrs	r3, r1
 800218a:	43db      	mvns	r3, r3
 800218c:	ea02 0103 	and.w	r1, r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	697a      	ldr	r2, [r7, #20]
 8002196:	430a      	orrs	r2, r1
 8002198:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800219a:	bf00      	nop
 800219c:	371c      	adds	r7, #28
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	03ff63ff 	.word	0x03ff63ff

080021ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b20      	cmp	r3, #32
 80021c0:	d138      	bne.n	8002234 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d101      	bne.n	80021d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80021cc:	2302      	movs	r3, #2
 80021ce:	e032      	b.n	8002236 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2224      	movs	r2, #36	@ 0x24
 80021dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f022 0201 	bic.w	r2, r2, #1
 80021ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80021fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6819      	ldr	r1, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	683a      	ldr	r2, [r7, #0]
 800220c:	430a      	orrs	r2, r1
 800220e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f042 0201 	orr.w	r2, r2, #1
 800221e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2220      	movs	r2, #32
 8002224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002230:	2300      	movs	r3, #0
 8002232:	e000      	b.n	8002236 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002234:	2302      	movs	r3, #2
  }
}
 8002236:	4618      	mov	r0, r3
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002242:	b480      	push	{r7}
 8002244:	b085      	sub	sp, #20
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
 800224a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002252:	b2db      	uxtb	r3, r3
 8002254:	2b20      	cmp	r3, #32
 8002256:	d139      	bne.n	80022cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800225e:	2b01      	cmp	r3, #1
 8002260:	d101      	bne.n	8002266 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002262:	2302      	movs	r3, #2
 8002264:	e033      	b.n	80022ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2224      	movs	r2, #36	@ 0x24
 8002272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0201 	bic.w	r2, r2, #1
 8002284:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002294:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	021b      	lsls	r3, r3, #8
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	4313      	orrs	r3, r2
 800229e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68fa      	ldr	r2, [r7, #12]
 80022a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f042 0201 	orr.w	r2, r2, #1
 80022b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2220      	movs	r2, #32
 80022bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80022c8:	2300      	movs	r3, #0
 80022ca:	e000      	b.n	80022ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80022cc:	2302      	movs	r3, #2
  }
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
	...

080022dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80022e0:	4b04      	ldr	r3, [pc, #16]	@ (80022f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	40007000 	.word	0x40007000

080022f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002306:	d130      	bne.n	800236a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002308:	4b23      	ldr	r3, [pc, #140]	@ (8002398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002310:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002314:	d038      	beq.n	8002388 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002316:	4b20      	ldr	r3, [pc, #128]	@ (8002398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800231e:	4a1e      	ldr	r2, [pc, #120]	@ (8002398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002320:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002324:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002326:	4b1d      	ldr	r3, [pc, #116]	@ (800239c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	2232      	movs	r2, #50	@ 0x32
 800232c:	fb02 f303 	mul.w	r3, r2, r3
 8002330:	4a1b      	ldr	r2, [pc, #108]	@ (80023a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002332:	fba2 2303 	umull	r2, r3, r2, r3
 8002336:	0c9b      	lsrs	r3, r3, #18
 8002338:	3301      	adds	r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800233c:	e002      	b.n	8002344 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	3b01      	subs	r3, #1
 8002342:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002344:	4b14      	ldr	r3, [pc, #80]	@ (8002398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002346:	695b      	ldr	r3, [r3, #20]
 8002348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800234c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002350:	d102      	bne.n	8002358 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d1f2      	bne.n	800233e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002358:	4b0f      	ldr	r3, [pc, #60]	@ (8002398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800235a:	695b      	ldr	r3, [r3, #20]
 800235c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002360:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002364:	d110      	bne.n	8002388 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e00f      	b.n	800238a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800236a:	4b0b      	ldr	r3, [pc, #44]	@ (8002398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002376:	d007      	beq.n	8002388 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002378:	4b07      	ldr	r3, [pc, #28]	@ (8002398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002380:	4a05      	ldr	r2, [pc, #20]	@ (8002398 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002382:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002386:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	3714      	adds	r7, #20
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop
 8002398:	40007000 	.word	0x40007000
 800239c:	20000000 	.word	0x20000000
 80023a0:	431bde83 	.word	0x431bde83

080023a4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b088      	sub	sp, #32
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e3ca      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023b6:	4b97      	ldr	r3, [pc, #604]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 030c 	and.w	r3, r3, #12
 80023be:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023c0:	4b94      	ldr	r3, [pc, #592]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	f003 0303 	and.w	r3, r3, #3
 80023c8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0310 	and.w	r3, r3, #16
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f000 80e4 	beq.w	80025a0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d007      	beq.n	80023ee <HAL_RCC_OscConfig+0x4a>
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	2b0c      	cmp	r3, #12
 80023e2:	f040 808b 	bne.w	80024fc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	f040 8087 	bne.w	80024fc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023ee:	4b89      	ldr	r3, [pc, #548]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d005      	beq.n	8002406 <HAL_RCC_OscConfig+0x62>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d101      	bne.n	8002406 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e3a2      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a1a      	ldr	r2, [r3, #32]
 800240a:	4b82      	ldr	r3, [pc, #520]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0308 	and.w	r3, r3, #8
 8002412:	2b00      	cmp	r3, #0
 8002414:	d004      	beq.n	8002420 <HAL_RCC_OscConfig+0x7c>
 8002416:	4b7f      	ldr	r3, [pc, #508]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800241e:	e005      	b.n	800242c <HAL_RCC_OscConfig+0x88>
 8002420:	4b7c      	ldr	r3, [pc, #496]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002422:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002426:	091b      	lsrs	r3, r3, #4
 8002428:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800242c:	4293      	cmp	r3, r2
 800242e:	d223      	bcs.n	8002478 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a1b      	ldr	r3, [r3, #32]
 8002434:	4618      	mov	r0, r3
 8002436:	f000 fd55 	bl	8002ee4 <RCC_SetFlashLatencyFromMSIRange>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e383      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002444:	4b73      	ldr	r3, [pc, #460]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a72      	ldr	r2, [pc, #456]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 800244a:	f043 0308 	orr.w	r3, r3, #8
 800244e:	6013      	str	r3, [r2, #0]
 8002450:	4b70      	ldr	r3, [pc, #448]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	496d      	ldr	r1, [pc, #436]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 800245e:	4313      	orrs	r3, r2
 8002460:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002462:	4b6c      	ldr	r3, [pc, #432]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	021b      	lsls	r3, r3, #8
 8002470:	4968      	ldr	r1, [pc, #416]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002472:	4313      	orrs	r3, r2
 8002474:	604b      	str	r3, [r1, #4]
 8002476:	e025      	b.n	80024c4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002478:	4b66      	ldr	r3, [pc, #408]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a65      	ldr	r2, [pc, #404]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 800247e:	f043 0308 	orr.w	r3, r3, #8
 8002482:	6013      	str	r3, [r2, #0]
 8002484:	4b63      	ldr	r3, [pc, #396]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a1b      	ldr	r3, [r3, #32]
 8002490:	4960      	ldr	r1, [pc, #384]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002492:	4313      	orrs	r3, r2
 8002494:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002496:	4b5f      	ldr	r3, [pc, #380]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	021b      	lsls	r3, r3, #8
 80024a4:	495b      	ldr	r1, [pc, #364]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d109      	bne.n	80024c4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f000 fd15 	bl	8002ee4 <RCC_SetFlashLatencyFromMSIRange>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e343      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024c4:	f000 fc4a 	bl	8002d5c <HAL_RCC_GetSysClockFreq>
 80024c8:	4602      	mov	r2, r0
 80024ca:	4b52      	ldr	r3, [pc, #328]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	091b      	lsrs	r3, r3, #4
 80024d0:	f003 030f 	and.w	r3, r3, #15
 80024d4:	4950      	ldr	r1, [pc, #320]	@ (8002618 <HAL_RCC_OscConfig+0x274>)
 80024d6:	5ccb      	ldrb	r3, [r1, r3]
 80024d8:	f003 031f 	and.w	r3, r3, #31
 80024dc:	fa22 f303 	lsr.w	r3, r2, r3
 80024e0:	4a4e      	ldr	r2, [pc, #312]	@ (800261c <HAL_RCC_OscConfig+0x278>)
 80024e2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80024e4:	4b4e      	ldr	r3, [pc, #312]	@ (8002620 <HAL_RCC_OscConfig+0x27c>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fe fcbf 	bl	8000e6c <HAL_InitTick>
 80024ee:	4603      	mov	r3, r0
 80024f0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80024f2:	7bfb      	ldrb	r3, [r7, #15]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d052      	beq.n	800259e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80024f8:	7bfb      	ldrb	r3, [r7, #15]
 80024fa:	e327      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d032      	beq.n	800256a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002504:	4b43      	ldr	r3, [pc, #268]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a42      	ldr	r2, [pc, #264]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 800250a:	f043 0301 	orr.w	r3, r3, #1
 800250e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002510:	f7fe fcfc 	bl	8000f0c <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002518:	f7fe fcf8 	bl	8000f0c <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e310      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800252a:	4b3a      	ldr	r3, [pc, #232]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	2b00      	cmp	r3, #0
 8002534:	d0f0      	beq.n	8002518 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002536:	4b37      	ldr	r3, [pc, #220]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a36      	ldr	r2, [pc, #216]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 800253c:	f043 0308 	orr.w	r3, r3, #8
 8002540:	6013      	str	r3, [r2, #0]
 8002542:	4b34      	ldr	r3, [pc, #208]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a1b      	ldr	r3, [r3, #32]
 800254e:	4931      	ldr	r1, [pc, #196]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002550:	4313      	orrs	r3, r2
 8002552:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002554:	4b2f      	ldr	r3, [pc, #188]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	69db      	ldr	r3, [r3, #28]
 8002560:	021b      	lsls	r3, r3, #8
 8002562:	492c      	ldr	r1, [pc, #176]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002564:	4313      	orrs	r3, r2
 8002566:	604b      	str	r3, [r1, #4]
 8002568:	e01a      	b.n	80025a0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800256a:	4b2a      	ldr	r3, [pc, #168]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a29      	ldr	r2, [pc, #164]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002570:	f023 0301 	bic.w	r3, r3, #1
 8002574:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002576:	f7fe fcc9 	bl	8000f0c <HAL_GetTick>
 800257a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800257c:	e008      	b.n	8002590 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800257e:	f7fe fcc5 	bl	8000f0c <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d901      	bls.n	8002590 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e2dd      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002590:	4b20      	ldr	r3, [pc, #128]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	2b00      	cmp	r3, #0
 800259a:	d1f0      	bne.n	800257e <HAL_RCC_OscConfig+0x1da>
 800259c:	e000      	b.n	80025a0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800259e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d074      	beq.n	8002696 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	2b08      	cmp	r3, #8
 80025b0:	d005      	beq.n	80025be <HAL_RCC_OscConfig+0x21a>
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	2b0c      	cmp	r3, #12
 80025b6:	d10e      	bne.n	80025d6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	2b03      	cmp	r3, #3
 80025bc:	d10b      	bne.n	80025d6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025be:	4b15      	ldr	r3, [pc, #84]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d064      	beq.n	8002694 <HAL_RCC_OscConfig+0x2f0>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d160      	bne.n	8002694 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e2ba      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025de:	d106      	bne.n	80025ee <HAL_RCC_OscConfig+0x24a>
 80025e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a0b      	ldr	r2, [pc, #44]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 80025e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025ea:	6013      	str	r3, [r2, #0]
 80025ec:	e026      	b.n	800263c <HAL_RCC_OscConfig+0x298>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025f6:	d115      	bne.n	8002624 <HAL_RCC_OscConfig+0x280>
 80025f8:	4b06      	ldr	r3, [pc, #24]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a05      	ldr	r2, [pc, #20]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 80025fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002602:	6013      	str	r3, [r2, #0]
 8002604:	4b03      	ldr	r3, [pc, #12]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a02      	ldr	r2, [pc, #8]	@ (8002614 <HAL_RCC_OscConfig+0x270>)
 800260a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800260e:	6013      	str	r3, [r2, #0]
 8002610:	e014      	b.n	800263c <HAL_RCC_OscConfig+0x298>
 8002612:	bf00      	nop
 8002614:	40021000 	.word	0x40021000
 8002618:	080054d8 	.word	0x080054d8
 800261c:	20000000 	.word	0x20000000
 8002620:	20000004 	.word	0x20000004
 8002624:	4ba0      	ldr	r3, [pc, #640]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a9f      	ldr	r2, [pc, #636]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 800262a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800262e:	6013      	str	r3, [r2, #0]
 8002630:	4b9d      	ldr	r3, [pc, #628]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a9c      	ldr	r2, [pc, #624]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002636:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800263a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d013      	beq.n	800266c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7fe fc62 	bl	8000f0c <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800264c:	f7fe fc5e 	bl	8000f0c <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	@ 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e276      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800265e:	4b92      	ldr	r3, [pc, #584]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d0f0      	beq.n	800264c <HAL_RCC_OscConfig+0x2a8>
 800266a:	e014      	b.n	8002696 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266c:	f7fe fc4e 	bl	8000f0c <HAL_GetTick>
 8002670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002674:	f7fe fc4a 	bl	8000f0c <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b64      	cmp	r3, #100	@ 0x64
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e262      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002686:	4b88      	ldr	r3, [pc, #544]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1f0      	bne.n	8002674 <HAL_RCC_OscConfig+0x2d0>
 8002692:	e000      	b.n	8002696 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002694:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d060      	beq.n	8002764 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	2b04      	cmp	r3, #4
 80026a6:	d005      	beq.n	80026b4 <HAL_RCC_OscConfig+0x310>
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	2b0c      	cmp	r3, #12
 80026ac:	d119      	bne.n	80026e2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d116      	bne.n	80026e2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026b4:	4b7c      	ldr	r3, [pc, #496]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d005      	beq.n	80026cc <HAL_RCC_OscConfig+0x328>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e23f      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026cc:	4b76      	ldr	r3, [pc, #472]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	061b      	lsls	r3, r3, #24
 80026da:	4973      	ldr	r1, [pc, #460]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026e0:	e040      	b.n	8002764 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d023      	beq.n	8002732 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026ea:	4b6f      	ldr	r3, [pc, #444]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a6e      	ldr	r2, [pc, #440]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 80026f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f6:	f7fe fc09 	bl	8000f0c <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026fe:	f7fe fc05 	bl	8000f0c <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e21d      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002710:	4b65      	ldr	r3, [pc, #404]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002718:	2b00      	cmp	r3, #0
 800271a:	d0f0      	beq.n	80026fe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800271c:	4b62      	ldr	r3, [pc, #392]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	691b      	ldr	r3, [r3, #16]
 8002728:	061b      	lsls	r3, r3, #24
 800272a:	495f      	ldr	r1, [pc, #380]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 800272c:	4313      	orrs	r3, r2
 800272e:	604b      	str	r3, [r1, #4]
 8002730:	e018      	b.n	8002764 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002732:	4b5d      	ldr	r3, [pc, #372]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a5c      	ldr	r2, [pc, #368]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002738:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800273c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273e:	f7fe fbe5 	bl	8000f0c <HAL_GetTick>
 8002742:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002744:	e008      	b.n	8002758 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002746:	f7fe fbe1 	bl	8000f0c <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d901      	bls.n	8002758 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e1f9      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002758:	4b53      	ldr	r3, [pc, #332]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002760:	2b00      	cmp	r3, #0
 8002762:	d1f0      	bne.n	8002746 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0308 	and.w	r3, r3, #8
 800276c:	2b00      	cmp	r3, #0
 800276e:	d03c      	beq.n	80027ea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	695b      	ldr	r3, [r3, #20]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d01c      	beq.n	80027b2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002778:	4b4b      	ldr	r3, [pc, #300]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 800277a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800277e:	4a4a      	ldr	r2, [pc, #296]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002788:	f7fe fbc0 	bl	8000f0c <HAL_GetTick>
 800278c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800278e:	e008      	b.n	80027a2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002790:	f7fe fbbc 	bl	8000f0c <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	2b02      	cmp	r3, #2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e1d4      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027a2:	4b41      	ldr	r3, [pc, #260]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 80027a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0ef      	beq.n	8002790 <HAL_RCC_OscConfig+0x3ec>
 80027b0:	e01b      	b.n	80027ea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027b2:	4b3d      	ldr	r3, [pc, #244]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 80027b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027b8:	4a3b      	ldr	r2, [pc, #236]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 80027ba:	f023 0301 	bic.w	r3, r3, #1
 80027be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027c2:	f7fe fba3 	bl	8000f0c <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027ca:	f7fe fb9f 	bl	8000f0c <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e1b7      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027dc:	4b32      	ldr	r3, [pc, #200]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 80027de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1ef      	bne.n	80027ca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0304 	and.w	r3, r3, #4
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 80a6 	beq.w	8002944 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027f8:	2300      	movs	r3, #0
 80027fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80027fc:	4b2a      	ldr	r3, [pc, #168]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 80027fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002800:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d10d      	bne.n	8002824 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002808:	4b27      	ldr	r3, [pc, #156]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 800280a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800280c:	4a26      	ldr	r2, [pc, #152]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 800280e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002812:	6593      	str	r3, [r2, #88]	@ 0x58
 8002814:	4b24      	ldr	r3, [pc, #144]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002818:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800281c:	60bb      	str	r3, [r7, #8]
 800281e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002820:	2301      	movs	r3, #1
 8002822:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002824:	4b21      	ldr	r3, [pc, #132]	@ (80028ac <HAL_RCC_OscConfig+0x508>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800282c:	2b00      	cmp	r3, #0
 800282e:	d118      	bne.n	8002862 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002830:	4b1e      	ldr	r3, [pc, #120]	@ (80028ac <HAL_RCC_OscConfig+0x508>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a1d      	ldr	r2, [pc, #116]	@ (80028ac <HAL_RCC_OscConfig+0x508>)
 8002836:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800283a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800283c:	f7fe fb66 	bl	8000f0c <HAL_GetTick>
 8002840:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002844:	f7fe fb62 	bl	8000f0c <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e17a      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002856:	4b15      	ldr	r3, [pc, #84]	@ (80028ac <HAL_RCC_OscConfig+0x508>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800285e:	2b00      	cmp	r3, #0
 8002860:	d0f0      	beq.n	8002844 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d108      	bne.n	800287c <HAL_RCC_OscConfig+0x4d8>
 800286a:	4b0f      	ldr	r3, [pc, #60]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 800286c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002870:	4a0d      	ldr	r2, [pc, #52]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800287a:	e029      	b.n	80028d0 <HAL_RCC_OscConfig+0x52c>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b05      	cmp	r3, #5
 8002882:	d115      	bne.n	80028b0 <HAL_RCC_OscConfig+0x50c>
 8002884:	4b08      	ldr	r3, [pc, #32]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800288a:	4a07      	ldr	r2, [pc, #28]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 800288c:	f043 0304 	orr.w	r3, r3, #4
 8002890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002894:	4b04      	ldr	r3, [pc, #16]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 8002896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800289a:	4a03      	ldr	r2, [pc, #12]	@ (80028a8 <HAL_RCC_OscConfig+0x504>)
 800289c:	f043 0301 	orr.w	r3, r3, #1
 80028a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028a4:	e014      	b.n	80028d0 <HAL_RCC_OscConfig+0x52c>
 80028a6:	bf00      	nop
 80028a8:	40021000 	.word	0x40021000
 80028ac:	40007000 	.word	0x40007000
 80028b0:	4b9c      	ldr	r3, [pc, #624]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 80028b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028b6:	4a9b      	ldr	r2, [pc, #620]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 80028b8:	f023 0301 	bic.w	r3, r3, #1
 80028bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028c0:	4b98      	ldr	r3, [pc, #608]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 80028c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028c6:	4a97      	ldr	r2, [pc, #604]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 80028c8:	f023 0304 	bic.w	r3, r3, #4
 80028cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d016      	beq.n	8002906 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d8:	f7fe fb18 	bl	8000f0c <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028de:	e00a      	b.n	80028f6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028e0:	f7fe fb14 	bl	8000f0c <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e12a      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028f6:	4b8b      	ldr	r3, [pc, #556]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 80028f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028fc:	f003 0302 	and.w	r3, r3, #2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d0ed      	beq.n	80028e0 <HAL_RCC_OscConfig+0x53c>
 8002904:	e015      	b.n	8002932 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002906:	f7fe fb01 	bl	8000f0c <HAL_GetTick>
 800290a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800290c:	e00a      	b.n	8002924 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800290e:	f7fe fafd 	bl	8000f0c <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	f241 3288 	movw	r2, #5000	@ 0x1388
 800291c:	4293      	cmp	r3, r2
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e113      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002924:	4b7f      	ldr	r3, [pc, #508]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1ed      	bne.n	800290e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002932:	7ffb      	ldrb	r3, [r7, #31]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d105      	bne.n	8002944 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002938:	4b7a      	ldr	r3, [pc, #488]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 800293a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293c:	4a79      	ldr	r2, [pc, #484]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 800293e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002942:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002948:	2b00      	cmp	r3, #0
 800294a:	f000 80fe 	beq.w	8002b4a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002952:	2b02      	cmp	r3, #2
 8002954:	f040 80d0 	bne.w	8002af8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002958:	4b72      	ldr	r3, [pc, #456]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	f003 0203 	and.w	r2, r3, #3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002968:	429a      	cmp	r2, r3
 800296a:	d130      	bne.n	80029ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002976:	3b01      	subs	r3, #1
 8002978:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800297a:	429a      	cmp	r2, r3
 800297c:	d127      	bne.n	80029ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002988:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800298a:	429a      	cmp	r2, r3
 800298c:	d11f      	bne.n	80029ce <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002998:	2a07      	cmp	r2, #7
 800299a:	bf14      	ite	ne
 800299c:	2201      	movne	r2, #1
 800299e:	2200      	moveq	r2, #0
 80029a0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d113      	bne.n	80029ce <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b0:	085b      	lsrs	r3, r3, #1
 80029b2:	3b01      	subs	r3, #1
 80029b4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d109      	bne.n	80029ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c4:	085b      	lsrs	r3, r3, #1
 80029c6:	3b01      	subs	r3, #1
 80029c8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d06e      	beq.n	8002aac <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	2b0c      	cmp	r3, #12
 80029d2:	d069      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80029d4:	4b53      	ldr	r3, [pc, #332]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d105      	bne.n	80029ec <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80029e0:	4b50      	ldr	r3, [pc, #320]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e0ad      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80029f0:	4b4c      	ldr	r3, [pc, #304]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a4b      	ldr	r2, [pc, #300]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 80029f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029fa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029fc:	f7fe fa86 	bl	8000f0c <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a04:	f7fe fa82 	bl	8000f0c <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e09a      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a16:	4b43      	ldr	r3, [pc, #268]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1f0      	bne.n	8002a04 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a22:	4b40      	ldr	r3, [pc, #256]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	4b40      	ldr	r3, [pc, #256]	@ (8002b28 <HAL_RCC_OscConfig+0x784>)
 8002a28:	4013      	ands	r3, r2
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a32:	3a01      	subs	r2, #1
 8002a34:	0112      	lsls	r2, r2, #4
 8002a36:	4311      	orrs	r1, r2
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a3c:	0212      	lsls	r2, r2, #8
 8002a3e:	4311      	orrs	r1, r2
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002a44:	0852      	lsrs	r2, r2, #1
 8002a46:	3a01      	subs	r2, #1
 8002a48:	0552      	lsls	r2, r2, #21
 8002a4a:	4311      	orrs	r1, r2
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a50:	0852      	lsrs	r2, r2, #1
 8002a52:	3a01      	subs	r2, #1
 8002a54:	0652      	lsls	r2, r2, #25
 8002a56:	4311      	orrs	r1, r2
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a5c:	0912      	lsrs	r2, r2, #4
 8002a5e:	0452      	lsls	r2, r2, #17
 8002a60:	430a      	orrs	r2, r1
 8002a62:	4930      	ldr	r1, [pc, #192]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002a68:	4b2e      	ldr	r3, [pc, #184]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a2d      	ldr	r2, [pc, #180]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002a6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a72:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a74:	4b2b      	ldr	r3, [pc, #172]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	4a2a      	ldr	r2, [pc, #168]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002a7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a7e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a80:	f7fe fa44 	bl	8000f0c <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a88:	f7fe fa40 	bl	8000f0c <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e058      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a9a:	4b22      	ldr	r3, [pc, #136]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0f0      	beq.n	8002a88 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002aa6:	e050      	b.n	8002b4a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e04f      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aac:	4b1d      	ldr	r3, [pc, #116]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d148      	bne.n	8002b4a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a19      	ldr	r2, [pc, #100]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002abe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ac2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ac4:	4b17      	ldr	r3, [pc, #92]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	4a16      	ldr	r2, [pc, #88]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002aca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ace:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ad0:	f7fe fa1c 	bl	8000f0c <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ad6:	e008      	b.n	8002aea <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ad8:	f7fe fa18 	bl	8000f0c <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e030      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002aea:	4b0e      	ldr	r3, [pc, #56]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d0f0      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x734>
 8002af6:	e028      	b.n	8002b4a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	2b0c      	cmp	r3, #12
 8002afc:	d023      	beq.n	8002b46 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002afe:	4b09      	ldr	r3, [pc, #36]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a08      	ldr	r2, [pc, #32]	@ (8002b24 <HAL_RCC_OscConfig+0x780>)
 8002b04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0a:	f7fe f9ff 	bl	8000f0c <HAL_GetTick>
 8002b0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b10:	e00c      	b.n	8002b2c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b12:	f7fe f9fb 	bl	8000f0c <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d905      	bls.n	8002b2c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e013      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
 8002b24:	40021000 	.word	0x40021000
 8002b28:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b2c:	4b09      	ldr	r3, [pc, #36]	@ (8002b54 <HAL_RCC_OscConfig+0x7b0>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d1ec      	bne.n	8002b12 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002b38:	4b06      	ldr	r3, [pc, #24]	@ (8002b54 <HAL_RCC_OscConfig+0x7b0>)
 8002b3a:	68da      	ldr	r2, [r3, #12]
 8002b3c:	4905      	ldr	r1, [pc, #20]	@ (8002b54 <HAL_RCC_OscConfig+0x7b0>)
 8002b3e:	4b06      	ldr	r3, [pc, #24]	@ (8002b58 <HAL_RCC_OscConfig+0x7b4>)
 8002b40:	4013      	ands	r3, r2
 8002b42:	60cb      	str	r3, [r1, #12]
 8002b44:	e001      	b.n	8002b4a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e000      	b.n	8002b4c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3720      	adds	r7, #32
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	40021000 	.word	0x40021000
 8002b58:	feeefffc 	.word	0xfeeefffc

08002b5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d101      	bne.n	8002b70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e0e7      	b.n	8002d40 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b70:	4b75      	ldr	r3, [pc, #468]	@ (8002d48 <HAL_RCC_ClockConfig+0x1ec>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0307 	and.w	r3, r3, #7
 8002b78:	683a      	ldr	r2, [r7, #0]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d910      	bls.n	8002ba0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b7e:	4b72      	ldr	r3, [pc, #456]	@ (8002d48 <HAL_RCC_ClockConfig+0x1ec>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f023 0207 	bic.w	r2, r3, #7
 8002b86:	4970      	ldr	r1, [pc, #448]	@ (8002d48 <HAL_RCC_ClockConfig+0x1ec>)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b8e:	4b6e      	ldr	r3, [pc, #440]	@ (8002d48 <HAL_RCC_ClockConfig+0x1ec>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0307 	and.w	r3, r3, #7
 8002b96:	683a      	ldr	r2, [r7, #0]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d001      	beq.n	8002ba0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e0cf      	b.n	8002d40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d010      	beq.n	8002bce <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	4b66      	ldr	r3, [pc, #408]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d908      	bls.n	8002bce <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bbc:	4b63      	ldr	r3, [pc, #396]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	4960      	ldr	r1, [pc, #384]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d04c      	beq.n	8002c74 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	2b03      	cmp	r3, #3
 8002be0:	d107      	bne.n	8002bf2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002be2:	4b5a      	ldr	r3, [pc, #360]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d121      	bne.n	8002c32 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e0a6      	b.n	8002d40 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d107      	bne.n	8002c0a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bfa:	4b54      	ldr	r3, [pc, #336]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d115      	bne.n	8002c32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e09a      	b.n	8002d40 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d107      	bne.n	8002c22 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c12:	4b4e      	ldr	r3, [pc, #312]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d109      	bne.n	8002c32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e08e      	b.n	8002d40 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c22:	4b4a      	ldr	r3, [pc, #296]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e086      	b.n	8002d40 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c32:	4b46      	ldr	r3, [pc, #280]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f023 0203 	bic.w	r2, r3, #3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	4943      	ldr	r1, [pc, #268]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c44:	f7fe f962 	bl	8000f0c <HAL_GetTick>
 8002c48:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c4a:	e00a      	b.n	8002c62 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c4c:	f7fe f95e 	bl	8000f0c <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e06e      	b.n	8002d40 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c62:	4b3a      	ldr	r3, [pc, #232]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 020c 	and.w	r2, r3, #12
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d1eb      	bne.n	8002c4c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d010      	beq.n	8002ca2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689a      	ldr	r2, [r3, #8]
 8002c84:	4b31      	ldr	r3, [pc, #196]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d208      	bcs.n	8002ca2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c90:	4b2e      	ldr	r3, [pc, #184]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	492b      	ldr	r1, [pc, #172]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ca2:	4b29      	ldr	r3, [pc, #164]	@ (8002d48 <HAL_RCC_ClockConfig+0x1ec>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0307 	and.w	r3, r3, #7
 8002caa:	683a      	ldr	r2, [r7, #0]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d210      	bcs.n	8002cd2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cb0:	4b25      	ldr	r3, [pc, #148]	@ (8002d48 <HAL_RCC_ClockConfig+0x1ec>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f023 0207 	bic.w	r2, r3, #7
 8002cb8:	4923      	ldr	r1, [pc, #140]	@ (8002d48 <HAL_RCC_ClockConfig+0x1ec>)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cc0:	4b21      	ldr	r3, [pc, #132]	@ (8002d48 <HAL_RCC_ClockConfig+0x1ec>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0307 	and.w	r3, r3, #7
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d001      	beq.n	8002cd2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e036      	b.n	8002d40 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0304 	and.w	r3, r3, #4
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d008      	beq.n	8002cf0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cde:	4b1b      	ldr	r3, [pc, #108]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	4918      	ldr	r1, [pc, #96]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002cec:	4313      	orrs	r3, r2
 8002cee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0308 	and.w	r3, r3, #8
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d009      	beq.n	8002d10 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cfc:	4b13      	ldr	r3, [pc, #76]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	691b      	ldr	r3, [r3, #16]
 8002d08:	00db      	lsls	r3, r3, #3
 8002d0a:	4910      	ldr	r1, [pc, #64]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d10:	f000 f824 	bl	8002d5c <HAL_RCC_GetSysClockFreq>
 8002d14:	4602      	mov	r2, r0
 8002d16:	4b0d      	ldr	r3, [pc, #52]	@ (8002d4c <HAL_RCC_ClockConfig+0x1f0>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	091b      	lsrs	r3, r3, #4
 8002d1c:	f003 030f 	and.w	r3, r3, #15
 8002d20:	490b      	ldr	r1, [pc, #44]	@ (8002d50 <HAL_RCC_ClockConfig+0x1f4>)
 8002d22:	5ccb      	ldrb	r3, [r1, r3]
 8002d24:	f003 031f 	and.w	r3, r3, #31
 8002d28:	fa22 f303 	lsr.w	r3, r2, r3
 8002d2c:	4a09      	ldr	r2, [pc, #36]	@ (8002d54 <HAL_RCC_ClockConfig+0x1f8>)
 8002d2e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002d30:	4b09      	ldr	r3, [pc, #36]	@ (8002d58 <HAL_RCC_ClockConfig+0x1fc>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7fe f899 	bl	8000e6c <HAL_InitTick>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002d3e:	7afb      	ldrb	r3, [r7, #11]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40022000 	.word	0x40022000
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	080054d8 	.word	0x080054d8
 8002d54:	20000000 	.word	0x20000000
 8002d58:	20000004 	.word	0x20000004

08002d5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b089      	sub	sp, #36	@ 0x24
 8002d60:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
 8002d66:	2300      	movs	r3, #0
 8002d68:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d6a:	4b3e      	ldr	r3, [pc, #248]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f003 030c 	and.w	r3, r3, #12
 8002d72:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d74:	4b3b      	ldr	r3, [pc, #236]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	f003 0303 	and.w	r3, r3, #3
 8002d7c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <HAL_RCC_GetSysClockFreq+0x34>
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	2b0c      	cmp	r3, #12
 8002d88:	d121      	bne.n	8002dce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d11e      	bne.n	8002dce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d90:	4b34      	ldr	r3, [pc, #208]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0308 	and.w	r3, r3, #8
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d107      	bne.n	8002dac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d9c:	4b31      	ldr	r3, [pc, #196]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002da2:	0a1b      	lsrs	r3, r3, #8
 8002da4:	f003 030f 	and.w	r3, r3, #15
 8002da8:	61fb      	str	r3, [r7, #28]
 8002daa:	e005      	b.n	8002db8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002dac:	4b2d      	ldr	r3, [pc, #180]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	091b      	lsrs	r3, r3, #4
 8002db2:	f003 030f 	and.w	r3, r3, #15
 8002db6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002db8:	4a2b      	ldr	r2, [pc, #172]	@ (8002e68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dc0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10d      	bne.n	8002de4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002dcc:	e00a      	b.n	8002de4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	2b04      	cmp	r3, #4
 8002dd2:	d102      	bne.n	8002dda <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002dd4:	4b25      	ldr	r3, [pc, #148]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0x110>)
 8002dd6:	61bb      	str	r3, [r7, #24]
 8002dd8:	e004      	b.n	8002de4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	2b08      	cmp	r3, #8
 8002dde:	d101      	bne.n	8002de4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002de0:	4b23      	ldr	r3, [pc, #140]	@ (8002e70 <HAL_RCC_GetSysClockFreq+0x114>)
 8002de2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	2b0c      	cmp	r3, #12
 8002de8:	d134      	bne.n	8002e54 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002dea:	4b1e      	ldr	r3, [pc, #120]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dec:	68db      	ldr	r3, [r3, #12]
 8002dee:	f003 0303 	and.w	r3, r3, #3
 8002df2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d003      	beq.n	8002e02 <HAL_RCC_GetSysClockFreq+0xa6>
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d003      	beq.n	8002e08 <HAL_RCC_GetSysClockFreq+0xac>
 8002e00:	e005      	b.n	8002e0e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002e02:	4b1a      	ldr	r3, [pc, #104]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0x110>)
 8002e04:	617b      	str	r3, [r7, #20]
      break;
 8002e06:	e005      	b.n	8002e14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002e08:	4b19      	ldr	r3, [pc, #100]	@ (8002e70 <HAL_RCC_GetSysClockFreq+0x114>)
 8002e0a:	617b      	str	r3, [r7, #20]
      break;
 8002e0c:	e002      	b.n	8002e14 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	617b      	str	r3, [r7, #20]
      break;
 8002e12:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e14:	4b13      	ldr	r3, [pc, #76]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	091b      	lsrs	r3, r3, #4
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	3301      	adds	r3, #1
 8002e20:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002e22:	4b10      	ldr	r3, [pc, #64]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	0a1b      	lsrs	r3, r3, #8
 8002e28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e2c:	697a      	ldr	r2, [r7, #20]
 8002e2e:	fb03 f202 	mul.w	r2, r3, r2
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e38:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	0e5b      	lsrs	r3, r3, #25
 8002e40:	f003 0303 	and.w	r3, r3, #3
 8002e44:	3301      	adds	r3, #1
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e52:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002e54:	69bb      	ldr	r3, [r7, #24]
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3724      	adds	r7, #36	@ 0x24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	40021000 	.word	0x40021000
 8002e68:	080054f0 	.word	0x080054f0
 8002e6c:	00f42400 	.word	0x00f42400
 8002e70:	007a1200 	.word	0x007a1200

08002e74 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e78:	4b03      	ldr	r3, [pc, #12]	@ (8002e88 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	20000000 	.word	0x20000000

08002e8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002e90:	f7ff fff0 	bl	8002e74 <HAL_RCC_GetHCLKFreq>
 8002e94:	4602      	mov	r2, r0
 8002e96:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	0a1b      	lsrs	r3, r3, #8
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	4904      	ldr	r1, [pc, #16]	@ (8002eb4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ea2:	5ccb      	ldrb	r3, [r1, r3]
 8002ea4:	f003 031f 	and.w	r3, r3, #31
 8002ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	080054e8 	.word	0x080054e8

08002eb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002ebc:	f7ff ffda 	bl	8002e74 <HAL_RCC_GetHCLKFreq>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	4b06      	ldr	r3, [pc, #24]	@ (8002edc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	0adb      	lsrs	r3, r3, #11
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	4904      	ldr	r1, [pc, #16]	@ (8002ee0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ece:	5ccb      	ldrb	r3, [r1, r3]
 8002ed0:	f003 031f 	and.w	r3, r3, #31
 8002ed4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	080054e8 	.word	0x080054e8

08002ee4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b086      	sub	sp, #24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002eec:	2300      	movs	r3, #0
 8002eee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8002f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d003      	beq.n	8002f04 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002efc:	f7ff f9ee 	bl	80022dc <HAL_PWREx_GetVoltageRange>
 8002f00:	6178      	str	r0, [r7, #20]
 8002f02:	e014      	b.n	8002f2e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f04:	4b25      	ldr	r3, [pc, #148]	@ (8002f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f08:	4a24      	ldr	r2, [pc, #144]	@ (8002f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f10:	4b22      	ldr	r3, [pc, #136]	@ (8002f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002f1c:	f7ff f9de 	bl	80022dc <HAL_PWREx_GetVoltageRange>
 8002f20:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002f22:	4b1e      	ldr	r3, [pc, #120]	@ (8002f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f26:	4a1d      	ldr	r2, [pc, #116]	@ (8002f9c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f2c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f34:	d10b      	bne.n	8002f4e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b80      	cmp	r3, #128	@ 0x80
 8002f3a:	d919      	bls.n	8002f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f40:	d902      	bls.n	8002f48 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f42:	2302      	movs	r3, #2
 8002f44:	613b      	str	r3, [r7, #16]
 8002f46:	e013      	b.n	8002f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f48:	2301      	movs	r3, #1
 8002f4a:	613b      	str	r3, [r7, #16]
 8002f4c:	e010      	b.n	8002f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2b80      	cmp	r3, #128	@ 0x80
 8002f52:	d902      	bls.n	8002f5a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002f54:	2303      	movs	r3, #3
 8002f56:	613b      	str	r3, [r7, #16]
 8002f58:	e00a      	b.n	8002f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2b80      	cmp	r3, #128	@ 0x80
 8002f5e:	d102      	bne.n	8002f66 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f60:	2302      	movs	r3, #2
 8002f62:	613b      	str	r3, [r7, #16]
 8002f64:	e004      	b.n	8002f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2b70      	cmp	r3, #112	@ 0x70
 8002f6a:	d101      	bne.n	8002f70 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002f70:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f023 0207 	bic.w	r2, r3, #7
 8002f78:	4909      	ldr	r1, [pc, #36]	@ (8002fa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002f80:	4b07      	ldr	r3, [pc, #28]	@ (8002fa0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0307 	and.w	r3, r3, #7
 8002f88:	693a      	ldr	r2, [r7, #16]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d001      	beq.n	8002f92 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e000      	b.n	8002f94 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3718      	adds	r7, #24
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	40022000 	.word	0x40022000

08002fa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002fac:	2300      	movs	r3, #0
 8002fae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d041      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fc4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002fc8:	d02a      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002fca:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002fce:	d824      	bhi.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002fd0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002fd4:	d008      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002fd6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002fda:	d81e      	bhi.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d00a      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002fe0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fe4:	d010      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002fe6:	e018      	b.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002fe8:	4b86      	ldr	r3, [pc, #536]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	4a85      	ldr	r2, [pc, #532]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ff2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ff4:	e015      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f000 fabb 	bl	8003578 <RCCEx_PLLSAI1_Config>
 8003002:	4603      	mov	r3, r0
 8003004:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003006:	e00c      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	3320      	adds	r3, #32
 800300c:	2100      	movs	r1, #0
 800300e:	4618      	mov	r0, r3
 8003010:	f000 fba6 	bl	8003760 <RCCEx_PLLSAI2_Config>
 8003014:	4603      	mov	r3, r0
 8003016:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003018:	e003      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	74fb      	strb	r3, [r7, #19]
      break;
 800301e:	e000      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003020:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003022:	7cfb      	ldrb	r3, [r7, #19]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10b      	bne.n	8003040 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003028:	4b76      	ldr	r3, [pc, #472]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800302a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800302e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003036:	4973      	ldr	r1, [pc, #460]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003038:	4313      	orrs	r3, r2
 800303a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800303e:	e001      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003040:	7cfb      	ldrb	r3, [r7, #19]
 8003042:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d041      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003054:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003058:	d02a      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800305a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800305e:	d824      	bhi.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003060:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003064:	d008      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003066:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800306a:	d81e      	bhi.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 800306c:	2b00      	cmp	r3, #0
 800306e:	d00a      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003070:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003074:	d010      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003076:	e018      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003078:	4b62      	ldr	r3, [pc, #392]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	4a61      	ldr	r2, [pc, #388]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800307e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003082:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003084:	e015      	b.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	3304      	adds	r3, #4
 800308a:	2100      	movs	r1, #0
 800308c:	4618      	mov	r0, r3
 800308e:	f000 fa73 	bl	8003578 <RCCEx_PLLSAI1_Config>
 8003092:	4603      	mov	r3, r0
 8003094:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003096:	e00c      	b.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	3320      	adds	r3, #32
 800309c:	2100      	movs	r1, #0
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 fb5e 	bl	8003760 <RCCEx_PLLSAI2_Config>
 80030a4:	4603      	mov	r3, r0
 80030a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030a8:	e003      	b.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	74fb      	strb	r3, [r7, #19]
      break;
 80030ae:	e000      	b.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80030b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030b2:	7cfb      	ldrb	r3, [r7, #19]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d10b      	bne.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030b8:	4b52      	ldr	r3, [pc, #328]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030be:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030c6:	494f      	ldr	r1, [pc, #316]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80030ce:	e001      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030d0:	7cfb      	ldrb	r3, [r7, #19]
 80030d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 80a0 	beq.w	8003222 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030e2:	2300      	movs	r3, #0
 80030e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030e6:	4b47      	ldr	r3, [pc, #284]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80030f2:	2301      	movs	r3, #1
 80030f4:	e000      	b.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80030f6:	2300      	movs	r3, #0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00d      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030fc:	4b41      	ldr	r3, [pc, #260]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003100:	4a40      	ldr	r2, [pc, #256]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003102:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003106:	6593      	str	r3, [r2, #88]	@ 0x58
 8003108:	4b3e      	ldr	r3, [pc, #248]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800310a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800310c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003110:	60bb      	str	r3, [r7, #8]
 8003112:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003114:	2301      	movs	r3, #1
 8003116:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003118:	4b3b      	ldr	r3, [pc, #236]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a3a      	ldr	r2, [pc, #232]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800311e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003122:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003124:	f7fd fef2 	bl	8000f0c <HAL_GetTick>
 8003128:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800312a:	e009      	b.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800312c:	f7fd feee 	bl	8000f0c <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b02      	cmp	r3, #2
 8003138:	d902      	bls.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	74fb      	strb	r3, [r7, #19]
        break;
 800313e:	e005      	b.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003140:	4b31      	ldr	r3, [pc, #196]	@ (8003208 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003148:	2b00      	cmp	r3, #0
 800314a:	d0ef      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800314c:	7cfb      	ldrb	r3, [r7, #19]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d15c      	bne.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003152:	4b2c      	ldr	r3, [pc, #176]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003158:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800315c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d01f      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	429a      	cmp	r2, r3
 800316e:	d019      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003170:	4b24      	ldr	r3, [pc, #144]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003176:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800317a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800317c:	4b21      	ldr	r3, [pc, #132]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800317e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003182:	4a20      	ldr	r2, [pc, #128]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003184:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003188:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800318c:	4b1d      	ldr	r3, [pc, #116]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800318e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003192:	4a1c      	ldr	r2, [pc, #112]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003194:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800319c:	4a19      	ldr	r2, [pc, #100]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d016      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ae:	f7fd fead 	bl	8000f0c <HAL_GetTick>
 80031b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031b4:	e00b      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031b6:	f7fd fea9 	bl	8000f0c <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d902      	bls.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	74fb      	strb	r3, [r7, #19]
            break;
 80031cc:	e006      	b.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d0ec      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80031dc:	7cfb      	ldrb	r3, [r7, #19]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10c      	bne.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031e2:	4b08      	ldr	r3, [pc, #32]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031f2:	4904      	ldr	r1, [pc, #16]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80031fa:	e009      	b.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031fc:	7cfb      	ldrb	r3, [r7, #19]
 80031fe:	74bb      	strb	r3, [r7, #18]
 8003200:	e006      	b.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003202:	bf00      	nop
 8003204:	40021000 	.word	0x40021000
 8003208:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800320c:	7cfb      	ldrb	r3, [r7, #19]
 800320e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003210:	7c7b      	ldrb	r3, [r7, #17]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d105      	bne.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003216:	4b9e      	ldr	r3, [pc, #632]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800321a:	4a9d      	ldr	r2, [pc, #628]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800321c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003220:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00a      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800322e:	4b98      	ldr	r3, [pc, #608]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003234:	f023 0203 	bic.w	r2, r3, #3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800323c:	4994      	ldr	r1, [pc, #592]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800323e:	4313      	orrs	r3, r2
 8003240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d00a      	beq.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003250:	4b8f      	ldr	r3, [pc, #572]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003252:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003256:	f023 020c 	bic.w	r2, r3, #12
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800325e:	498c      	ldr	r1, [pc, #560]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003260:	4313      	orrs	r3, r2
 8003262:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0304 	and.w	r3, r3, #4
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00a      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003272:	4b87      	ldr	r3, [pc, #540]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003278:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003280:	4983      	ldr	r1, [pc, #524]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003282:	4313      	orrs	r3, r2
 8003284:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0308 	and.w	r3, r3, #8
 8003290:	2b00      	cmp	r3, #0
 8003292:	d00a      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003294:	4b7e      	ldr	r3, [pc, #504]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800329a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032a2:	497b      	ldr	r1, [pc, #492]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0310 	and.w	r3, r3, #16
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00a      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032b6:	4b76      	ldr	r3, [pc, #472]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032c4:	4972      	ldr	r1, [pc, #456]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0320 	and.w	r3, r3, #32
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d00a      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032d8:	4b6d      	ldr	r3, [pc, #436]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032de:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032e6:	496a      	ldr	r1, [pc, #424]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d00a      	beq.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032fa:	4b65      	ldr	r3, [pc, #404]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003300:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003308:	4961      	ldr	r1, [pc, #388]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800330a:	4313      	orrs	r3, r2
 800330c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00a      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800331c:	4b5c      	ldr	r3, [pc, #368]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800331e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003322:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800332a:	4959      	ldr	r1, [pc, #356]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800332c:	4313      	orrs	r3, r2
 800332e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00a      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800333e:	4b54      	ldr	r3, [pc, #336]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003344:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800334c:	4950      	ldr	r1, [pc, #320]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800334e:	4313      	orrs	r3, r2
 8003350:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800335c:	2b00      	cmp	r3, #0
 800335e:	d00a      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003360:	4b4b      	ldr	r3, [pc, #300]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003366:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800336e:	4948      	ldr	r1, [pc, #288]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003370:	4313      	orrs	r3, r2
 8003372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00a      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003382:	4b43      	ldr	r3, [pc, #268]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003388:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003390:	493f      	ldr	r1, [pc, #252]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003392:	4313      	orrs	r3, r2
 8003394:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d028      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033a4:	4b3a      	ldr	r3, [pc, #232]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033b2:	4937      	ldr	r1, [pc, #220]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033c2:	d106      	bne.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033c4:	4b32      	ldr	r3, [pc, #200]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	4a31      	ldr	r2, [pc, #196]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033ce:	60d3      	str	r3, [r2, #12]
 80033d0:	e011      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033da:	d10c      	bne.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3304      	adds	r3, #4
 80033e0:	2101      	movs	r1, #1
 80033e2:	4618      	mov	r0, r3
 80033e4:	f000 f8c8 	bl	8003578 <RCCEx_PLLSAI1_Config>
 80033e8:	4603      	mov	r3, r0
 80033ea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80033ec:	7cfb      	ldrb	r3, [r7, #19]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80033f2:	7cfb      	ldrb	r3, [r7, #19]
 80033f4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d028      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003402:	4b23      	ldr	r3, [pc, #140]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003408:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003410:	491f      	ldr	r1, [pc, #124]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003412:	4313      	orrs	r3, r2
 8003414:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800341c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003420:	d106      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003422:	4b1b      	ldr	r3, [pc, #108]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	4a1a      	ldr	r2, [pc, #104]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003428:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800342c:	60d3      	str	r3, [r2, #12]
 800342e:	e011      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003434:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003438:	d10c      	bne.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	3304      	adds	r3, #4
 800343e:	2101      	movs	r1, #1
 8003440:	4618      	mov	r0, r3
 8003442:	f000 f899 	bl	8003578 <RCCEx_PLLSAI1_Config>
 8003446:	4603      	mov	r3, r0
 8003448:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800344a:	7cfb      	ldrb	r3, [r7, #19]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003450:	7cfb      	ldrb	r3, [r7, #19]
 8003452:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d02b      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003460:	4b0b      	ldr	r3, [pc, #44]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003466:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800346e:	4908      	ldr	r1, [pc, #32]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003470:	4313      	orrs	r3, r2
 8003472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800347a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800347e:	d109      	bne.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003480:	4b03      	ldr	r3, [pc, #12]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	4a02      	ldr	r2, [pc, #8]	@ (8003490 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003486:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800348a:	60d3      	str	r3, [r2, #12]
 800348c:	e014      	b.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800348e:	bf00      	nop
 8003490:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003498:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800349c:	d10c      	bne.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	3304      	adds	r3, #4
 80034a2:	2101      	movs	r1, #1
 80034a4:	4618      	mov	r0, r3
 80034a6:	f000 f867 	bl	8003578 <RCCEx_PLLSAI1_Config>
 80034aa:	4603      	mov	r3, r0
 80034ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034ae:	7cfb      	ldrb	r3, [r7, #19]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80034b4:	7cfb      	ldrb	r3, [r7, #19]
 80034b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d02f      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034c4:	4b2b      	ldr	r3, [pc, #172]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034d2:	4928      	ldr	r1, [pc, #160]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034e2:	d10d      	bne.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	3304      	adds	r3, #4
 80034e8:	2102      	movs	r1, #2
 80034ea:	4618      	mov	r0, r3
 80034ec:	f000 f844 	bl	8003578 <RCCEx_PLLSAI1_Config>
 80034f0:	4603      	mov	r3, r0
 80034f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034f4:	7cfb      	ldrb	r3, [r7, #19]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d014      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80034fa:	7cfb      	ldrb	r3, [r7, #19]
 80034fc:	74bb      	strb	r3, [r7, #18]
 80034fe:	e011      	b.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003504:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003508:	d10c      	bne.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	3320      	adds	r3, #32
 800350e:	2102      	movs	r1, #2
 8003510:	4618      	mov	r0, r3
 8003512:	f000 f925 	bl	8003760 <RCCEx_PLLSAI2_Config>
 8003516:	4603      	mov	r3, r0
 8003518:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800351a:	7cfb      	ldrb	r3, [r7, #19]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003520:	7cfb      	ldrb	r3, [r7, #19]
 8003522:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d00a      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003530:	4b10      	ldr	r3, [pc, #64]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003536:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800353e:	490d      	ldr	r1, [pc, #52]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003540:	4313      	orrs	r3, r2
 8003542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00b      	beq.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003552:	4b08      	ldr	r3, [pc, #32]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003558:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003562:	4904      	ldr	r1, [pc, #16]	@ (8003574 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003564:	4313      	orrs	r3, r2
 8003566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800356a:	7cbb      	ldrb	r3, [r7, #18]
}
 800356c:	4618      	mov	r0, r3
 800356e:	3718      	adds	r7, #24
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40021000 	.word	0x40021000

08003578 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003582:	2300      	movs	r3, #0
 8003584:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003586:	4b75      	ldr	r3, [pc, #468]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	f003 0303 	and.w	r3, r3, #3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d018      	beq.n	80035c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003592:	4b72      	ldr	r3, [pc, #456]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	f003 0203 	and.w	r2, r3, #3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d10d      	bne.n	80035be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
       ||
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d009      	beq.n	80035be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80035aa:	4b6c      	ldr	r3, [pc, #432]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	091b      	lsrs	r3, r3, #4
 80035b0:	f003 0307 	and.w	r3, r3, #7
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
       ||
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d047      	beq.n	800364e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	73fb      	strb	r3, [r7, #15]
 80035c2:	e044      	b.n	800364e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2b03      	cmp	r3, #3
 80035ca:	d018      	beq.n	80035fe <RCCEx_PLLSAI1_Config+0x86>
 80035cc:	2b03      	cmp	r3, #3
 80035ce:	d825      	bhi.n	800361c <RCCEx_PLLSAI1_Config+0xa4>
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d002      	beq.n	80035da <RCCEx_PLLSAI1_Config+0x62>
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d009      	beq.n	80035ec <RCCEx_PLLSAI1_Config+0x74>
 80035d8:	e020      	b.n	800361c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035da:	4b60      	ldr	r3, [pc, #384]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d11d      	bne.n	8003622 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035ea:	e01a      	b.n	8003622 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035ec:	4b5b      	ldr	r3, [pc, #364]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d116      	bne.n	8003626 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035fc:	e013      	b.n	8003626 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035fe:	4b57      	ldr	r3, [pc, #348]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10f      	bne.n	800362a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800360a:	4b54      	ldr	r3, [pc, #336]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d109      	bne.n	800362a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800361a:	e006      	b.n	800362a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	73fb      	strb	r3, [r7, #15]
      break;
 8003620:	e004      	b.n	800362c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003622:	bf00      	nop
 8003624:	e002      	b.n	800362c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003626:	bf00      	nop
 8003628:	e000      	b.n	800362c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800362a:	bf00      	nop
    }

    if(status == HAL_OK)
 800362c:	7bfb      	ldrb	r3, [r7, #15]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d10d      	bne.n	800364e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003632:	4b4a      	ldr	r3, [pc, #296]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6819      	ldr	r1, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	3b01      	subs	r3, #1
 8003644:	011b      	lsls	r3, r3, #4
 8003646:	430b      	orrs	r3, r1
 8003648:	4944      	ldr	r1, [pc, #272]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 800364a:	4313      	orrs	r3, r2
 800364c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800364e:	7bfb      	ldrb	r3, [r7, #15]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d17d      	bne.n	8003750 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003654:	4b41      	ldr	r3, [pc, #260]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a40      	ldr	r2, [pc, #256]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 800365a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800365e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003660:	f7fd fc54 	bl	8000f0c <HAL_GetTick>
 8003664:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003666:	e009      	b.n	800367c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003668:	f7fd fc50 	bl	8000f0c <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d902      	bls.n	800367c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	73fb      	strb	r3, [r7, #15]
        break;
 800367a:	e005      	b.n	8003688 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800367c:	4b37      	ldr	r3, [pc, #220]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1ef      	bne.n	8003668 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003688:	7bfb      	ldrb	r3, [r7, #15]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d160      	bne.n	8003750 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d111      	bne.n	80036b8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003694:	4b31      	ldr	r3, [pc, #196]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800369c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6892      	ldr	r2, [r2, #8]
 80036a4:	0211      	lsls	r1, r2, #8
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	68d2      	ldr	r2, [r2, #12]
 80036aa:	0912      	lsrs	r2, r2, #4
 80036ac:	0452      	lsls	r2, r2, #17
 80036ae:	430a      	orrs	r2, r1
 80036b0:	492a      	ldr	r1, [pc, #168]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	610b      	str	r3, [r1, #16]
 80036b6:	e027      	b.n	8003708 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d112      	bne.n	80036e4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036be:	4b27      	ldr	r3, [pc, #156]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80036c6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	6892      	ldr	r2, [r2, #8]
 80036ce:	0211      	lsls	r1, r2, #8
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	6912      	ldr	r2, [r2, #16]
 80036d4:	0852      	lsrs	r2, r2, #1
 80036d6:	3a01      	subs	r2, #1
 80036d8:	0552      	lsls	r2, r2, #21
 80036da:	430a      	orrs	r2, r1
 80036dc:	491f      	ldr	r1, [pc, #124]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036de:	4313      	orrs	r3, r2
 80036e0:	610b      	str	r3, [r1, #16]
 80036e2:	e011      	b.n	8003708 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036e4:	4b1d      	ldr	r3, [pc, #116]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80036ec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	6892      	ldr	r2, [r2, #8]
 80036f4:	0211      	lsls	r1, r2, #8
 80036f6:	687a      	ldr	r2, [r7, #4]
 80036f8:	6952      	ldr	r2, [r2, #20]
 80036fa:	0852      	lsrs	r2, r2, #1
 80036fc:	3a01      	subs	r2, #1
 80036fe:	0652      	lsls	r2, r2, #25
 8003700:	430a      	orrs	r2, r1
 8003702:	4916      	ldr	r1, [pc, #88]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003704:	4313      	orrs	r3, r2
 8003706:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003708:	4b14      	ldr	r3, [pc, #80]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a13      	ldr	r2, [pc, #76]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 800370e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003712:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003714:	f7fd fbfa 	bl	8000f0c <HAL_GetTick>
 8003718:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800371a:	e009      	b.n	8003730 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800371c:	f7fd fbf6 	bl	8000f0c <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	2b02      	cmp	r3, #2
 8003728:	d902      	bls.n	8003730 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	73fb      	strb	r3, [r7, #15]
          break;
 800372e:	e005      	b.n	800373c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003730:	4b0a      	ldr	r3, [pc, #40]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d0ef      	beq.n	800371c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800373c:	7bfb      	ldrb	r3, [r7, #15]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d106      	bne.n	8003750 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003742:	4b06      	ldr	r3, [pc, #24]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003744:	691a      	ldr	r2, [r3, #16]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	4904      	ldr	r1, [pc, #16]	@ (800375c <RCCEx_PLLSAI1_Config+0x1e4>)
 800374c:	4313      	orrs	r3, r2
 800374e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003750:	7bfb      	ldrb	r3, [r7, #15]
}
 8003752:	4618      	mov	r0, r3
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	40021000 	.word	0x40021000

08003760 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800376e:	4b6a      	ldr	r3, [pc, #424]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	f003 0303 	and.w	r3, r3, #3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d018      	beq.n	80037ac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800377a:	4b67      	ldr	r3, [pc, #412]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	f003 0203 	and.w	r2, r3, #3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	429a      	cmp	r2, r3
 8003788:	d10d      	bne.n	80037a6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
       ||
 800378e:	2b00      	cmp	r3, #0
 8003790:	d009      	beq.n	80037a6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003792:	4b61      	ldr	r3, [pc, #388]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	091b      	lsrs	r3, r3, #4
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
       ||
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d047      	beq.n	8003836 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	73fb      	strb	r3, [r7, #15]
 80037aa:	e044      	b.n	8003836 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2b03      	cmp	r3, #3
 80037b2:	d018      	beq.n	80037e6 <RCCEx_PLLSAI2_Config+0x86>
 80037b4:	2b03      	cmp	r3, #3
 80037b6:	d825      	bhi.n	8003804 <RCCEx_PLLSAI2_Config+0xa4>
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d002      	beq.n	80037c2 <RCCEx_PLLSAI2_Config+0x62>
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d009      	beq.n	80037d4 <RCCEx_PLLSAI2_Config+0x74>
 80037c0:	e020      	b.n	8003804 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037c2:	4b55      	ldr	r3, [pc, #340]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d11d      	bne.n	800380a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037d2:	e01a      	b.n	800380a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037d4:	4b50      	ldr	r3, [pc, #320]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d116      	bne.n	800380e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037e4:	e013      	b.n	800380e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80037e6:	4b4c      	ldr	r3, [pc, #304]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10f      	bne.n	8003812 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80037f2:	4b49      	ldr	r3, [pc, #292]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d109      	bne.n	8003812 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003802:	e006      	b.n	8003812 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	73fb      	strb	r3, [r7, #15]
      break;
 8003808:	e004      	b.n	8003814 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800380a:	bf00      	nop
 800380c:	e002      	b.n	8003814 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800380e:	bf00      	nop
 8003810:	e000      	b.n	8003814 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003812:	bf00      	nop
    }

    if(status == HAL_OK)
 8003814:	7bfb      	ldrb	r3, [r7, #15]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d10d      	bne.n	8003836 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800381a:	4b3f      	ldr	r3, [pc, #252]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6819      	ldr	r1, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	3b01      	subs	r3, #1
 800382c:	011b      	lsls	r3, r3, #4
 800382e:	430b      	orrs	r3, r1
 8003830:	4939      	ldr	r1, [pc, #228]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003832:	4313      	orrs	r3, r2
 8003834:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003836:	7bfb      	ldrb	r3, [r7, #15]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d167      	bne.n	800390c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800383c:	4b36      	ldr	r3, [pc, #216]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a35      	ldr	r2, [pc, #212]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003842:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003846:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003848:	f7fd fb60 	bl	8000f0c <HAL_GetTick>
 800384c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800384e:	e009      	b.n	8003864 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003850:	f7fd fb5c 	bl	8000f0c <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d902      	bls.n	8003864 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	73fb      	strb	r3, [r7, #15]
        break;
 8003862:	e005      	b.n	8003870 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003864:	4b2c      	ldr	r3, [pc, #176]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1ef      	bne.n	8003850 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003870:	7bfb      	ldrb	r3, [r7, #15]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d14a      	bne.n	800390c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d111      	bne.n	80038a0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800387c:	4b26      	ldr	r3, [pc, #152]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003884:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	6892      	ldr	r2, [r2, #8]
 800388c:	0211      	lsls	r1, r2, #8
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	68d2      	ldr	r2, [r2, #12]
 8003892:	0912      	lsrs	r2, r2, #4
 8003894:	0452      	lsls	r2, r2, #17
 8003896:	430a      	orrs	r2, r1
 8003898:	491f      	ldr	r1, [pc, #124]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 800389a:	4313      	orrs	r3, r2
 800389c:	614b      	str	r3, [r1, #20]
 800389e:	e011      	b.n	80038c4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80038a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80038a8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6892      	ldr	r2, [r2, #8]
 80038b0:	0211      	lsls	r1, r2, #8
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	6912      	ldr	r2, [r2, #16]
 80038b6:	0852      	lsrs	r2, r2, #1
 80038b8:	3a01      	subs	r2, #1
 80038ba:	0652      	lsls	r2, r2, #25
 80038bc:	430a      	orrs	r2, r1
 80038be:	4916      	ldr	r1, [pc, #88]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80038c4:	4b14      	ldr	r3, [pc, #80]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a13      	ldr	r2, [pc, #76]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038d0:	f7fd fb1c 	bl	8000f0c <HAL_GetTick>
 80038d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80038d6:	e009      	b.n	80038ec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80038d8:	f7fd fb18 	bl	8000f0c <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d902      	bls.n	80038ec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	73fb      	strb	r3, [r7, #15]
          break;
 80038ea:	e005      	b.n	80038f8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80038ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d0ef      	beq.n	80038d8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80038f8:	7bfb      	ldrb	r3, [r7, #15]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d106      	bne.n	800390c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80038fe:	4b06      	ldr	r3, [pc, #24]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003900:	695a      	ldr	r2, [r3, #20]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	4904      	ldr	r1, [pc, #16]	@ (8003918 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003908:	4313      	orrs	r3, r2
 800390a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800390c:	7bfb      	ldrb	r3, [r7, #15]
}
 800390e:	4618      	mov	r0, r3
 8003910:	3710      	adds	r7, #16
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	40021000 	.word	0x40021000

0800391c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e040      	b.n	80039b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003932:	2b00      	cmp	r3, #0
 8003934:	d106      	bne.n	8003944 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f7fd f926 	bl	8000b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2224      	movs	r2, #36	@ 0x24
 8003948:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f022 0201 	bic.w	r2, r2, #1
 8003958:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395e:	2b00      	cmp	r3, #0
 8003960:	d002      	beq.n	8003968 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f000 fb6a 	bl	800403c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 f8af 	bl	8003acc <UART_SetConfig>
 800396e:	4603      	mov	r3, r0
 8003970:	2b01      	cmp	r3, #1
 8003972:	d101      	bne.n	8003978 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e01b      	b.n	80039b0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	685a      	ldr	r2, [r3, #4]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003986:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	689a      	ldr	r2, [r3, #8]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003996:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f042 0201 	orr.w	r2, r2, #1
 80039a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f000 fbe9 	bl	8004180 <UART_CheckIdleState>
 80039ae:	4603      	mov	r3, r0
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3708      	adds	r7, #8
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b08a      	sub	sp, #40	@ 0x28
 80039bc:	af02      	add	r7, sp, #8
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	603b      	str	r3, [r7, #0]
 80039c4:	4613      	mov	r3, r2
 80039c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039cc:	2b20      	cmp	r3, #32
 80039ce:	d177      	bne.n	8003ac0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d002      	beq.n	80039dc <HAL_UART_Transmit+0x24>
 80039d6:	88fb      	ldrh	r3, [r7, #6]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d101      	bne.n	80039e0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e070      	b.n	8003ac2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2221      	movs	r2, #33	@ 0x21
 80039ec:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039ee:	f7fd fa8d 	bl	8000f0c <HAL_GetTick>
 80039f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	88fa      	ldrh	r2, [r7, #6]
 80039f8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	88fa      	ldrh	r2, [r7, #6]
 8003a00:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a0c:	d108      	bne.n	8003a20 <HAL_UART_Transmit+0x68>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d104      	bne.n	8003a20 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003a16:	2300      	movs	r3, #0
 8003a18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	61bb      	str	r3, [r7, #24]
 8003a1e:	e003      	b.n	8003a28 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a24:	2300      	movs	r3, #0
 8003a26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a28:	e02f      	b.n	8003a8a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	9300      	str	r3, [sp, #0]
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	2200      	movs	r2, #0
 8003a32:	2180      	movs	r1, #128	@ 0x80
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f000 fc4b 	bl	80042d0 <UART_WaitOnFlagUntilTimeout>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d004      	beq.n	8003a4a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2220      	movs	r2, #32
 8003a44:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e03b      	b.n	8003ac2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10b      	bne.n	8003a68 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	881a      	ldrh	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a5c:	b292      	uxth	r2, r2
 8003a5e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	3302      	adds	r3, #2
 8003a64:	61bb      	str	r3, [r7, #24]
 8003a66:	e007      	b.n	8003a78 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	781a      	ldrb	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	3301      	adds	r3, #1
 8003a76:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1c9      	bne.n	8003a2a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	9300      	str	r3, [sp, #0]
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	2140      	movs	r1, #64	@ 0x40
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f000 fc15 	bl	80042d0 <UART_WaitOnFlagUntilTimeout>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d004      	beq.n	8003ab6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2220      	movs	r2, #32
 8003ab0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e005      	b.n	8003ac2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2220      	movs	r2, #32
 8003aba:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003abc:	2300      	movs	r3, #0
 8003abe:	e000      	b.n	8003ac2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003ac0:	2302      	movs	r3, #2
  }
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3720      	adds	r7, #32
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
	...

08003acc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003acc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ad0:	b08a      	sub	sp, #40	@ 0x28
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	431a      	orrs	r2, r3
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	4ba4      	ldr	r3, [pc, #656]	@ (8003d8c <UART_SetConfig+0x2c0>)
 8003afc:	4013      	ands	r3, r2
 8003afe:	68fa      	ldr	r2, [r7, #12]
 8003b00:	6812      	ldr	r2, [r2, #0]
 8003b02:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b04:	430b      	orrs	r3, r1
 8003b06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	68da      	ldr	r2, [r3, #12]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a99      	ldr	r2, [pc, #612]	@ (8003d90 <UART_SetConfig+0x2c4>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d004      	beq.n	8003b38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b34:	4313      	orrs	r3, r2
 8003b36:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a90      	ldr	r2, [pc, #576]	@ (8003d94 <UART_SetConfig+0x2c8>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d126      	bne.n	8003ba4 <UART_SetConfig+0xd8>
 8003b56:	4b90      	ldr	r3, [pc, #576]	@ (8003d98 <UART_SetConfig+0x2cc>)
 8003b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b5c:	f003 0303 	and.w	r3, r3, #3
 8003b60:	2b03      	cmp	r3, #3
 8003b62:	d81b      	bhi.n	8003b9c <UART_SetConfig+0xd0>
 8003b64:	a201      	add	r2, pc, #4	@ (adr r2, 8003b6c <UART_SetConfig+0xa0>)
 8003b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b6a:	bf00      	nop
 8003b6c:	08003b7d 	.word	0x08003b7d
 8003b70:	08003b8d 	.word	0x08003b8d
 8003b74:	08003b85 	.word	0x08003b85
 8003b78:	08003b95 	.word	0x08003b95
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b82:	e116      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003b84:	2302      	movs	r3, #2
 8003b86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b8a:	e112      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003b8c:	2304      	movs	r3, #4
 8003b8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b92:	e10e      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003b94:	2308      	movs	r3, #8
 8003b96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b9a:	e10a      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003b9c:	2310      	movs	r3, #16
 8003b9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ba2:	e106      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a7c      	ldr	r2, [pc, #496]	@ (8003d9c <UART_SetConfig+0x2d0>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d138      	bne.n	8003c20 <UART_SetConfig+0x154>
 8003bae:	4b7a      	ldr	r3, [pc, #488]	@ (8003d98 <UART_SetConfig+0x2cc>)
 8003bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bb4:	f003 030c 	and.w	r3, r3, #12
 8003bb8:	2b0c      	cmp	r3, #12
 8003bba:	d82d      	bhi.n	8003c18 <UART_SetConfig+0x14c>
 8003bbc:	a201      	add	r2, pc, #4	@ (adr r2, 8003bc4 <UART_SetConfig+0xf8>)
 8003bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc2:	bf00      	nop
 8003bc4:	08003bf9 	.word	0x08003bf9
 8003bc8:	08003c19 	.word	0x08003c19
 8003bcc:	08003c19 	.word	0x08003c19
 8003bd0:	08003c19 	.word	0x08003c19
 8003bd4:	08003c09 	.word	0x08003c09
 8003bd8:	08003c19 	.word	0x08003c19
 8003bdc:	08003c19 	.word	0x08003c19
 8003be0:	08003c19 	.word	0x08003c19
 8003be4:	08003c01 	.word	0x08003c01
 8003be8:	08003c19 	.word	0x08003c19
 8003bec:	08003c19 	.word	0x08003c19
 8003bf0:	08003c19 	.word	0x08003c19
 8003bf4:	08003c11 	.word	0x08003c11
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bfe:	e0d8      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003c00:	2302      	movs	r3, #2
 8003c02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c06:	e0d4      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003c08:	2304      	movs	r3, #4
 8003c0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c0e:	e0d0      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003c10:	2308      	movs	r3, #8
 8003c12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c16:	e0cc      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003c18:	2310      	movs	r3, #16
 8003c1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c1e:	e0c8      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a5e      	ldr	r2, [pc, #376]	@ (8003da0 <UART_SetConfig+0x2d4>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d125      	bne.n	8003c76 <UART_SetConfig+0x1aa>
 8003c2a:	4b5b      	ldr	r3, [pc, #364]	@ (8003d98 <UART_SetConfig+0x2cc>)
 8003c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c30:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c34:	2b30      	cmp	r3, #48	@ 0x30
 8003c36:	d016      	beq.n	8003c66 <UART_SetConfig+0x19a>
 8003c38:	2b30      	cmp	r3, #48	@ 0x30
 8003c3a:	d818      	bhi.n	8003c6e <UART_SetConfig+0x1a2>
 8003c3c:	2b20      	cmp	r3, #32
 8003c3e:	d00a      	beq.n	8003c56 <UART_SetConfig+0x18a>
 8003c40:	2b20      	cmp	r3, #32
 8003c42:	d814      	bhi.n	8003c6e <UART_SetConfig+0x1a2>
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d002      	beq.n	8003c4e <UART_SetConfig+0x182>
 8003c48:	2b10      	cmp	r3, #16
 8003c4a:	d008      	beq.n	8003c5e <UART_SetConfig+0x192>
 8003c4c:	e00f      	b.n	8003c6e <UART_SetConfig+0x1a2>
 8003c4e:	2300      	movs	r3, #0
 8003c50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c54:	e0ad      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003c56:	2302      	movs	r3, #2
 8003c58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c5c:	e0a9      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003c5e:	2304      	movs	r3, #4
 8003c60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c64:	e0a5      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003c66:	2308      	movs	r3, #8
 8003c68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c6c:	e0a1      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003c6e:	2310      	movs	r3, #16
 8003c70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c74:	e09d      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a4a      	ldr	r2, [pc, #296]	@ (8003da4 <UART_SetConfig+0x2d8>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d125      	bne.n	8003ccc <UART_SetConfig+0x200>
 8003c80:	4b45      	ldr	r3, [pc, #276]	@ (8003d98 <UART_SetConfig+0x2cc>)
 8003c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c86:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003c8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c8c:	d016      	beq.n	8003cbc <UART_SetConfig+0x1f0>
 8003c8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c90:	d818      	bhi.n	8003cc4 <UART_SetConfig+0x1f8>
 8003c92:	2b80      	cmp	r3, #128	@ 0x80
 8003c94:	d00a      	beq.n	8003cac <UART_SetConfig+0x1e0>
 8003c96:	2b80      	cmp	r3, #128	@ 0x80
 8003c98:	d814      	bhi.n	8003cc4 <UART_SetConfig+0x1f8>
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d002      	beq.n	8003ca4 <UART_SetConfig+0x1d8>
 8003c9e:	2b40      	cmp	r3, #64	@ 0x40
 8003ca0:	d008      	beq.n	8003cb4 <UART_SetConfig+0x1e8>
 8003ca2:	e00f      	b.n	8003cc4 <UART_SetConfig+0x1f8>
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003caa:	e082      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003cac:	2302      	movs	r3, #2
 8003cae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cb2:	e07e      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003cb4:	2304      	movs	r3, #4
 8003cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cba:	e07a      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003cbc:	2308      	movs	r3, #8
 8003cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cc2:	e076      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003cc4:	2310      	movs	r3, #16
 8003cc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cca:	e072      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a35      	ldr	r2, [pc, #212]	@ (8003da8 <UART_SetConfig+0x2dc>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d12a      	bne.n	8003d2c <UART_SetConfig+0x260>
 8003cd6:	4b30      	ldr	r3, [pc, #192]	@ (8003d98 <UART_SetConfig+0x2cc>)
 8003cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cdc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ce0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ce4:	d01a      	beq.n	8003d1c <UART_SetConfig+0x250>
 8003ce6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cea:	d81b      	bhi.n	8003d24 <UART_SetConfig+0x258>
 8003cec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cf0:	d00c      	beq.n	8003d0c <UART_SetConfig+0x240>
 8003cf2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cf6:	d815      	bhi.n	8003d24 <UART_SetConfig+0x258>
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d003      	beq.n	8003d04 <UART_SetConfig+0x238>
 8003cfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d00:	d008      	beq.n	8003d14 <UART_SetConfig+0x248>
 8003d02:	e00f      	b.n	8003d24 <UART_SetConfig+0x258>
 8003d04:	2300      	movs	r3, #0
 8003d06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d0a:	e052      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d12:	e04e      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003d14:	2304      	movs	r3, #4
 8003d16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d1a:	e04a      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003d1c:	2308      	movs	r3, #8
 8003d1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d22:	e046      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003d24:	2310      	movs	r3, #16
 8003d26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d2a:	e042      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a17      	ldr	r2, [pc, #92]	@ (8003d90 <UART_SetConfig+0x2c4>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d13a      	bne.n	8003dac <UART_SetConfig+0x2e0>
 8003d36:	4b18      	ldr	r3, [pc, #96]	@ (8003d98 <UART_SetConfig+0x2cc>)
 8003d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d3c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003d40:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d44:	d01a      	beq.n	8003d7c <UART_SetConfig+0x2b0>
 8003d46:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d4a:	d81b      	bhi.n	8003d84 <UART_SetConfig+0x2b8>
 8003d4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d50:	d00c      	beq.n	8003d6c <UART_SetConfig+0x2a0>
 8003d52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d56:	d815      	bhi.n	8003d84 <UART_SetConfig+0x2b8>
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d003      	beq.n	8003d64 <UART_SetConfig+0x298>
 8003d5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d60:	d008      	beq.n	8003d74 <UART_SetConfig+0x2a8>
 8003d62:	e00f      	b.n	8003d84 <UART_SetConfig+0x2b8>
 8003d64:	2300      	movs	r3, #0
 8003d66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d6a:	e022      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d72:	e01e      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003d74:	2304      	movs	r3, #4
 8003d76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d7a:	e01a      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003d7c:	2308      	movs	r3, #8
 8003d7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d82:	e016      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003d84:	2310      	movs	r3, #16
 8003d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d8a:	e012      	b.n	8003db2 <UART_SetConfig+0x2e6>
 8003d8c:	efff69f3 	.word	0xefff69f3
 8003d90:	40008000 	.word	0x40008000
 8003d94:	40013800 	.word	0x40013800
 8003d98:	40021000 	.word	0x40021000
 8003d9c:	40004400 	.word	0x40004400
 8003da0:	40004800 	.word	0x40004800
 8003da4:	40004c00 	.word	0x40004c00
 8003da8:	40005000 	.word	0x40005000
 8003dac:	2310      	movs	r3, #16
 8003dae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a9f      	ldr	r2, [pc, #636]	@ (8004034 <UART_SetConfig+0x568>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d17a      	bne.n	8003eb2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003dbc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003dc0:	2b08      	cmp	r3, #8
 8003dc2:	d824      	bhi.n	8003e0e <UART_SetConfig+0x342>
 8003dc4:	a201      	add	r2, pc, #4	@ (adr r2, 8003dcc <UART_SetConfig+0x300>)
 8003dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dca:	bf00      	nop
 8003dcc:	08003df1 	.word	0x08003df1
 8003dd0:	08003e0f 	.word	0x08003e0f
 8003dd4:	08003df9 	.word	0x08003df9
 8003dd8:	08003e0f 	.word	0x08003e0f
 8003ddc:	08003dff 	.word	0x08003dff
 8003de0:	08003e0f 	.word	0x08003e0f
 8003de4:	08003e0f 	.word	0x08003e0f
 8003de8:	08003e0f 	.word	0x08003e0f
 8003dec:	08003e07 	.word	0x08003e07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003df0:	f7ff f84c 	bl	8002e8c <HAL_RCC_GetPCLK1Freq>
 8003df4:	61f8      	str	r0, [r7, #28]
        break;
 8003df6:	e010      	b.n	8003e1a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003df8:	4b8f      	ldr	r3, [pc, #572]	@ (8004038 <UART_SetConfig+0x56c>)
 8003dfa:	61fb      	str	r3, [r7, #28]
        break;
 8003dfc:	e00d      	b.n	8003e1a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dfe:	f7fe ffad 	bl	8002d5c <HAL_RCC_GetSysClockFreq>
 8003e02:	61f8      	str	r0, [r7, #28]
        break;
 8003e04:	e009      	b.n	8003e1a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e0a:	61fb      	str	r3, [r7, #28]
        break;
 8003e0c:	e005      	b.n	8003e1a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003e18:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f000 80fb 	beq.w	8004018 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	685a      	ldr	r2, [r3, #4]
 8003e26:	4613      	mov	r3, r2
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	4413      	add	r3, r2
 8003e2c:	69fa      	ldr	r2, [r7, #28]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d305      	bcc.n	8003e3e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e38:	69fa      	ldr	r2, [r7, #28]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d903      	bls.n	8003e46 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003e44:	e0e8      	b.n	8004018 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	461c      	mov	r4, r3
 8003e4c:	4615      	mov	r5, r2
 8003e4e:	f04f 0200 	mov.w	r2, #0
 8003e52:	f04f 0300 	mov.w	r3, #0
 8003e56:	022b      	lsls	r3, r5, #8
 8003e58:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003e5c:	0222      	lsls	r2, r4, #8
 8003e5e:	68f9      	ldr	r1, [r7, #12]
 8003e60:	6849      	ldr	r1, [r1, #4]
 8003e62:	0849      	lsrs	r1, r1, #1
 8003e64:	2000      	movs	r0, #0
 8003e66:	4688      	mov	r8, r1
 8003e68:	4681      	mov	r9, r0
 8003e6a:	eb12 0a08 	adds.w	sl, r2, r8
 8003e6e:	eb43 0b09 	adc.w	fp, r3, r9
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	603b      	str	r3, [r7, #0]
 8003e7a:	607a      	str	r2, [r7, #4]
 8003e7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e80:	4650      	mov	r0, sl
 8003e82:	4659      	mov	r1, fp
 8003e84:	f7fc f9f4 	bl	8000270 <__aeabi_uldivmod>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e96:	d308      	bcc.n	8003eaa <UART_SetConfig+0x3de>
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e9e:	d204      	bcs.n	8003eaa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	60da      	str	r2, [r3, #12]
 8003ea8:	e0b6      	b.n	8004018 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003eb0:	e0b2      	b.n	8004018 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	69db      	ldr	r3, [r3, #28]
 8003eb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eba:	d15e      	bne.n	8003f7a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003ebc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d828      	bhi.n	8003f16 <UART_SetConfig+0x44a>
 8003ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8003ecc <UART_SetConfig+0x400>)
 8003ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eca:	bf00      	nop
 8003ecc:	08003ef1 	.word	0x08003ef1
 8003ed0:	08003ef9 	.word	0x08003ef9
 8003ed4:	08003f01 	.word	0x08003f01
 8003ed8:	08003f17 	.word	0x08003f17
 8003edc:	08003f07 	.word	0x08003f07
 8003ee0:	08003f17 	.word	0x08003f17
 8003ee4:	08003f17 	.word	0x08003f17
 8003ee8:	08003f17 	.word	0x08003f17
 8003eec:	08003f0f 	.word	0x08003f0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ef0:	f7fe ffcc 	bl	8002e8c <HAL_RCC_GetPCLK1Freq>
 8003ef4:	61f8      	str	r0, [r7, #28]
        break;
 8003ef6:	e014      	b.n	8003f22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ef8:	f7fe ffde 	bl	8002eb8 <HAL_RCC_GetPCLK2Freq>
 8003efc:	61f8      	str	r0, [r7, #28]
        break;
 8003efe:	e010      	b.n	8003f22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f00:	4b4d      	ldr	r3, [pc, #308]	@ (8004038 <UART_SetConfig+0x56c>)
 8003f02:	61fb      	str	r3, [r7, #28]
        break;
 8003f04:	e00d      	b.n	8003f22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f06:	f7fe ff29 	bl	8002d5c <HAL_RCC_GetSysClockFreq>
 8003f0a:	61f8      	str	r0, [r7, #28]
        break;
 8003f0c:	e009      	b.n	8003f22 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f12:	61fb      	str	r3, [r7, #28]
        break;
 8003f14:	e005      	b.n	8003f22 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003f16:	2300      	movs	r3, #0
 8003f18:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003f20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d077      	beq.n	8004018 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	005a      	lsls	r2, r3, #1
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	085b      	lsrs	r3, r3, #1
 8003f32:	441a      	add	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f3c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	2b0f      	cmp	r3, #15
 8003f42:	d916      	bls.n	8003f72 <UART_SetConfig+0x4a6>
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f4a:	d212      	bcs.n	8003f72 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	f023 030f 	bic.w	r3, r3, #15
 8003f54:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	085b      	lsrs	r3, r3, #1
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	f003 0307 	and.w	r3, r3, #7
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	8afb      	ldrh	r3, [r7, #22]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	8afa      	ldrh	r2, [r7, #22]
 8003f6e:	60da      	str	r2, [r3, #12]
 8003f70:	e052      	b.n	8004018 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003f78:	e04e      	b.n	8004018 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f7a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003f7e:	2b08      	cmp	r3, #8
 8003f80:	d827      	bhi.n	8003fd2 <UART_SetConfig+0x506>
 8003f82:	a201      	add	r2, pc, #4	@ (adr r2, 8003f88 <UART_SetConfig+0x4bc>)
 8003f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f88:	08003fad 	.word	0x08003fad
 8003f8c:	08003fb5 	.word	0x08003fb5
 8003f90:	08003fbd 	.word	0x08003fbd
 8003f94:	08003fd3 	.word	0x08003fd3
 8003f98:	08003fc3 	.word	0x08003fc3
 8003f9c:	08003fd3 	.word	0x08003fd3
 8003fa0:	08003fd3 	.word	0x08003fd3
 8003fa4:	08003fd3 	.word	0x08003fd3
 8003fa8:	08003fcb 	.word	0x08003fcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fac:	f7fe ff6e 	bl	8002e8c <HAL_RCC_GetPCLK1Freq>
 8003fb0:	61f8      	str	r0, [r7, #28]
        break;
 8003fb2:	e014      	b.n	8003fde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fb4:	f7fe ff80 	bl	8002eb8 <HAL_RCC_GetPCLK2Freq>
 8003fb8:	61f8      	str	r0, [r7, #28]
        break;
 8003fba:	e010      	b.n	8003fde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fbc:	4b1e      	ldr	r3, [pc, #120]	@ (8004038 <UART_SetConfig+0x56c>)
 8003fbe:	61fb      	str	r3, [r7, #28]
        break;
 8003fc0:	e00d      	b.n	8003fde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fc2:	f7fe fecb 	bl	8002d5c <HAL_RCC_GetSysClockFreq>
 8003fc6:	61f8      	str	r0, [r7, #28]
        break;
 8003fc8:	e009      	b.n	8003fde <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fce:	61fb      	str	r3, [r7, #28]
        break;
 8003fd0:	e005      	b.n	8003fde <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003fdc:	bf00      	nop
    }

    if (pclk != 0U)
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d019      	beq.n	8004018 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	085a      	lsrs	r2, r3, #1
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	441a      	add	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ff6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	2b0f      	cmp	r3, #15
 8003ffc:	d909      	bls.n	8004012 <UART_SetConfig+0x546>
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004004:	d205      	bcs.n	8004012 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	b29a      	uxth	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	60da      	str	r2, [r3, #12]
 8004010:	e002      	b.n	8004018 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2200      	movs	r2, #0
 8004022:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004024:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004028:	4618      	mov	r0, r3
 800402a:	3728      	adds	r7, #40	@ 0x28
 800402c:	46bd      	mov	sp, r7
 800402e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004032:	bf00      	nop
 8004034:	40008000 	.word	0x40008000
 8004038:	00f42400 	.word	0x00f42400

0800403c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004048:	f003 0308 	and.w	r3, r3, #8
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00a      	beq.n	8004066 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	430a      	orrs	r2, r1
 8004064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d00a      	beq.n	8004088 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	430a      	orrs	r2, r1
 8004086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00a      	beq.n	80040aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	430a      	orrs	r2, r1
 80040a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ae:	f003 0304 	and.w	r3, r3, #4
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00a      	beq.n	80040cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	430a      	orrs	r2, r1
 80040ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d0:	f003 0310 	and.w	r3, r3, #16
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00a      	beq.n	80040ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	430a      	orrs	r2, r1
 80040ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f2:	f003 0320 	and.w	r3, r3, #32
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00a      	beq.n	8004110 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	430a      	orrs	r2, r1
 800410e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004118:	2b00      	cmp	r3, #0
 800411a:	d01a      	beq.n	8004152 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	430a      	orrs	r2, r1
 8004130:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004136:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800413a:	d10a      	bne.n	8004152 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	430a      	orrs	r2, r1
 8004150:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00a      	beq.n	8004174 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	430a      	orrs	r2, r1
 8004172:	605a      	str	r2, [r3, #4]
  }
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b098      	sub	sp, #96	@ 0x60
 8004184:	af02      	add	r7, sp, #8
 8004186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004190:	f7fc febc 	bl	8000f0c <HAL_GetTick>
 8004194:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0308 	and.w	r3, r3, #8
 80041a0:	2b08      	cmp	r3, #8
 80041a2:	d12e      	bne.n	8004202 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041a8:	9300      	str	r3, [sp, #0]
 80041aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041ac:	2200      	movs	r2, #0
 80041ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f88c 	bl	80042d0 <UART_WaitOnFlagUntilTimeout>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d021      	beq.n	8004202 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c6:	e853 3f00 	ldrex	r3, [r3]
 80041ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	461a      	mov	r2, r3
 80041da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80041de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041e4:	e841 2300 	strex	r3, r2, [r1]
 80041e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d1e6      	bne.n	80041be <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2220      	movs	r2, #32
 80041f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e062      	b.n	80042c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0304 	and.w	r3, r3, #4
 800420c:	2b04      	cmp	r3, #4
 800420e:	d149      	bne.n	80042a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004210:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004214:	9300      	str	r3, [sp, #0]
 8004216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004218:	2200      	movs	r2, #0
 800421a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f856 	bl	80042d0 <UART_WaitOnFlagUntilTimeout>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d03c      	beq.n	80042a4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004232:	e853 3f00 	ldrex	r3, [r3]
 8004236:	623b      	str	r3, [r7, #32]
   return(result);
 8004238:	6a3b      	ldr	r3, [r7, #32]
 800423a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800423e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	461a      	mov	r2, r3
 8004246:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004248:	633b      	str	r3, [r7, #48]	@ 0x30
 800424a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800424e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004250:	e841 2300 	strex	r3, r2, [r1]
 8004254:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1e6      	bne.n	800422a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	3308      	adds	r3, #8
 8004262:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	e853 3f00 	ldrex	r3, [r3]
 800426a:	60fb      	str	r3, [r7, #12]
   return(result);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f023 0301 	bic.w	r3, r3, #1
 8004272:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	3308      	adds	r3, #8
 800427a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800427c:	61fa      	str	r2, [r7, #28]
 800427e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004280:	69b9      	ldr	r1, [r7, #24]
 8004282:	69fa      	ldr	r2, [r7, #28]
 8004284:	e841 2300 	strex	r3, r2, [r1]
 8004288:	617b      	str	r3, [r7, #20]
   return(result);
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1e5      	bne.n	800425c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2220      	movs	r2, #32
 8004294:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e011      	b.n	80042c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2220      	movs	r2, #32
 80042a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2220      	movs	r2, #32
 80042ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3758      	adds	r7, #88	@ 0x58
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	603b      	str	r3, [r7, #0]
 80042dc:	4613      	mov	r3, r2
 80042de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042e0:	e04f      	b.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e8:	d04b      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ea:	f7fc fe0f 	bl	8000f0c <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d302      	bcc.n	8004300 <UART_WaitOnFlagUntilTimeout+0x30>
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e04e      	b.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0304 	and.w	r3, r3, #4
 800430e:	2b00      	cmp	r3, #0
 8004310:	d037      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	2b80      	cmp	r3, #128	@ 0x80
 8004316:	d034      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	2b40      	cmp	r3, #64	@ 0x40
 800431c:	d031      	beq.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	69db      	ldr	r3, [r3, #28]
 8004324:	f003 0308 	and.w	r3, r3, #8
 8004328:	2b08      	cmp	r3, #8
 800432a:	d110      	bne.n	800434e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2208      	movs	r2, #8
 8004332:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 f838 	bl	80043aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2208      	movs	r2, #8
 800433e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e029      	b.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	69db      	ldr	r3, [r3, #28]
 8004354:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004358:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800435c:	d111      	bne.n	8004382 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004366:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 f81e 	bl	80043aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2220      	movs	r2, #32
 8004372:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e00f      	b.n	80043a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	69da      	ldr	r2, [r3, #28]
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	4013      	ands	r3, r2
 800438c:	68ba      	ldr	r2, [r7, #8]
 800438e:	429a      	cmp	r2, r3
 8004390:	bf0c      	ite	eq
 8004392:	2301      	moveq	r3, #1
 8004394:	2300      	movne	r3, #0
 8004396:	b2db      	uxtb	r3, r3
 8004398:	461a      	mov	r2, r3
 800439a:	79fb      	ldrb	r3, [r7, #7]
 800439c:	429a      	cmp	r2, r3
 800439e:	d0a0      	beq.n	80042e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043aa:	b480      	push	{r7}
 80043ac:	b095      	sub	sp, #84	@ 0x54
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043ba:	e853 3f00 	ldrex	r3, [r3]
 80043be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80043d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043d8:	e841 2300 	strex	r3, r2, [r1]
 80043dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1e6      	bne.n	80043b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	3308      	adds	r3, #8
 80043ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ec:	6a3b      	ldr	r3, [r7, #32]
 80043ee:	e853 3f00 	ldrex	r3, [r3]
 80043f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80043f4:	69fb      	ldr	r3, [r7, #28]
 80043f6:	f023 0301 	bic.w	r3, r3, #1
 80043fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	3308      	adds	r3, #8
 8004402:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004404:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004406:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004408:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800440a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800440c:	e841 2300 	strex	r3, r2, [r1]
 8004410:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1e5      	bne.n	80043e4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800441c:	2b01      	cmp	r3, #1
 800441e:	d118      	bne.n	8004452 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	e853 3f00 	ldrex	r3, [r3]
 800442c:	60bb      	str	r3, [r7, #8]
   return(result);
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	f023 0310 	bic.w	r3, r3, #16
 8004434:	647b      	str	r3, [r7, #68]	@ 0x44
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	461a      	mov	r2, r3
 800443c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800443e:	61bb      	str	r3, [r7, #24]
 8004440:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004442:	6979      	ldr	r1, [r7, #20]
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	e841 2300 	strex	r3, r2, [r1]
 800444a:	613b      	str	r3, [r7, #16]
   return(result);
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1e6      	bne.n	8004420 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2220      	movs	r2, #32
 8004456:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004466:	bf00      	nop
 8004468:	3754      	adds	r7, #84	@ 0x54
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
	...

08004474 <std>:
 8004474:	2300      	movs	r3, #0
 8004476:	b510      	push	{r4, lr}
 8004478:	4604      	mov	r4, r0
 800447a:	e9c0 3300 	strd	r3, r3, [r0]
 800447e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004482:	6083      	str	r3, [r0, #8]
 8004484:	8181      	strh	r1, [r0, #12]
 8004486:	6643      	str	r3, [r0, #100]	@ 0x64
 8004488:	81c2      	strh	r2, [r0, #14]
 800448a:	6183      	str	r3, [r0, #24]
 800448c:	4619      	mov	r1, r3
 800448e:	2208      	movs	r2, #8
 8004490:	305c      	adds	r0, #92	@ 0x5c
 8004492:	f000 f9f9 	bl	8004888 <memset>
 8004496:	4b0d      	ldr	r3, [pc, #52]	@ (80044cc <std+0x58>)
 8004498:	6263      	str	r3, [r4, #36]	@ 0x24
 800449a:	4b0d      	ldr	r3, [pc, #52]	@ (80044d0 <std+0x5c>)
 800449c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800449e:	4b0d      	ldr	r3, [pc, #52]	@ (80044d4 <std+0x60>)
 80044a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80044a2:	4b0d      	ldr	r3, [pc, #52]	@ (80044d8 <std+0x64>)
 80044a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80044a6:	4b0d      	ldr	r3, [pc, #52]	@ (80044dc <std+0x68>)
 80044a8:	6224      	str	r4, [r4, #32]
 80044aa:	429c      	cmp	r4, r3
 80044ac:	d006      	beq.n	80044bc <std+0x48>
 80044ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80044b2:	4294      	cmp	r4, r2
 80044b4:	d002      	beq.n	80044bc <std+0x48>
 80044b6:	33d0      	adds	r3, #208	@ 0xd0
 80044b8:	429c      	cmp	r4, r3
 80044ba:	d105      	bne.n	80044c8 <std+0x54>
 80044bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80044c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044c4:	f000 ba58 	b.w	8004978 <__retarget_lock_init_recursive>
 80044c8:	bd10      	pop	{r4, pc}
 80044ca:	bf00      	nop
 80044cc:	080046d9 	.word	0x080046d9
 80044d0:	080046fb 	.word	0x080046fb
 80044d4:	08004733 	.word	0x08004733
 80044d8:	08004757 	.word	0x08004757
 80044dc:	20000168 	.word	0x20000168

080044e0 <stdio_exit_handler>:
 80044e0:	4a02      	ldr	r2, [pc, #8]	@ (80044ec <stdio_exit_handler+0xc>)
 80044e2:	4903      	ldr	r1, [pc, #12]	@ (80044f0 <stdio_exit_handler+0x10>)
 80044e4:	4803      	ldr	r0, [pc, #12]	@ (80044f4 <stdio_exit_handler+0x14>)
 80044e6:	f000 b869 	b.w	80045bc <_fwalk_sglue>
 80044ea:	bf00      	nop
 80044ec:	2000000c 	.word	0x2000000c
 80044f0:	08005215 	.word	0x08005215
 80044f4:	2000001c 	.word	0x2000001c

080044f8 <cleanup_stdio>:
 80044f8:	6841      	ldr	r1, [r0, #4]
 80044fa:	4b0c      	ldr	r3, [pc, #48]	@ (800452c <cleanup_stdio+0x34>)
 80044fc:	4299      	cmp	r1, r3
 80044fe:	b510      	push	{r4, lr}
 8004500:	4604      	mov	r4, r0
 8004502:	d001      	beq.n	8004508 <cleanup_stdio+0x10>
 8004504:	f000 fe86 	bl	8005214 <_fflush_r>
 8004508:	68a1      	ldr	r1, [r4, #8]
 800450a:	4b09      	ldr	r3, [pc, #36]	@ (8004530 <cleanup_stdio+0x38>)
 800450c:	4299      	cmp	r1, r3
 800450e:	d002      	beq.n	8004516 <cleanup_stdio+0x1e>
 8004510:	4620      	mov	r0, r4
 8004512:	f000 fe7f 	bl	8005214 <_fflush_r>
 8004516:	68e1      	ldr	r1, [r4, #12]
 8004518:	4b06      	ldr	r3, [pc, #24]	@ (8004534 <cleanup_stdio+0x3c>)
 800451a:	4299      	cmp	r1, r3
 800451c:	d004      	beq.n	8004528 <cleanup_stdio+0x30>
 800451e:	4620      	mov	r0, r4
 8004520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004524:	f000 be76 	b.w	8005214 <_fflush_r>
 8004528:	bd10      	pop	{r4, pc}
 800452a:	bf00      	nop
 800452c:	20000168 	.word	0x20000168
 8004530:	200001d0 	.word	0x200001d0
 8004534:	20000238 	.word	0x20000238

08004538 <global_stdio_init.part.0>:
 8004538:	b510      	push	{r4, lr}
 800453a:	4b0b      	ldr	r3, [pc, #44]	@ (8004568 <global_stdio_init.part.0+0x30>)
 800453c:	4c0b      	ldr	r4, [pc, #44]	@ (800456c <global_stdio_init.part.0+0x34>)
 800453e:	4a0c      	ldr	r2, [pc, #48]	@ (8004570 <global_stdio_init.part.0+0x38>)
 8004540:	601a      	str	r2, [r3, #0]
 8004542:	4620      	mov	r0, r4
 8004544:	2200      	movs	r2, #0
 8004546:	2104      	movs	r1, #4
 8004548:	f7ff ff94 	bl	8004474 <std>
 800454c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004550:	2201      	movs	r2, #1
 8004552:	2109      	movs	r1, #9
 8004554:	f7ff ff8e 	bl	8004474 <std>
 8004558:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800455c:	2202      	movs	r2, #2
 800455e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004562:	2112      	movs	r1, #18
 8004564:	f7ff bf86 	b.w	8004474 <std>
 8004568:	200002a0 	.word	0x200002a0
 800456c:	20000168 	.word	0x20000168
 8004570:	080044e1 	.word	0x080044e1

08004574 <__sfp_lock_acquire>:
 8004574:	4801      	ldr	r0, [pc, #4]	@ (800457c <__sfp_lock_acquire+0x8>)
 8004576:	f000 ba00 	b.w	800497a <__retarget_lock_acquire_recursive>
 800457a:	bf00      	nop
 800457c:	200002a9 	.word	0x200002a9

08004580 <__sfp_lock_release>:
 8004580:	4801      	ldr	r0, [pc, #4]	@ (8004588 <__sfp_lock_release+0x8>)
 8004582:	f000 b9fb 	b.w	800497c <__retarget_lock_release_recursive>
 8004586:	bf00      	nop
 8004588:	200002a9 	.word	0x200002a9

0800458c <__sinit>:
 800458c:	b510      	push	{r4, lr}
 800458e:	4604      	mov	r4, r0
 8004590:	f7ff fff0 	bl	8004574 <__sfp_lock_acquire>
 8004594:	6a23      	ldr	r3, [r4, #32]
 8004596:	b11b      	cbz	r3, 80045a0 <__sinit+0x14>
 8004598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800459c:	f7ff bff0 	b.w	8004580 <__sfp_lock_release>
 80045a0:	4b04      	ldr	r3, [pc, #16]	@ (80045b4 <__sinit+0x28>)
 80045a2:	6223      	str	r3, [r4, #32]
 80045a4:	4b04      	ldr	r3, [pc, #16]	@ (80045b8 <__sinit+0x2c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1f5      	bne.n	8004598 <__sinit+0xc>
 80045ac:	f7ff ffc4 	bl	8004538 <global_stdio_init.part.0>
 80045b0:	e7f2      	b.n	8004598 <__sinit+0xc>
 80045b2:	bf00      	nop
 80045b4:	080044f9 	.word	0x080044f9
 80045b8:	200002a0 	.word	0x200002a0

080045bc <_fwalk_sglue>:
 80045bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045c0:	4607      	mov	r7, r0
 80045c2:	4688      	mov	r8, r1
 80045c4:	4614      	mov	r4, r2
 80045c6:	2600      	movs	r6, #0
 80045c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80045cc:	f1b9 0901 	subs.w	r9, r9, #1
 80045d0:	d505      	bpl.n	80045de <_fwalk_sglue+0x22>
 80045d2:	6824      	ldr	r4, [r4, #0]
 80045d4:	2c00      	cmp	r4, #0
 80045d6:	d1f7      	bne.n	80045c8 <_fwalk_sglue+0xc>
 80045d8:	4630      	mov	r0, r6
 80045da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045de:	89ab      	ldrh	r3, [r5, #12]
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d907      	bls.n	80045f4 <_fwalk_sglue+0x38>
 80045e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80045e8:	3301      	adds	r3, #1
 80045ea:	d003      	beq.n	80045f4 <_fwalk_sglue+0x38>
 80045ec:	4629      	mov	r1, r5
 80045ee:	4638      	mov	r0, r7
 80045f0:	47c0      	blx	r8
 80045f2:	4306      	orrs	r6, r0
 80045f4:	3568      	adds	r5, #104	@ 0x68
 80045f6:	e7e9      	b.n	80045cc <_fwalk_sglue+0x10>

080045f8 <iprintf>:
 80045f8:	b40f      	push	{r0, r1, r2, r3}
 80045fa:	b507      	push	{r0, r1, r2, lr}
 80045fc:	4906      	ldr	r1, [pc, #24]	@ (8004618 <iprintf+0x20>)
 80045fe:	ab04      	add	r3, sp, #16
 8004600:	6808      	ldr	r0, [r1, #0]
 8004602:	f853 2b04 	ldr.w	r2, [r3], #4
 8004606:	6881      	ldr	r1, [r0, #8]
 8004608:	9301      	str	r3, [sp, #4]
 800460a:	f000 fadb 	bl	8004bc4 <_vfiprintf_r>
 800460e:	b003      	add	sp, #12
 8004610:	f85d eb04 	ldr.w	lr, [sp], #4
 8004614:	b004      	add	sp, #16
 8004616:	4770      	bx	lr
 8004618:	20000018 	.word	0x20000018

0800461c <_puts_r>:
 800461c:	6a03      	ldr	r3, [r0, #32]
 800461e:	b570      	push	{r4, r5, r6, lr}
 8004620:	6884      	ldr	r4, [r0, #8]
 8004622:	4605      	mov	r5, r0
 8004624:	460e      	mov	r6, r1
 8004626:	b90b      	cbnz	r3, 800462c <_puts_r+0x10>
 8004628:	f7ff ffb0 	bl	800458c <__sinit>
 800462c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800462e:	07db      	lsls	r3, r3, #31
 8004630:	d405      	bmi.n	800463e <_puts_r+0x22>
 8004632:	89a3      	ldrh	r3, [r4, #12]
 8004634:	0598      	lsls	r0, r3, #22
 8004636:	d402      	bmi.n	800463e <_puts_r+0x22>
 8004638:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800463a:	f000 f99e 	bl	800497a <__retarget_lock_acquire_recursive>
 800463e:	89a3      	ldrh	r3, [r4, #12]
 8004640:	0719      	lsls	r1, r3, #28
 8004642:	d502      	bpl.n	800464a <_puts_r+0x2e>
 8004644:	6923      	ldr	r3, [r4, #16]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d135      	bne.n	80046b6 <_puts_r+0x9a>
 800464a:	4621      	mov	r1, r4
 800464c:	4628      	mov	r0, r5
 800464e:	f000 f8c5 	bl	80047dc <__swsetup_r>
 8004652:	b380      	cbz	r0, 80046b6 <_puts_r+0x9a>
 8004654:	f04f 35ff 	mov.w	r5, #4294967295
 8004658:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800465a:	07da      	lsls	r2, r3, #31
 800465c:	d405      	bmi.n	800466a <_puts_r+0x4e>
 800465e:	89a3      	ldrh	r3, [r4, #12]
 8004660:	059b      	lsls	r3, r3, #22
 8004662:	d402      	bmi.n	800466a <_puts_r+0x4e>
 8004664:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004666:	f000 f989 	bl	800497c <__retarget_lock_release_recursive>
 800466a:	4628      	mov	r0, r5
 800466c:	bd70      	pop	{r4, r5, r6, pc}
 800466e:	2b00      	cmp	r3, #0
 8004670:	da04      	bge.n	800467c <_puts_r+0x60>
 8004672:	69a2      	ldr	r2, [r4, #24]
 8004674:	429a      	cmp	r2, r3
 8004676:	dc17      	bgt.n	80046a8 <_puts_r+0x8c>
 8004678:	290a      	cmp	r1, #10
 800467a:	d015      	beq.n	80046a8 <_puts_r+0x8c>
 800467c:	6823      	ldr	r3, [r4, #0]
 800467e:	1c5a      	adds	r2, r3, #1
 8004680:	6022      	str	r2, [r4, #0]
 8004682:	7019      	strb	r1, [r3, #0]
 8004684:	68a3      	ldr	r3, [r4, #8]
 8004686:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800468a:	3b01      	subs	r3, #1
 800468c:	60a3      	str	r3, [r4, #8]
 800468e:	2900      	cmp	r1, #0
 8004690:	d1ed      	bne.n	800466e <_puts_r+0x52>
 8004692:	2b00      	cmp	r3, #0
 8004694:	da11      	bge.n	80046ba <_puts_r+0x9e>
 8004696:	4622      	mov	r2, r4
 8004698:	210a      	movs	r1, #10
 800469a:	4628      	mov	r0, r5
 800469c:	f000 f85f 	bl	800475e <__swbuf_r>
 80046a0:	3001      	adds	r0, #1
 80046a2:	d0d7      	beq.n	8004654 <_puts_r+0x38>
 80046a4:	250a      	movs	r5, #10
 80046a6:	e7d7      	b.n	8004658 <_puts_r+0x3c>
 80046a8:	4622      	mov	r2, r4
 80046aa:	4628      	mov	r0, r5
 80046ac:	f000 f857 	bl	800475e <__swbuf_r>
 80046b0:	3001      	adds	r0, #1
 80046b2:	d1e7      	bne.n	8004684 <_puts_r+0x68>
 80046b4:	e7ce      	b.n	8004654 <_puts_r+0x38>
 80046b6:	3e01      	subs	r6, #1
 80046b8:	e7e4      	b.n	8004684 <_puts_r+0x68>
 80046ba:	6823      	ldr	r3, [r4, #0]
 80046bc:	1c5a      	adds	r2, r3, #1
 80046be:	6022      	str	r2, [r4, #0]
 80046c0:	220a      	movs	r2, #10
 80046c2:	701a      	strb	r2, [r3, #0]
 80046c4:	e7ee      	b.n	80046a4 <_puts_r+0x88>
	...

080046c8 <puts>:
 80046c8:	4b02      	ldr	r3, [pc, #8]	@ (80046d4 <puts+0xc>)
 80046ca:	4601      	mov	r1, r0
 80046cc:	6818      	ldr	r0, [r3, #0]
 80046ce:	f7ff bfa5 	b.w	800461c <_puts_r>
 80046d2:	bf00      	nop
 80046d4:	20000018 	.word	0x20000018

080046d8 <__sread>:
 80046d8:	b510      	push	{r4, lr}
 80046da:	460c      	mov	r4, r1
 80046dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046e0:	f000 f8fc 	bl	80048dc <_read_r>
 80046e4:	2800      	cmp	r0, #0
 80046e6:	bfab      	itete	ge
 80046e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80046ea:	89a3      	ldrhlt	r3, [r4, #12]
 80046ec:	181b      	addge	r3, r3, r0
 80046ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80046f2:	bfac      	ite	ge
 80046f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80046f6:	81a3      	strhlt	r3, [r4, #12]
 80046f8:	bd10      	pop	{r4, pc}

080046fa <__swrite>:
 80046fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046fe:	461f      	mov	r7, r3
 8004700:	898b      	ldrh	r3, [r1, #12]
 8004702:	05db      	lsls	r3, r3, #23
 8004704:	4605      	mov	r5, r0
 8004706:	460c      	mov	r4, r1
 8004708:	4616      	mov	r6, r2
 800470a:	d505      	bpl.n	8004718 <__swrite+0x1e>
 800470c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004710:	2302      	movs	r3, #2
 8004712:	2200      	movs	r2, #0
 8004714:	f000 f8d0 	bl	80048b8 <_lseek_r>
 8004718:	89a3      	ldrh	r3, [r4, #12]
 800471a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800471e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004722:	81a3      	strh	r3, [r4, #12]
 8004724:	4632      	mov	r2, r6
 8004726:	463b      	mov	r3, r7
 8004728:	4628      	mov	r0, r5
 800472a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800472e:	f000 b8e7 	b.w	8004900 <_write_r>

08004732 <__sseek>:
 8004732:	b510      	push	{r4, lr}
 8004734:	460c      	mov	r4, r1
 8004736:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800473a:	f000 f8bd 	bl	80048b8 <_lseek_r>
 800473e:	1c43      	adds	r3, r0, #1
 8004740:	89a3      	ldrh	r3, [r4, #12]
 8004742:	bf15      	itete	ne
 8004744:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004746:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800474a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800474e:	81a3      	strheq	r3, [r4, #12]
 8004750:	bf18      	it	ne
 8004752:	81a3      	strhne	r3, [r4, #12]
 8004754:	bd10      	pop	{r4, pc}

08004756 <__sclose>:
 8004756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800475a:	f000 b89d 	b.w	8004898 <_close_r>

0800475e <__swbuf_r>:
 800475e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004760:	460e      	mov	r6, r1
 8004762:	4614      	mov	r4, r2
 8004764:	4605      	mov	r5, r0
 8004766:	b118      	cbz	r0, 8004770 <__swbuf_r+0x12>
 8004768:	6a03      	ldr	r3, [r0, #32]
 800476a:	b90b      	cbnz	r3, 8004770 <__swbuf_r+0x12>
 800476c:	f7ff ff0e 	bl	800458c <__sinit>
 8004770:	69a3      	ldr	r3, [r4, #24]
 8004772:	60a3      	str	r3, [r4, #8]
 8004774:	89a3      	ldrh	r3, [r4, #12]
 8004776:	071a      	lsls	r2, r3, #28
 8004778:	d501      	bpl.n	800477e <__swbuf_r+0x20>
 800477a:	6923      	ldr	r3, [r4, #16]
 800477c:	b943      	cbnz	r3, 8004790 <__swbuf_r+0x32>
 800477e:	4621      	mov	r1, r4
 8004780:	4628      	mov	r0, r5
 8004782:	f000 f82b 	bl	80047dc <__swsetup_r>
 8004786:	b118      	cbz	r0, 8004790 <__swbuf_r+0x32>
 8004788:	f04f 37ff 	mov.w	r7, #4294967295
 800478c:	4638      	mov	r0, r7
 800478e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004790:	6823      	ldr	r3, [r4, #0]
 8004792:	6922      	ldr	r2, [r4, #16]
 8004794:	1a98      	subs	r0, r3, r2
 8004796:	6963      	ldr	r3, [r4, #20]
 8004798:	b2f6      	uxtb	r6, r6
 800479a:	4283      	cmp	r3, r0
 800479c:	4637      	mov	r7, r6
 800479e:	dc05      	bgt.n	80047ac <__swbuf_r+0x4e>
 80047a0:	4621      	mov	r1, r4
 80047a2:	4628      	mov	r0, r5
 80047a4:	f000 fd36 	bl	8005214 <_fflush_r>
 80047a8:	2800      	cmp	r0, #0
 80047aa:	d1ed      	bne.n	8004788 <__swbuf_r+0x2a>
 80047ac:	68a3      	ldr	r3, [r4, #8]
 80047ae:	3b01      	subs	r3, #1
 80047b0:	60a3      	str	r3, [r4, #8]
 80047b2:	6823      	ldr	r3, [r4, #0]
 80047b4:	1c5a      	adds	r2, r3, #1
 80047b6:	6022      	str	r2, [r4, #0]
 80047b8:	701e      	strb	r6, [r3, #0]
 80047ba:	6962      	ldr	r2, [r4, #20]
 80047bc:	1c43      	adds	r3, r0, #1
 80047be:	429a      	cmp	r2, r3
 80047c0:	d004      	beq.n	80047cc <__swbuf_r+0x6e>
 80047c2:	89a3      	ldrh	r3, [r4, #12]
 80047c4:	07db      	lsls	r3, r3, #31
 80047c6:	d5e1      	bpl.n	800478c <__swbuf_r+0x2e>
 80047c8:	2e0a      	cmp	r6, #10
 80047ca:	d1df      	bne.n	800478c <__swbuf_r+0x2e>
 80047cc:	4621      	mov	r1, r4
 80047ce:	4628      	mov	r0, r5
 80047d0:	f000 fd20 	bl	8005214 <_fflush_r>
 80047d4:	2800      	cmp	r0, #0
 80047d6:	d0d9      	beq.n	800478c <__swbuf_r+0x2e>
 80047d8:	e7d6      	b.n	8004788 <__swbuf_r+0x2a>
	...

080047dc <__swsetup_r>:
 80047dc:	b538      	push	{r3, r4, r5, lr}
 80047de:	4b29      	ldr	r3, [pc, #164]	@ (8004884 <__swsetup_r+0xa8>)
 80047e0:	4605      	mov	r5, r0
 80047e2:	6818      	ldr	r0, [r3, #0]
 80047e4:	460c      	mov	r4, r1
 80047e6:	b118      	cbz	r0, 80047f0 <__swsetup_r+0x14>
 80047e8:	6a03      	ldr	r3, [r0, #32]
 80047ea:	b90b      	cbnz	r3, 80047f0 <__swsetup_r+0x14>
 80047ec:	f7ff fece 	bl	800458c <__sinit>
 80047f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047f4:	0719      	lsls	r1, r3, #28
 80047f6:	d422      	bmi.n	800483e <__swsetup_r+0x62>
 80047f8:	06da      	lsls	r2, r3, #27
 80047fa:	d407      	bmi.n	800480c <__swsetup_r+0x30>
 80047fc:	2209      	movs	r2, #9
 80047fe:	602a      	str	r2, [r5, #0]
 8004800:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004804:	81a3      	strh	r3, [r4, #12]
 8004806:	f04f 30ff 	mov.w	r0, #4294967295
 800480a:	e033      	b.n	8004874 <__swsetup_r+0x98>
 800480c:	0758      	lsls	r0, r3, #29
 800480e:	d512      	bpl.n	8004836 <__swsetup_r+0x5a>
 8004810:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004812:	b141      	cbz	r1, 8004826 <__swsetup_r+0x4a>
 8004814:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004818:	4299      	cmp	r1, r3
 800481a:	d002      	beq.n	8004822 <__swsetup_r+0x46>
 800481c:	4628      	mov	r0, r5
 800481e:	f000 f8af 	bl	8004980 <_free_r>
 8004822:	2300      	movs	r3, #0
 8004824:	6363      	str	r3, [r4, #52]	@ 0x34
 8004826:	89a3      	ldrh	r3, [r4, #12]
 8004828:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800482c:	81a3      	strh	r3, [r4, #12]
 800482e:	2300      	movs	r3, #0
 8004830:	6063      	str	r3, [r4, #4]
 8004832:	6923      	ldr	r3, [r4, #16]
 8004834:	6023      	str	r3, [r4, #0]
 8004836:	89a3      	ldrh	r3, [r4, #12]
 8004838:	f043 0308 	orr.w	r3, r3, #8
 800483c:	81a3      	strh	r3, [r4, #12]
 800483e:	6923      	ldr	r3, [r4, #16]
 8004840:	b94b      	cbnz	r3, 8004856 <__swsetup_r+0x7a>
 8004842:	89a3      	ldrh	r3, [r4, #12]
 8004844:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004848:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800484c:	d003      	beq.n	8004856 <__swsetup_r+0x7a>
 800484e:	4621      	mov	r1, r4
 8004850:	4628      	mov	r0, r5
 8004852:	f000 fd2d 	bl	80052b0 <__smakebuf_r>
 8004856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800485a:	f013 0201 	ands.w	r2, r3, #1
 800485e:	d00a      	beq.n	8004876 <__swsetup_r+0x9a>
 8004860:	2200      	movs	r2, #0
 8004862:	60a2      	str	r2, [r4, #8]
 8004864:	6962      	ldr	r2, [r4, #20]
 8004866:	4252      	negs	r2, r2
 8004868:	61a2      	str	r2, [r4, #24]
 800486a:	6922      	ldr	r2, [r4, #16]
 800486c:	b942      	cbnz	r2, 8004880 <__swsetup_r+0xa4>
 800486e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004872:	d1c5      	bne.n	8004800 <__swsetup_r+0x24>
 8004874:	bd38      	pop	{r3, r4, r5, pc}
 8004876:	0799      	lsls	r1, r3, #30
 8004878:	bf58      	it	pl
 800487a:	6962      	ldrpl	r2, [r4, #20]
 800487c:	60a2      	str	r2, [r4, #8]
 800487e:	e7f4      	b.n	800486a <__swsetup_r+0x8e>
 8004880:	2000      	movs	r0, #0
 8004882:	e7f7      	b.n	8004874 <__swsetup_r+0x98>
 8004884:	20000018 	.word	0x20000018

08004888 <memset>:
 8004888:	4402      	add	r2, r0
 800488a:	4603      	mov	r3, r0
 800488c:	4293      	cmp	r3, r2
 800488e:	d100      	bne.n	8004892 <memset+0xa>
 8004890:	4770      	bx	lr
 8004892:	f803 1b01 	strb.w	r1, [r3], #1
 8004896:	e7f9      	b.n	800488c <memset+0x4>

08004898 <_close_r>:
 8004898:	b538      	push	{r3, r4, r5, lr}
 800489a:	4d06      	ldr	r5, [pc, #24]	@ (80048b4 <_close_r+0x1c>)
 800489c:	2300      	movs	r3, #0
 800489e:	4604      	mov	r4, r0
 80048a0:	4608      	mov	r0, r1
 80048a2:	602b      	str	r3, [r5, #0]
 80048a4:	f7fc fa1c 	bl	8000ce0 <_close>
 80048a8:	1c43      	adds	r3, r0, #1
 80048aa:	d102      	bne.n	80048b2 <_close_r+0x1a>
 80048ac:	682b      	ldr	r3, [r5, #0]
 80048ae:	b103      	cbz	r3, 80048b2 <_close_r+0x1a>
 80048b0:	6023      	str	r3, [r4, #0]
 80048b2:	bd38      	pop	{r3, r4, r5, pc}
 80048b4:	200002a4 	.word	0x200002a4

080048b8 <_lseek_r>:
 80048b8:	b538      	push	{r3, r4, r5, lr}
 80048ba:	4d07      	ldr	r5, [pc, #28]	@ (80048d8 <_lseek_r+0x20>)
 80048bc:	4604      	mov	r4, r0
 80048be:	4608      	mov	r0, r1
 80048c0:	4611      	mov	r1, r2
 80048c2:	2200      	movs	r2, #0
 80048c4:	602a      	str	r2, [r5, #0]
 80048c6:	461a      	mov	r2, r3
 80048c8:	f7fc fa31 	bl	8000d2e <_lseek>
 80048cc:	1c43      	adds	r3, r0, #1
 80048ce:	d102      	bne.n	80048d6 <_lseek_r+0x1e>
 80048d0:	682b      	ldr	r3, [r5, #0]
 80048d2:	b103      	cbz	r3, 80048d6 <_lseek_r+0x1e>
 80048d4:	6023      	str	r3, [r4, #0]
 80048d6:	bd38      	pop	{r3, r4, r5, pc}
 80048d8:	200002a4 	.word	0x200002a4

080048dc <_read_r>:
 80048dc:	b538      	push	{r3, r4, r5, lr}
 80048de:	4d07      	ldr	r5, [pc, #28]	@ (80048fc <_read_r+0x20>)
 80048e0:	4604      	mov	r4, r0
 80048e2:	4608      	mov	r0, r1
 80048e4:	4611      	mov	r1, r2
 80048e6:	2200      	movs	r2, #0
 80048e8:	602a      	str	r2, [r5, #0]
 80048ea:	461a      	mov	r2, r3
 80048ec:	f7fc f9db 	bl	8000ca6 <_read>
 80048f0:	1c43      	adds	r3, r0, #1
 80048f2:	d102      	bne.n	80048fa <_read_r+0x1e>
 80048f4:	682b      	ldr	r3, [r5, #0]
 80048f6:	b103      	cbz	r3, 80048fa <_read_r+0x1e>
 80048f8:	6023      	str	r3, [r4, #0]
 80048fa:	bd38      	pop	{r3, r4, r5, pc}
 80048fc:	200002a4 	.word	0x200002a4

08004900 <_write_r>:
 8004900:	b538      	push	{r3, r4, r5, lr}
 8004902:	4d07      	ldr	r5, [pc, #28]	@ (8004920 <_write_r+0x20>)
 8004904:	4604      	mov	r4, r0
 8004906:	4608      	mov	r0, r1
 8004908:	4611      	mov	r1, r2
 800490a:	2200      	movs	r2, #0
 800490c:	602a      	str	r2, [r5, #0]
 800490e:	461a      	mov	r2, r3
 8004910:	f7fb fe44 	bl	800059c <_write>
 8004914:	1c43      	adds	r3, r0, #1
 8004916:	d102      	bne.n	800491e <_write_r+0x1e>
 8004918:	682b      	ldr	r3, [r5, #0]
 800491a:	b103      	cbz	r3, 800491e <_write_r+0x1e>
 800491c:	6023      	str	r3, [r4, #0]
 800491e:	bd38      	pop	{r3, r4, r5, pc}
 8004920:	200002a4 	.word	0x200002a4

08004924 <__errno>:
 8004924:	4b01      	ldr	r3, [pc, #4]	@ (800492c <__errno+0x8>)
 8004926:	6818      	ldr	r0, [r3, #0]
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	20000018 	.word	0x20000018

08004930 <__libc_init_array>:
 8004930:	b570      	push	{r4, r5, r6, lr}
 8004932:	4d0d      	ldr	r5, [pc, #52]	@ (8004968 <__libc_init_array+0x38>)
 8004934:	4c0d      	ldr	r4, [pc, #52]	@ (800496c <__libc_init_array+0x3c>)
 8004936:	1b64      	subs	r4, r4, r5
 8004938:	10a4      	asrs	r4, r4, #2
 800493a:	2600      	movs	r6, #0
 800493c:	42a6      	cmp	r6, r4
 800493e:	d109      	bne.n	8004954 <__libc_init_array+0x24>
 8004940:	4d0b      	ldr	r5, [pc, #44]	@ (8004970 <__libc_init_array+0x40>)
 8004942:	4c0c      	ldr	r4, [pc, #48]	@ (8004974 <__libc_init_array+0x44>)
 8004944:	f000 fd22 	bl	800538c <_init>
 8004948:	1b64      	subs	r4, r4, r5
 800494a:	10a4      	asrs	r4, r4, #2
 800494c:	2600      	movs	r6, #0
 800494e:	42a6      	cmp	r6, r4
 8004950:	d105      	bne.n	800495e <__libc_init_array+0x2e>
 8004952:	bd70      	pop	{r4, r5, r6, pc}
 8004954:	f855 3b04 	ldr.w	r3, [r5], #4
 8004958:	4798      	blx	r3
 800495a:	3601      	adds	r6, #1
 800495c:	e7ee      	b.n	800493c <__libc_init_array+0xc>
 800495e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004962:	4798      	blx	r3
 8004964:	3601      	adds	r6, #1
 8004966:	e7f2      	b.n	800494e <__libc_init_array+0x1e>
 8004968:	0800555c 	.word	0x0800555c
 800496c:	0800555c 	.word	0x0800555c
 8004970:	0800555c 	.word	0x0800555c
 8004974:	08005560 	.word	0x08005560

08004978 <__retarget_lock_init_recursive>:
 8004978:	4770      	bx	lr

0800497a <__retarget_lock_acquire_recursive>:
 800497a:	4770      	bx	lr

0800497c <__retarget_lock_release_recursive>:
 800497c:	4770      	bx	lr
	...

08004980 <_free_r>:
 8004980:	b538      	push	{r3, r4, r5, lr}
 8004982:	4605      	mov	r5, r0
 8004984:	2900      	cmp	r1, #0
 8004986:	d041      	beq.n	8004a0c <_free_r+0x8c>
 8004988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800498c:	1f0c      	subs	r4, r1, #4
 800498e:	2b00      	cmp	r3, #0
 8004990:	bfb8      	it	lt
 8004992:	18e4      	addlt	r4, r4, r3
 8004994:	f000 f8e0 	bl	8004b58 <__malloc_lock>
 8004998:	4a1d      	ldr	r2, [pc, #116]	@ (8004a10 <_free_r+0x90>)
 800499a:	6813      	ldr	r3, [r2, #0]
 800499c:	b933      	cbnz	r3, 80049ac <_free_r+0x2c>
 800499e:	6063      	str	r3, [r4, #4]
 80049a0:	6014      	str	r4, [r2, #0]
 80049a2:	4628      	mov	r0, r5
 80049a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049a8:	f000 b8dc 	b.w	8004b64 <__malloc_unlock>
 80049ac:	42a3      	cmp	r3, r4
 80049ae:	d908      	bls.n	80049c2 <_free_r+0x42>
 80049b0:	6820      	ldr	r0, [r4, #0]
 80049b2:	1821      	adds	r1, r4, r0
 80049b4:	428b      	cmp	r3, r1
 80049b6:	bf01      	itttt	eq
 80049b8:	6819      	ldreq	r1, [r3, #0]
 80049ba:	685b      	ldreq	r3, [r3, #4]
 80049bc:	1809      	addeq	r1, r1, r0
 80049be:	6021      	streq	r1, [r4, #0]
 80049c0:	e7ed      	b.n	800499e <_free_r+0x1e>
 80049c2:	461a      	mov	r2, r3
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	b10b      	cbz	r3, 80049cc <_free_r+0x4c>
 80049c8:	42a3      	cmp	r3, r4
 80049ca:	d9fa      	bls.n	80049c2 <_free_r+0x42>
 80049cc:	6811      	ldr	r1, [r2, #0]
 80049ce:	1850      	adds	r0, r2, r1
 80049d0:	42a0      	cmp	r0, r4
 80049d2:	d10b      	bne.n	80049ec <_free_r+0x6c>
 80049d4:	6820      	ldr	r0, [r4, #0]
 80049d6:	4401      	add	r1, r0
 80049d8:	1850      	adds	r0, r2, r1
 80049da:	4283      	cmp	r3, r0
 80049dc:	6011      	str	r1, [r2, #0]
 80049de:	d1e0      	bne.n	80049a2 <_free_r+0x22>
 80049e0:	6818      	ldr	r0, [r3, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	6053      	str	r3, [r2, #4]
 80049e6:	4408      	add	r0, r1
 80049e8:	6010      	str	r0, [r2, #0]
 80049ea:	e7da      	b.n	80049a2 <_free_r+0x22>
 80049ec:	d902      	bls.n	80049f4 <_free_r+0x74>
 80049ee:	230c      	movs	r3, #12
 80049f0:	602b      	str	r3, [r5, #0]
 80049f2:	e7d6      	b.n	80049a2 <_free_r+0x22>
 80049f4:	6820      	ldr	r0, [r4, #0]
 80049f6:	1821      	adds	r1, r4, r0
 80049f8:	428b      	cmp	r3, r1
 80049fa:	bf04      	itt	eq
 80049fc:	6819      	ldreq	r1, [r3, #0]
 80049fe:	685b      	ldreq	r3, [r3, #4]
 8004a00:	6063      	str	r3, [r4, #4]
 8004a02:	bf04      	itt	eq
 8004a04:	1809      	addeq	r1, r1, r0
 8004a06:	6021      	streq	r1, [r4, #0]
 8004a08:	6054      	str	r4, [r2, #4]
 8004a0a:	e7ca      	b.n	80049a2 <_free_r+0x22>
 8004a0c:	bd38      	pop	{r3, r4, r5, pc}
 8004a0e:	bf00      	nop
 8004a10:	200002b0 	.word	0x200002b0

08004a14 <sbrk_aligned>:
 8004a14:	b570      	push	{r4, r5, r6, lr}
 8004a16:	4e0f      	ldr	r6, [pc, #60]	@ (8004a54 <sbrk_aligned+0x40>)
 8004a18:	460c      	mov	r4, r1
 8004a1a:	6831      	ldr	r1, [r6, #0]
 8004a1c:	4605      	mov	r5, r0
 8004a1e:	b911      	cbnz	r1, 8004a26 <sbrk_aligned+0x12>
 8004a20:	f000 fca4 	bl	800536c <_sbrk_r>
 8004a24:	6030      	str	r0, [r6, #0]
 8004a26:	4621      	mov	r1, r4
 8004a28:	4628      	mov	r0, r5
 8004a2a:	f000 fc9f 	bl	800536c <_sbrk_r>
 8004a2e:	1c43      	adds	r3, r0, #1
 8004a30:	d103      	bne.n	8004a3a <sbrk_aligned+0x26>
 8004a32:	f04f 34ff 	mov.w	r4, #4294967295
 8004a36:	4620      	mov	r0, r4
 8004a38:	bd70      	pop	{r4, r5, r6, pc}
 8004a3a:	1cc4      	adds	r4, r0, #3
 8004a3c:	f024 0403 	bic.w	r4, r4, #3
 8004a40:	42a0      	cmp	r0, r4
 8004a42:	d0f8      	beq.n	8004a36 <sbrk_aligned+0x22>
 8004a44:	1a21      	subs	r1, r4, r0
 8004a46:	4628      	mov	r0, r5
 8004a48:	f000 fc90 	bl	800536c <_sbrk_r>
 8004a4c:	3001      	adds	r0, #1
 8004a4e:	d1f2      	bne.n	8004a36 <sbrk_aligned+0x22>
 8004a50:	e7ef      	b.n	8004a32 <sbrk_aligned+0x1e>
 8004a52:	bf00      	nop
 8004a54:	200002ac 	.word	0x200002ac

08004a58 <_malloc_r>:
 8004a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a5c:	1ccd      	adds	r5, r1, #3
 8004a5e:	f025 0503 	bic.w	r5, r5, #3
 8004a62:	3508      	adds	r5, #8
 8004a64:	2d0c      	cmp	r5, #12
 8004a66:	bf38      	it	cc
 8004a68:	250c      	movcc	r5, #12
 8004a6a:	2d00      	cmp	r5, #0
 8004a6c:	4606      	mov	r6, r0
 8004a6e:	db01      	blt.n	8004a74 <_malloc_r+0x1c>
 8004a70:	42a9      	cmp	r1, r5
 8004a72:	d904      	bls.n	8004a7e <_malloc_r+0x26>
 8004a74:	230c      	movs	r3, #12
 8004a76:	6033      	str	r3, [r6, #0]
 8004a78:	2000      	movs	r0, #0
 8004a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004b54 <_malloc_r+0xfc>
 8004a82:	f000 f869 	bl	8004b58 <__malloc_lock>
 8004a86:	f8d8 3000 	ldr.w	r3, [r8]
 8004a8a:	461c      	mov	r4, r3
 8004a8c:	bb44      	cbnz	r4, 8004ae0 <_malloc_r+0x88>
 8004a8e:	4629      	mov	r1, r5
 8004a90:	4630      	mov	r0, r6
 8004a92:	f7ff ffbf 	bl	8004a14 <sbrk_aligned>
 8004a96:	1c43      	adds	r3, r0, #1
 8004a98:	4604      	mov	r4, r0
 8004a9a:	d158      	bne.n	8004b4e <_malloc_r+0xf6>
 8004a9c:	f8d8 4000 	ldr.w	r4, [r8]
 8004aa0:	4627      	mov	r7, r4
 8004aa2:	2f00      	cmp	r7, #0
 8004aa4:	d143      	bne.n	8004b2e <_malloc_r+0xd6>
 8004aa6:	2c00      	cmp	r4, #0
 8004aa8:	d04b      	beq.n	8004b42 <_malloc_r+0xea>
 8004aaa:	6823      	ldr	r3, [r4, #0]
 8004aac:	4639      	mov	r1, r7
 8004aae:	4630      	mov	r0, r6
 8004ab0:	eb04 0903 	add.w	r9, r4, r3
 8004ab4:	f000 fc5a 	bl	800536c <_sbrk_r>
 8004ab8:	4581      	cmp	r9, r0
 8004aba:	d142      	bne.n	8004b42 <_malloc_r+0xea>
 8004abc:	6821      	ldr	r1, [r4, #0]
 8004abe:	1a6d      	subs	r5, r5, r1
 8004ac0:	4629      	mov	r1, r5
 8004ac2:	4630      	mov	r0, r6
 8004ac4:	f7ff ffa6 	bl	8004a14 <sbrk_aligned>
 8004ac8:	3001      	adds	r0, #1
 8004aca:	d03a      	beq.n	8004b42 <_malloc_r+0xea>
 8004acc:	6823      	ldr	r3, [r4, #0]
 8004ace:	442b      	add	r3, r5
 8004ad0:	6023      	str	r3, [r4, #0]
 8004ad2:	f8d8 3000 	ldr.w	r3, [r8]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	bb62      	cbnz	r2, 8004b34 <_malloc_r+0xdc>
 8004ada:	f8c8 7000 	str.w	r7, [r8]
 8004ade:	e00f      	b.n	8004b00 <_malloc_r+0xa8>
 8004ae0:	6822      	ldr	r2, [r4, #0]
 8004ae2:	1b52      	subs	r2, r2, r5
 8004ae4:	d420      	bmi.n	8004b28 <_malloc_r+0xd0>
 8004ae6:	2a0b      	cmp	r2, #11
 8004ae8:	d917      	bls.n	8004b1a <_malloc_r+0xc2>
 8004aea:	1961      	adds	r1, r4, r5
 8004aec:	42a3      	cmp	r3, r4
 8004aee:	6025      	str	r5, [r4, #0]
 8004af0:	bf18      	it	ne
 8004af2:	6059      	strne	r1, [r3, #4]
 8004af4:	6863      	ldr	r3, [r4, #4]
 8004af6:	bf08      	it	eq
 8004af8:	f8c8 1000 	streq.w	r1, [r8]
 8004afc:	5162      	str	r2, [r4, r5]
 8004afe:	604b      	str	r3, [r1, #4]
 8004b00:	4630      	mov	r0, r6
 8004b02:	f000 f82f 	bl	8004b64 <__malloc_unlock>
 8004b06:	f104 000b 	add.w	r0, r4, #11
 8004b0a:	1d23      	adds	r3, r4, #4
 8004b0c:	f020 0007 	bic.w	r0, r0, #7
 8004b10:	1ac2      	subs	r2, r0, r3
 8004b12:	bf1c      	itt	ne
 8004b14:	1a1b      	subne	r3, r3, r0
 8004b16:	50a3      	strne	r3, [r4, r2]
 8004b18:	e7af      	b.n	8004a7a <_malloc_r+0x22>
 8004b1a:	6862      	ldr	r2, [r4, #4]
 8004b1c:	42a3      	cmp	r3, r4
 8004b1e:	bf0c      	ite	eq
 8004b20:	f8c8 2000 	streq.w	r2, [r8]
 8004b24:	605a      	strne	r2, [r3, #4]
 8004b26:	e7eb      	b.n	8004b00 <_malloc_r+0xa8>
 8004b28:	4623      	mov	r3, r4
 8004b2a:	6864      	ldr	r4, [r4, #4]
 8004b2c:	e7ae      	b.n	8004a8c <_malloc_r+0x34>
 8004b2e:	463c      	mov	r4, r7
 8004b30:	687f      	ldr	r7, [r7, #4]
 8004b32:	e7b6      	b.n	8004aa2 <_malloc_r+0x4a>
 8004b34:	461a      	mov	r2, r3
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	42a3      	cmp	r3, r4
 8004b3a:	d1fb      	bne.n	8004b34 <_malloc_r+0xdc>
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	6053      	str	r3, [r2, #4]
 8004b40:	e7de      	b.n	8004b00 <_malloc_r+0xa8>
 8004b42:	230c      	movs	r3, #12
 8004b44:	6033      	str	r3, [r6, #0]
 8004b46:	4630      	mov	r0, r6
 8004b48:	f000 f80c 	bl	8004b64 <__malloc_unlock>
 8004b4c:	e794      	b.n	8004a78 <_malloc_r+0x20>
 8004b4e:	6005      	str	r5, [r0, #0]
 8004b50:	e7d6      	b.n	8004b00 <_malloc_r+0xa8>
 8004b52:	bf00      	nop
 8004b54:	200002b0 	.word	0x200002b0

08004b58 <__malloc_lock>:
 8004b58:	4801      	ldr	r0, [pc, #4]	@ (8004b60 <__malloc_lock+0x8>)
 8004b5a:	f7ff bf0e 	b.w	800497a <__retarget_lock_acquire_recursive>
 8004b5e:	bf00      	nop
 8004b60:	200002a8 	.word	0x200002a8

08004b64 <__malloc_unlock>:
 8004b64:	4801      	ldr	r0, [pc, #4]	@ (8004b6c <__malloc_unlock+0x8>)
 8004b66:	f7ff bf09 	b.w	800497c <__retarget_lock_release_recursive>
 8004b6a:	bf00      	nop
 8004b6c:	200002a8 	.word	0x200002a8

08004b70 <__sfputc_r>:
 8004b70:	6893      	ldr	r3, [r2, #8]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	b410      	push	{r4}
 8004b78:	6093      	str	r3, [r2, #8]
 8004b7a:	da08      	bge.n	8004b8e <__sfputc_r+0x1e>
 8004b7c:	6994      	ldr	r4, [r2, #24]
 8004b7e:	42a3      	cmp	r3, r4
 8004b80:	db01      	blt.n	8004b86 <__sfputc_r+0x16>
 8004b82:	290a      	cmp	r1, #10
 8004b84:	d103      	bne.n	8004b8e <__sfputc_r+0x1e>
 8004b86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b8a:	f7ff bde8 	b.w	800475e <__swbuf_r>
 8004b8e:	6813      	ldr	r3, [r2, #0]
 8004b90:	1c58      	adds	r0, r3, #1
 8004b92:	6010      	str	r0, [r2, #0]
 8004b94:	7019      	strb	r1, [r3, #0]
 8004b96:	4608      	mov	r0, r1
 8004b98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b9c:	4770      	bx	lr

08004b9e <__sfputs_r>:
 8004b9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba0:	4606      	mov	r6, r0
 8004ba2:	460f      	mov	r7, r1
 8004ba4:	4614      	mov	r4, r2
 8004ba6:	18d5      	adds	r5, r2, r3
 8004ba8:	42ac      	cmp	r4, r5
 8004baa:	d101      	bne.n	8004bb0 <__sfputs_r+0x12>
 8004bac:	2000      	movs	r0, #0
 8004bae:	e007      	b.n	8004bc0 <__sfputs_r+0x22>
 8004bb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bb4:	463a      	mov	r2, r7
 8004bb6:	4630      	mov	r0, r6
 8004bb8:	f7ff ffda 	bl	8004b70 <__sfputc_r>
 8004bbc:	1c43      	adds	r3, r0, #1
 8004bbe:	d1f3      	bne.n	8004ba8 <__sfputs_r+0xa>
 8004bc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004bc4 <_vfiprintf_r>:
 8004bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bc8:	460d      	mov	r5, r1
 8004bca:	b09d      	sub	sp, #116	@ 0x74
 8004bcc:	4614      	mov	r4, r2
 8004bce:	4698      	mov	r8, r3
 8004bd0:	4606      	mov	r6, r0
 8004bd2:	b118      	cbz	r0, 8004bdc <_vfiprintf_r+0x18>
 8004bd4:	6a03      	ldr	r3, [r0, #32]
 8004bd6:	b90b      	cbnz	r3, 8004bdc <_vfiprintf_r+0x18>
 8004bd8:	f7ff fcd8 	bl	800458c <__sinit>
 8004bdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004bde:	07d9      	lsls	r1, r3, #31
 8004be0:	d405      	bmi.n	8004bee <_vfiprintf_r+0x2a>
 8004be2:	89ab      	ldrh	r3, [r5, #12]
 8004be4:	059a      	lsls	r2, r3, #22
 8004be6:	d402      	bmi.n	8004bee <_vfiprintf_r+0x2a>
 8004be8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004bea:	f7ff fec6 	bl	800497a <__retarget_lock_acquire_recursive>
 8004bee:	89ab      	ldrh	r3, [r5, #12]
 8004bf0:	071b      	lsls	r3, r3, #28
 8004bf2:	d501      	bpl.n	8004bf8 <_vfiprintf_r+0x34>
 8004bf4:	692b      	ldr	r3, [r5, #16]
 8004bf6:	b99b      	cbnz	r3, 8004c20 <_vfiprintf_r+0x5c>
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	4630      	mov	r0, r6
 8004bfc:	f7ff fdee 	bl	80047dc <__swsetup_r>
 8004c00:	b170      	cbz	r0, 8004c20 <_vfiprintf_r+0x5c>
 8004c02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c04:	07dc      	lsls	r4, r3, #31
 8004c06:	d504      	bpl.n	8004c12 <_vfiprintf_r+0x4e>
 8004c08:	f04f 30ff 	mov.w	r0, #4294967295
 8004c0c:	b01d      	add	sp, #116	@ 0x74
 8004c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c12:	89ab      	ldrh	r3, [r5, #12]
 8004c14:	0598      	lsls	r0, r3, #22
 8004c16:	d4f7      	bmi.n	8004c08 <_vfiprintf_r+0x44>
 8004c18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c1a:	f7ff feaf 	bl	800497c <__retarget_lock_release_recursive>
 8004c1e:	e7f3      	b.n	8004c08 <_vfiprintf_r+0x44>
 8004c20:	2300      	movs	r3, #0
 8004c22:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c24:	2320      	movs	r3, #32
 8004c26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004c2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c2e:	2330      	movs	r3, #48	@ 0x30
 8004c30:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004de0 <_vfiprintf_r+0x21c>
 8004c34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004c38:	f04f 0901 	mov.w	r9, #1
 8004c3c:	4623      	mov	r3, r4
 8004c3e:	469a      	mov	sl, r3
 8004c40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c44:	b10a      	cbz	r2, 8004c4a <_vfiprintf_r+0x86>
 8004c46:	2a25      	cmp	r2, #37	@ 0x25
 8004c48:	d1f9      	bne.n	8004c3e <_vfiprintf_r+0x7a>
 8004c4a:	ebba 0b04 	subs.w	fp, sl, r4
 8004c4e:	d00b      	beq.n	8004c68 <_vfiprintf_r+0xa4>
 8004c50:	465b      	mov	r3, fp
 8004c52:	4622      	mov	r2, r4
 8004c54:	4629      	mov	r1, r5
 8004c56:	4630      	mov	r0, r6
 8004c58:	f7ff ffa1 	bl	8004b9e <__sfputs_r>
 8004c5c:	3001      	adds	r0, #1
 8004c5e:	f000 80a7 	beq.w	8004db0 <_vfiprintf_r+0x1ec>
 8004c62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c64:	445a      	add	r2, fp
 8004c66:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c68:	f89a 3000 	ldrb.w	r3, [sl]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	f000 809f 	beq.w	8004db0 <_vfiprintf_r+0x1ec>
 8004c72:	2300      	movs	r3, #0
 8004c74:	f04f 32ff 	mov.w	r2, #4294967295
 8004c78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c7c:	f10a 0a01 	add.w	sl, sl, #1
 8004c80:	9304      	str	r3, [sp, #16]
 8004c82:	9307      	str	r3, [sp, #28]
 8004c84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004c88:	931a      	str	r3, [sp, #104]	@ 0x68
 8004c8a:	4654      	mov	r4, sl
 8004c8c:	2205      	movs	r2, #5
 8004c8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c92:	4853      	ldr	r0, [pc, #332]	@ (8004de0 <_vfiprintf_r+0x21c>)
 8004c94:	f7fb fa9c 	bl	80001d0 <memchr>
 8004c98:	9a04      	ldr	r2, [sp, #16]
 8004c9a:	b9d8      	cbnz	r0, 8004cd4 <_vfiprintf_r+0x110>
 8004c9c:	06d1      	lsls	r1, r2, #27
 8004c9e:	bf44      	itt	mi
 8004ca0:	2320      	movmi	r3, #32
 8004ca2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ca6:	0713      	lsls	r3, r2, #28
 8004ca8:	bf44      	itt	mi
 8004caa:	232b      	movmi	r3, #43	@ 0x2b
 8004cac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004cb0:	f89a 3000 	ldrb.w	r3, [sl]
 8004cb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cb6:	d015      	beq.n	8004ce4 <_vfiprintf_r+0x120>
 8004cb8:	9a07      	ldr	r2, [sp, #28]
 8004cba:	4654      	mov	r4, sl
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	f04f 0c0a 	mov.w	ip, #10
 8004cc2:	4621      	mov	r1, r4
 8004cc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004cc8:	3b30      	subs	r3, #48	@ 0x30
 8004cca:	2b09      	cmp	r3, #9
 8004ccc:	d94b      	bls.n	8004d66 <_vfiprintf_r+0x1a2>
 8004cce:	b1b0      	cbz	r0, 8004cfe <_vfiprintf_r+0x13a>
 8004cd0:	9207      	str	r2, [sp, #28]
 8004cd2:	e014      	b.n	8004cfe <_vfiprintf_r+0x13a>
 8004cd4:	eba0 0308 	sub.w	r3, r0, r8
 8004cd8:	fa09 f303 	lsl.w	r3, r9, r3
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	9304      	str	r3, [sp, #16]
 8004ce0:	46a2      	mov	sl, r4
 8004ce2:	e7d2      	b.n	8004c8a <_vfiprintf_r+0xc6>
 8004ce4:	9b03      	ldr	r3, [sp, #12]
 8004ce6:	1d19      	adds	r1, r3, #4
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	9103      	str	r1, [sp, #12]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	bfbb      	ittet	lt
 8004cf0:	425b      	neglt	r3, r3
 8004cf2:	f042 0202 	orrlt.w	r2, r2, #2
 8004cf6:	9307      	strge	r3, [sp, #28]
 8004cf8:	9307      	strlt	r3, [sp, #28]
 8004cfa:	bfb8      	it	lt
 8004cfc:	9204      	strlt	r2, [sp, #16]
 8004cfe:	7823      	ldrb	r3, [r4, #0]
 8004d00:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d02:	d10a      	bne.n	8004d1a <_vfiprintf_r+0x156>
 8004d04:	7863      	ldrb	r3, [r4, #1]
 8004d06:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d08:	d132      	bne.n	8004d70 <_vfiprintf_r+0x1ac>
 8004d0a:	9b03      	ldr	r3, [sp, #12]
 8004d0c:	1d1a      	adds	r2, r3, #4
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	9203      	str	r2, [sp, #12]
 8004d12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d16:	3402      	adds	r4, #2
 8004d18:	9305      	str	r3, [sp, #20]
 8004d1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004df0 <_vfiprintf_r+0x22c>
 8004d1e:	7821      	ldrb	r1, [r4, #0]
 8004d20:	2203      	movs	r2, #3
 8004d22:	4650      	mov	r0, sl
 8004d24:	f7fb fa54 	bl	80001d0 <memchr>
 8004d28:	b138      	cbz	r0, 8004d3a <_vfiprintf_r+0x176>
 8004d2a:	9b04      	ldr	r3, [sp, #16]
 8004d2c:	eba0 000a 	sub.w	r0, r0, sl
 8004d30:	2240      	movs	r2, #64	@ 0x40
 8004d32:	4082      	lsls	r2, r0
 8004d34:	4313      	orrs	r3, r2
 8004d36:	3401      	adds	r4, #1
 8004d38:	9304      	str	r3, [sp, #16]
 8004d3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d3e:	4829      	ldr	r0, [pc, #164]	@ (8004de4 <_vfiprintf_r+0x220>)
 8004d40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004d44:	2206      	movs	r2, #6
 8004d46:	f7fb fa43 	bl	80001d0 <memchr>
 8004d4a:	2800      	cmp	r0, #0
 8004d4c:	d03f      	beq.n	8004dce <_vfiprintf_r+0x20a>
 8004d4e:	4b26      	ldr	r3, [pc, #152]	@ (8004de8 <_vfiprintf_r+0x224>)
 8004d50:	bb1b      	cbnz	r3, 8004d9a <_vfiprintf_r+0x1d6>
 8004d52:	9b03      	ldr	r3, [sp, #12]
 8004d54:	3307      	adds	r3, #7
 8004d56:	f023 0307 	bic.w	r3, r3, #7
 8004d5a:	3308      	adds	r3, #8
 8004d5c:	9303      	str	r3, [sp, #12]
 8004d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d60:	443b      	add	r3, r7
 8004d62:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d64:	e76a      	b.n	8004c3c <_vfiprintf_r+0x78>
 8004d66:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d6a:	460c      	mov	r4, r1
 8004d6c:	2001      	movs	r0, #1
 8004d6e:	e7a8      	b.n	8004cc2 <_vfiprintf_r+0xfe>
 8004d70:	2300      	movs	r3, #0
 8004d72:	3401      	adds	r4, #1
 8004d74:	9305      	str	r3, [sp, #20]
 8004d76:	4619      	mov	r1, r3
 8004d78:	f04f 0c0a 	mov.w	ip, #10
 8004d7c:	4620      	mov	r0, r4
 8004d7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d82:	3a30      	subs	r2, #48	@ 0x30
 8004d84:	2a09      	cmp	r2, #9
 8004d86:	d903      	bls.n	8004d90 <_vfiprintf_r+0x1cc>
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d0c6      	beq.n	8004d1a <_vfiprintf_r+0x156>
 8004d8c:	9105      	str	r1, [sp, #20]
 8004d8e:	e7c4      	b.n	8004d1a <_vfiprintf_r+0x156>
 8004d90:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d94:	4604      	mov	r4, r0
 8004d96:	2301      	movs	r3, #1
 8004d98:	e7f0      	b.n	8004d7c <_vfiprintf_r+0x1b8>
 8004d9a:	ab03      	add	r3, sp, #12
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	462a      	mov	r2, r5
 8004da0:	4b12      	ldr	r3, [pc, #72]	@ (8004dec <_vfiprintf_r+0x228>)
 8004da2:	a904      	add	r1, sp, #16
 8004da4:	4630      	mov	r0, r6
 8004da6:	f3af 8000 	nop.w
 8004daa:	4607      	mov	r7, r0
 8004dac:	1c78      	adds	r0, r7, #1
 8004dae:	d1d6      	bne.n	8004d5e <_vfiprintf_r+0x19a>
 8004db0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004db2:	07d9      	lsls	r1, r3, #31
 8004db4:	d405      	bmi.n	8004dc2 <_vfiprintf_r+0x1fe>
 8004db6:	89ab      	ldrh	r3, [r5, #12]
 8004db8:	059a      	lsls	r2, r3, #22
 8004dba:	d402      	bmi.n	8004dc2 <_vfiprintf_r+0x1fe>
 8004dbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004dbe:	f7ff fddd 	bl	800497c <__retarget_lock_release_recursive>
 8004dc2:	89ab      	ldrh	r3, [r5, #12]
 8004dc4:	065b      	lsls	r3, r3, #25
 8004dc6:	f53f af1f 	bmi.w	8004c08 <_vfiprintf_r+0x44>
 8004dca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004dcc:	e71e      	b.n	8004c0c <_vfiprintf_r+0x48>
 8004dce:	ab03      	add	r3, sp, #12
 8004dd0:	9300      	str	r3, [sp, #0]
 8004dd2:	462a      	mov	r2, r5
 8004dd4:	4b05      	ldr	r3, [pc, #20]	@ (8004dec <_vfiprintf_r+0x228>)
 8004dd6:	a904      	add	r1, sp, #16
 8004dd8:	4630      	mov	r0, r6
 8004dda:	f000 f879 	bl	8004ed0 <_printf_i>
 8004dde:	e7e4      	b.n	8004daa <_vfiprintf_r+0x1e6>
 8004de0:	08005520 	.word	0x08005520
 8004de4:	0800552a 	.word	0x0800552a
 8004de8:	00000000 	.word	0x00000000
 8004dec:	08004b9f 	.word	0x08004b9f
 8004df0:	08005526 	.word	0x08005526

08004df4 <_printf_common>:
 8004df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004df8:	4616      	mov	r6, r2
 8004dfa:	4698      	mov	r8, r3
 8004dfc:	688a      	ldr	r2, [r1, #8]
 8004dfe:	690b      	ldr	r3, [r1, #16]
 8004e00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e04:	4293      	cmp	r3, r2
 8004e06:	bfb8      	it	lt
 8004e08:	4613      	movlt	r3, r2
 8004e0a:	6033      	str	r3, [r6, #0]
 8004e0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004e10:	4607      	mov	r7, r0
 8004e12:	460c      	mov	r4, r1
 8004e14:	b10a      	cbz	r2, 8004e1a <_printf_common+0x26>
 8004e16:	3301      	adds	r3, #1
 8004e18:	6033      	str	r3, [r6, #0]
 8004e1a:	6823      	ldr	r3, [r4, #0]
 8004e1c:	0699      	lsls	r1, r3, #26
 8004e1e:	bf42      	ittt	mi
 8004e20:	6833      	ldrmi	r3, [r6, #0]
 8004e22:	3302      	addmi	r3, #2
 8004e24:	6033      	strmi	r3, [r6, #0]
 8004e26:	6825      	ldr	r5, [r4, #0]
 8004e28:	f015 0506 	ands.w	r5, r5, #6
 8004e2c:	d106      	bne.n	8004e3c <_printf_common+0x48>
 8004e2e:	f104 0a19 	add.w	sl, r4, #25
 8004e32:	68e3      	ldr	r3, [r4, #12]
 8004e34:	6832      	ldr	r2, [r6, #0]
 8004e36:	1a9b      	subs	r3, r3, r2
 8004e38:	42ab      	cmp	r3, r5
 8004e3a:	dc26      	bgt.n	8004e8a <_printf_common+0x96>
 8004e3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004e40:	6822      	ldr	r2, [r4, #0]
 8004e42:	3b00      	subs	r3, #0
 8004e44:	bf18      	it	ne
 8004e46:	2301      	movne	r3, #1
 8004e48:	0692      	lsls	r2, r2, #26
 8004e4a:	d42b      	bmi.n	8004ea4 <_printf_common+0xb0>
 8004e4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004e50:	4641      	mov	r1, r8
 8004e52:	4638      	mov	r0, r7
 8004e54:	47c8      	blx	r9
 8004e56:	3001      	adds	r0, #1
 8004e58:	d01e      	beq.n	8004e98 <_printf_common+0xa4>
 8004e5a:	6823      	ldr	r3, [r4, #0]
 8004e5c:	6922      	ldr	r2, [r4, #16]
 8004e5e:	f003 0306 	and.w	r3, r3, #6
 8004e62:	2b04      	cmp	r3, #4
 8004e64:	bf02      	ittt	eq
 8004e66:	68e5      	ldreq	r5, [r4, #12]
 8004e68:	6833      	ldreq	r3, [r6, #0]
 8004e6a:	1aed      	subeq	r5, r5, r3
 8004e6c:	68a3      	ldr	r3, [r4, #8]
 8004e6e:	bf0c      	ite	eq
 8004e70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e74:	2500      	movne	r5, #0
 8004e76:	4293      	cmp	r3, r2
 8004e78:	bfc4      	itt	gt
 8004e7a:	1a9b      	subgt	r3, r3, r2
 8004e7c:	18ed      	addgt	r5, r5, r3
 8004e7e:	2600      	movs	r6, #0
 8004e80:	341a      	adds	r4, #26
 8004e82:	42b5      	cmp	r5, r6
 8004e84:	d11a      	bne.n	8004ebc <_printf_common+0xc8>
 8004e86:	2000      	movs	r0, #0
 8004e88:	e008      	b.n	8004e9c <_printf_common+0xa8>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	4652      	mov	r2, sl
 8004e8e:	4641      	mov	r1, r8
 8004e90:	4638      	mov	r0, r7
 8004e92:	47c8      	blx	r9
 8004e94:	3001      	adds	r0, #1
 8004e96:	d103      	bne.n	8004ea0 <_printf_common+0xac>
 8004e98:	f04f 30ff 	mov.w	r0, #4294967295
 8004e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ea0:	3501      	adds	r5, #1
 8004ea2:	e7c6      	b.n	8004e32 <_printf_common+0x3e>
 8004ea4:	18e1      	adds	r1, r4, r3
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	2030      	movs	r0, #48	@ 0x30
 8004eaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004eae:	4422      	add	r2, r4
 8004eb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004eb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004eb8:	3302      	adds	r3, #2
 8004eba:	e7c7      	b.n	8004e4c <_printf_common+0x58>
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	4622      	mov	r2, r4
 8004ec0:	4641      	mov	r1, r8
 8004ec2:	4638      	mov	r0, r7
 8004ec4:	47c8      	blx	r9
 8004ec6:	3001      	adds	r0, #1
 8004ec8:	d0e6      	beq.n	8004e98 <_printf_common+0xa4>
 8004eca:	3601      	adds	r6, #1
 8004ecc:	e7d9      	b.n	8004e82 <_printf_common+0x8e>
	...

08004ed0 <_printf_i>:
 8004ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed4:	7e0f      	ldrb	r7, [r1, #24]
 8004ed6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ed8:	2f78      	cmp	r7, #120	@ 0x78
 8004eda:	4691      	mov	r9, r2
 8004edc:	4680      	mov	r8, r0
 8004ede:	460c      	mov	r4, r1
 8004ee0:	469a      	mov	sl, r3
 8004ee2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ee6:	d807      	bhi.n	8004ef8 <_printf_i+0x28>
 8004ee8:	2f62      	cmp	r7, #98	@ 0x62
 8004eea:	d80a      	bhi.n	8004f02 <_printf_i+0x32>
 8004eec:	2f00      	cmp	r7, #0
 8004eee:	f000 80d1 	beq.w	8005094 <_printf_i+0x1c4>
 8004ef2:	2f58      	cmp	r7, #88	@ 0x58
 8004ef4:	f000 80b8 	beq.w	8005068 <_printf_i+0x198>
 8004ef8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004efc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f00:	e03a      	b.n	8004f78 <_printf_i+0xa8>
 8004f02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f06:	2b15      	cmp	r3, #21
 8004f08:	d8f6      	bhi.n	8004ef8 <_printf_i+0x28>
 8004f0a:	a101      	add	r1, pc, #4	@ (adr r1, 8004f10 <_printf_i+0x40>)
 8004f0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f10:	08004f69 	.word	0x08004f69
 8004f14:	08004f7d 	.word	0x08004f7d
 8004f18:	08004ef9 	.word	0x08004ef9
 8004f1c:	08004ef9 	.word	0x08004ef9
 8004f20:	08004ef9 	.word	0x08004ef9
 8004f24:	08004ef9 	.word	0x08004ef9
 8004f28:	08004f7d 	.word	0x08004f7d
 8004f2c:	08004ef9 	.word	0x08004ef9
 8004f30:	08004ef9 	.word	0x08004ef9
 8004f34:	08004ef9 	.word	0x08004ef9
 8004f38:	08004ef9 	.word	0x08004ef9
 8004f3c:	0800507b 	.word	0x0800507b
 8004f40:	08004fa7 	.word	0x08004fa7
 8004f44:	08005035 	.word	0x08005035
 8004f48:	08004ef9 	.word	0x08004ef9
 8004f4c:	08004ef9 	.word	0x08004ef9
 8004f50:	0800509d 	.word	0x0800509d
 8004f54:	08004ef9 	.word	0x08004ef9
 8004f58:	08004fa7 	.word	0x08004fa7
 8004f5c:	08004ef9 	.word	0x08004ef9
 8004f60:	08004ef9 	.word	0x08004ef9
 8004f64:	0800503d 	.word	0x0800503d
 8004f68:	6833      	ldr	r3, [r6, #0]
 8004f6a:	1d1a      	adds	r2, r3, #4
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	6032      	str	r2, [r6, #0]
 8004f70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e09c      	b.n	80050b6 <_printf_i+0x1e6>
 8004f7c:	6833      	ldr	r3, [r6, #0]
 8004f7e:	6820      	ldr	r0, [r4, #0]
 8004f80:	1d19      	adds	r1, r3, #4
 8004f82:	6031      	str	r1, [r6, #0]
 8004f84:	0606      	lsls	r6, r0, #24
 8004f86:	d501      	bpl.n	8004f8c <_printf_i+0xbc>
 8004f88:	681d      	ldr	r5, [r3, #0]
 8004f8a:	e003      	b.n	8004f94 <_printf_i+0xc4>
 8004f8c:	0645      	lsls	r5, r0, #25
 8004f8e:	d5fb      	bpl.n	8004f88 <_printf_i+0xb8>
 8004f90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f94:	2d00      	cmp	r5, #0
 8004f96:	da03      	bge.n	8004fa0 <_printf_i+0xd0>
 8004f98:	232d      	movs	r3, #45	@ 0x2d
 8004f9a:	426d      	negs	r5, r5
 8004f9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fa0:	4858      	ldr	r0, [pc, #352]	@ (8005104 <_printf_i+0x234>)
 8004fa2:	230a      	movs	r3, #10
 8004fa4:	e011      	b.n	8004fca <_printf_i+0xfa>
 8004fa6:	6821      	ldr	r1, [r4, #0]
 8004fa8:	6833      	ldr	r3, [r6, #0]
 8004faa:	0608      	lsls	r0, r1, #24
 8004fac:	f853 5b04 	ldr.w	r5, [r3], #4
 8004fb0:	d402      	bmi.n	8004fb8 <_printf_i+0xe8>
 8004fb2:	0649      	lsls	r1, r1, #25
 8004fb4:	bf48      	it	mi
 8004fb6:	b2ad      	uxthmi	r5, r5
 8004fb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8004fba:	4852      	ldr	r0, [pc, #328]	@ (8005104 <_printf_i+0x234>)
 8004fbc:	6033      	str	r3, [r6, #0]
 8004fbe:	bf14      	ite	ne
 8004fc0:	230a      	movne	r3, #10
 8004fc2:	2308      	moveq	r3, #8
 8004fc4:	2100      	movs	r1, #0
 8004fc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004fca:	6866      	ldr	r6, [r4, #4]
 8004fcc:	60a6      	str	r6, [r4, #8]
 8004fce:	2e00      	cmp	r6, #0
 8004fd0:	db05      	blt.n	8004fde <_printf_i+0x10e>
 8004fd2:	6821      	ldr	r1, [r4, #0]
 8004fd4:	432e      	orrs	r6, r5
 8004fd6:	f021 0104 	bic.w	r1, r1, #4
 8004fda:	6021      	str	r1, [r4, #0]
 8004fdc:	d04b      	beq.n	8005076 <_printf_i+0x1a6>
 8004fde:	4616      	mov	r6, r2
 8004fe0:	fbb5 f1f3 	udiv	r1, r5, r3
 8004fe4:	fb03 5711 	mls	r7, r3, r1, r5
 8004fe8:	5dc7      	ldrb	r7, [r0, r7]
 8004fea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004fee:	462f      	mov	r7, r5
 8004ff0:	42bb      	cmp	r3, r7
 8004ff2:	460d      	mov	r5, r1
 8004ff4:	d9f4      	bls.n	8004fe0 <_printf_i+0x110>
 8004ff6:	2b08      	cmp	r3, #8
 8004ff8:	d10b      	bne.n	8005012 <_printf_i+0x142>
 8004ffa:	6823      	ldr	r3, [r4, #0]
 8004ffc:	07df      	lsls	r7, r3, #31
 8004ffe:	d508      	bpl.n	8005012 <_printf_i+0x142>
 8005000:	6923      	ldr	r3, [r4, #16]
 8005002:	6861      	ldr	r1, [r4, #4]
 8005004:	4299      	cmp	r1, r3
 8005006:	bfde      	ittt	le
 8005008:	2330      	movle	r3, #48	@ 0x30
 800500a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800500e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005012:	1b92      	subs	r2, r2, r6
 8005014:	6122      	str	r2, [r4, #16]
 8005016:	f8cd a000 	str.w	sl, [sp]
 800501a:	464b      	mov	r3, r9
 800501c:	aa03      	add	r2, sp, #12
 800501e:	4621      	mov	r1, r4
 8005020:	4640      	mov	r0, r8
 8005022:	f7ff fee7 	bl	8004df4 <_printf_common>
 8005026:	3001      	adds	r0, #1
 8005028:	d14a      	bne.n	80050c0 <_printf_i+0x1f0>
 800502a:	f04f 30ff 	mov.w	r0, #4294967295
 800502e:	b004      	add	sp, #16
 8005030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005034:	6823      	ldr	r3, [r4, #0]
 8005036:	f043 0320 	orr.w	r3, r3, #32
 800503a:	6023      	str	r3, [r4, #0]
 800503c:	4832      	ldr	r0, [pc, #200]	@ (8005108 <_printf_i+0x238>)
 800503e:	2778      	movs	r7, #120	@ 0x78
 8005040:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005044:	6823      	ldr	r3, [r4, #0]
 8005046:	6831      	ldr	r1, [r6, #0]
 8005048:	061f      	lsls	r7, r3, #24
 800504a:	f851 5b04 	ldr.w	r5, [r1], #4
 800504e:	d402      	bmi.n	8005056 <_printf_i+0x186>
 8005050:	065f      	lsls	r7, r3, #25
 8005052:	bf48      	it	mi
 8005054:	b2ad      	uxthmi	r5, r5
 8005056:	6031      	str	r1, [r6, #0]
 8005058:	07d9      	lsls	r1, r3, #31
 800505a:	bf44      	itt	mi
 800505c:	f043 0320 	orrmi.w	r3, r3, #32
 8005060:	6023      	strmi	r3, [r4, #0]
 8005062:	b11d      	cbz	r5, 800506c <_printf_i+0x19c>
 8005064:	2310      	movs	r3, #16
 8005066:	e7ad      	b.n	8004fc4 <_printf_i+0xf4>
 8005068:	4826      	ldr	r0, [pc, #152]	@ (8005104 <_printf_i+0x234>)
 800506a:	e7e9      	b.n	8005040 <_printf_i+0x170>
 800506c:	6823      	ldr	r3, [r4, #0]
 800506e:	f023 0320 	bic.w	r3, r3, #32
 8005072:	6023      	str	r3, [r4, #0]
 8005074:	e7f6      	b.n	8005064 <_printf_i+0x194>
 8005076:	4616      	mov	r6, r2
 8005078:	e7bd      	b.n	8004ff6 <_printf_i+0x126>
 800507a:	6833      	ldr	r3, [r6, #0]
 800507c:	6825      	ldr	r5, [r4, #0]
 800507e:	6961      	ldr	r1, [r4, #20]
 8005080:	1d18      	adds	r0, r3, #4
 8005082:	6030      	str	r0, [r6, #0]
 8005084:	062e      	lsls	r6, r5, #24
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	d501      	bpl.n	800508e <_printf_i+0x1be>
 800508a:	6019      	str	r1, [r3, #0]
 800508c:	e002      	b.n	8005094 <_printf_i+0x1c4>
 800508e:	0668      	lsls	r0, r5, #25
 8005090:	d5fb      	bpl.n	800508a <_printf_i+0x1ba>
 8005092:	8019      	strh	r1, [r3, #0]
 8005094:	2300      	movs	r3, #0
 8005096:	6123      	str	r3, [r4, #16]
 8005098:	4616      	mov	r6, r2
 800509a:	e7bc      	b.n	8005016 <_printf_i+0x146>
 800509c:	6833      	ldr	r3, [r6, #0]
 800509e:	1d1a      	adds	r2, r3, #4
 80050a0:	6032      	str	r2, [r6, #0]
 80050a2:	681e      	ldr	r6, [r3, #0]
 80050a4:	6862      	ldr	r2, [r4, #4]
 80050a6:	2100      	movs	r1, #0
 80050a8:	4630      	mov	r0, r6
 80050aa:	f7fb f891 	bl	80001d0 <memchr>
 80050ae:	b108      	cbz	r0, 80050b4 <_printf_i+0x1e4>
 80050b0:	1b80      	subs	r0, r0, r6
 80050b2:	6060      	str	r0, [r4, #4]
 80050b4:	6863      	ldr	r3, [r4, #4]
 80050b6:	6123      	str	r3, [r4, #16]
 80050b8:	2300      	movs	r3, #0
 80050ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050be:	e7aa      	b.n	8005016 <_printf_i+0x146>
 80050c0:	6923      	ldr	r3, [r4, #16]
 80050c2:	4632      	mov	r2, r6
 80050c4:	4649      	mov	r1, r9
 80050c6:	4640      	mov	r0, r8
 80050c8:	47d0      	blx	sl
 80050ca:	3001      	adds	r0, #1
 80050cc:	d0ad      	beq.n	800502a <_printf_i+0x15a>
 80050ce:	6823      	ldr	r3, [r4, #0]
 80050d0:	079b      	lsls	r3, r3, #30
 80050d2:	d413      	bmi.n	80050fc <_printf_i+0x22c>
 80050d4:	68e0      	ldr	r0, [r4, #12]
 80050d6:	9b03      	ldr	r3, [sp, #12]
 80050d8:	4298      	cmp	r0, r3
 80050da:	bfb8      	it	lt
 80050dc:	4618      	movlt	r0, r3
 80050de:	e7a6      	b.n	800502e <_printf_i+0x15e>
 80050e0:	2301      	movs	r3, #1
 80050e2:	4632      	mov	r2, r6
 80050e4:	4649      	mov	r1, r9
 80050e6:	4640      	mov	r0, r8
 80050e8:	47d0      	blx	sl
 80050ea:	3001      	adds	r0, #1
 80050ec:	d09d      	beq.n	800502a <_printf_i+0x15a>
 80050ee:	3501      	adds	r5, #1
 80050f0:	68e3      	ldr	r3, [r4, #12]
 80050f2:	9903      	ldr	r1, [sp, #12]
 80050f4:	1a5b      	subs	r3, r3, r1
 80050f6:	42ab      	cmp	r3, r5
 80050f8:	dcf2      	bgt.n	80050e0 <_printf_i+0x210>
 80050fa:	e7eb      	b.n	80050d4 <_printf_i+0x204>
 80050fc:	2500      	movs	r5, #0
 80050fe:	f104 0619 	add.w	r6, r4, #25
 8005102:	e7f5      	b.n	80050f0 <_printf_i+0x220>
 8005104:	08005531 	.word	0x08005531
 8005108:	08005542 	.word	0x08005542

0800510c <__sflush_r>:
 800510c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005114:	0716      	lsls	r6, r2, #28
 8005116:	4605      	mov	r5, r0
 8005118:	460c      	mov	r4, r1
 800511a:	d454      	bmi.n	80051c6 <__sflush_r+0xba>
 800511c:	684b      	ldr	r3, [r1, #4]
 800511e:	2b00      	cmp	r3, #0
 8005120:	dc02      	bgt.n	8005128 <__sflush_r+0x1c>
 8005122:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005124:	2b00      	cmp	r3, #0
 8005126:	dd48      	ble.n	80051ba <__sflush_r+0xae>
 8005128:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800512a:	2e00      	cmp	r6, #0
 800512c:	d045      	beq.n	80051ba <__sflush_r+0xae>
 800512e:	2300      	movs	r3, #0
 8005130:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005134:	682f      	ldr	r7, [r5, #0]
 8005136:	6a21      	ldr	r1, [r4, #32]
 8005138:	602b      	str	r3, [r5, #0]
 800513a:	d030      	beq.n	800519e <__sflush_r+0x92>
 800513c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800513e:	89a3      	ldrh	r3, [r4, #12]
 8005140:	0759      	lsls	r1, r3, #29
 8005142:	d505      	bpl.n	8005150 <__sflush_r+0x44>
 8005144:	6863      	ldr	r3, [r4, #4]
 8005146:	1ad2      	subs	r2, r2, r3
 8005148:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800514a:	b10b      	cbz	r3, 8005150 <__sflush_r+0x44>
 800514c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800514e:	1ad2      	subs	r2, r2, r3
 8005150:	2300      	movs	r3, #0
 8005152:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005154:	6a21      	ldr	r1, [r4, #32]
 8005156:	4628      	mov	r0, r5
 8005158:	47b0      	blx	r6
 800515a:	1c43      	adds	r3, r0, #1
 800515c:	89a3      	ldrh	r3, [r4, #12]
 800515e:	d106      	bne.n	800516e <__sflush_r+0x62>
 8005160:	6829      	ldr	r1, [r5, #0]
 8005162:	291d      	cmp	r1, #29
 8005164:	d82b      	bhi.n	80051be <__sflush_r+0xb2>
 8005166:	4a2a      	ldr	r2, [pc, #168]	@ (8005210 <__sflush_r+0x104>)
 8005168:	40ca      	lsrs	r2, r1
 800516a:	07d6      	lsls	r6, r2, #31
 800516c:	d527      	bpl.n	80051be <__sflush_r+0xb2>
 800516e:	2200      	movs	r2, #0
 8005170:	6062      	str	r2, [r4, #4]
 8005172:	04d9      	lsls	r1, r3, #19
 8005174:	6922      	ldr	r2, [r4, #16]
 8005176:	6022      	str	r2, [r4, #0]
 8005178:	d504      	bpl.n	8005184 <__sflush_r+0x78>
 800517a:	1c42      	adds	r2, r0, #1
 800517c:	d101      	bne.n	8005182 <__sflush_r+0x76>
 800517e:	682b      	ldr	r3, [r5, #0]
 8005180:	b903      	cbnz	r3, 8005184 <__sflush_r+0x78>
 8005182:	6560      	str	r0, [r4, #84]	@ 0x54
 8005184:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005186:	602f      	str	r7, [r5, #0]
 8005188:	b1b9      	cbz	r1, 80051ba <__sflush_r+0xae>
 800518a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800518e:	4299      	cmp	r1, r3
 8005190:	d002      	beq.n	8005198 <__sflush_r+0x8c>
 8005192:	4628      	mov	r0, r5
 8005194:	f7ff fbf4 	bl	8004980 <_free_r>
 8005198:	2300      	movs	r3, #0
 800519a:	6363      	str	r3, [r4, #52]	@ 0x34
 800519c:	e00d      	b.n	80051ba <__sflush_r+0xae>
 800519e:	2301      	movs	r3, #1
 80051a0:	4628      	mov	r0, r5
 80051a2:	47b0      	blx	r6
 80051a4:	4602      	mov	r2, r0
 80051a6:	1c50      	adds	r0, r2, #1
 80051a8:	d1c9      	bne.n	800513e <__sflush_r+0x32>
 80051aa:	682b      	ldr	r3, [r5, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0c6      	beq.n	800513e <__sflush_r+0x32>
 80051b0:	2b1d      	cmp	r3, #29
 80051b2:	d001      	beq.n	80051b8 <__sflush_r+0xac>
 80051b4:	2b16      	cmp	r3, #22
 80051b6:	d11e      	bne.n	80051f6 <__sflush_r+0xea>
 80051b8:	602f      	str	r7, [r5, #0]
 80051ba:	2000      	movs	r0, #0
 80051bc:	e022      	b.n	8005204 <__sflush_r+0xf8>
 80051be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051c2:	b21b      	sxth	r3, r3
 80051c4:	e01b      	b.n	80051fe <__sflush_r+0xf2>
 80051c6:	690f      	ldr	r7, [r1, #16]
 80051c8:	2f00      	cmp	r7, #0
 80051ca:	d0f6      	beq.n	80051ba <__sflush_r+0xae>
 80051cc:	0793      	lsls	r3, r2, #30
 80051ce:	680e      	ldr	r6, [r1, #0]
 80051d0:	bf08      	it	eq
 80051d2:	694b      	ldreq	r3, [r1, #20]
 80051d4:	600f      	str	r7, [r1, #0]
 80051d6:	bf18      	it	ne
 80051d8:	2300      	movne	r3, #0
 80051da:	eba6 0807 	sub.w	r8, r6, r7
 80051de:	608b      	str	r3, [r1, #8]
 80051e0:	f1b8 0f00 	cmp.w	r8, #0
 80051e4:	dde9      	ble.n	80051ba <__sflush_r+0xae>
 80051e6:	6a21      	ldr	r1, [r4, #32]
 80051e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80051ea:	4643      	mov	r3, r8
 80051ec:	463a      	mov	r2, r7
 80051ee:	4628      	mov	r0, r5
 80051f0:	47b0      	blx	r6
 80051f2:	2800      	cmp	r0, #0
 80051f4:	dc08      	bgt.n	8005208 <__sflush_r+0xfc>
 80051f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051fe:	81a3      	strh	r3, [r4, #12]
 8005200:	f04f 30ff 	mov.w	r0, #4294967295
 8005204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005208:	4407      	add	r7, r0
 800520a:	eba8 0800 	sub.w	r8, r8, r0
 800520e:	e7e7      	b.n	80051e0 <__sflush_r+0xd4>
 8005210:	20400001 	.word	0x20400001

08005214 <_fflush_r>:
 8005214:	b538      	push	{r3, r4, r5, lr}
 8005216:	690b      	ldr	r3, [r1, #16]
 8005218:	4605      	mov	r5, r0
 800521a:	460c      	mov	r4, r1
 800521c:	b913      	cbnz	r3, 8005224 <_fflush_r+0x10>
 800521e:	2500      	movs	r5, #0
 8005220:	4628      	mov	r0, r5
 8005222:	bd38      	pop	{r3, r4, r5, pc}
 8005224:	b118      	cbz	r0, 800522e <_fflush_r+0x1a>
 8005226:	6a03      	ldr	r3, [r0, #32]
 8005228:	b90b      	cbnz	r3, 800522e <_fflush_r+0x1a>
 800522a:	f7ff f9af 	bl	800458c <__sinit>
 800522e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d0f3      	beq.n	800521e <_fflush_r+0xa>
 8005236:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005238:	07d0      	lsls	r0, r2, #31
 800523a:	d404      	bmi.n	8005246 <_fflush_r+0x32>
 800523c:	0599      	lsls	r1, r3, #22
 800523e:	d402      	bmi.n	8005246 <_fflush_r+0x32>
 8005240:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005242:	f7ff fb9a 	bl	800497a <__retarget_lock_acquire_recursive>
 8005246:	4628      	mov	r0, r5
 8005248:	4621      	mov	r1, r4
 800524a:	f7ff ff5f 	bl	800510c <__sflush_r>
 800524e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005250:	07da      	lsls	r2, r3, #31
 8005252:	4605      	mov	r5, r0
 8005254:	d4e4      	bmi.n	8005220 <_fflush_r+0xc>
 8005256:	89a3      	ldrh	r3, [r4, #12]
 8005258:	059b      	lsls	r3, r3, #22
 800525a:	d4e1      	bmi.n	8005220 <_fflush_r+0xc>
 800525c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800525e:	f7ff fb8d 	bl	800497c <__retarget_lock_release_recursive>
 8005262:	e7dd      	b.n	8005220 <_fflush_r+0xc>

08005264 <__swhatbuf_r>:
 8005264:	b570      	push	{r4, r5, r6, lr}
 8005266:	460c      	mov	r4, r1
 8005268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800526c:	2900      	cmp	r1, #0
 800526e:	b096      	sub	sp, #88	@ 0x58
 8005270:	4615      	mov	r5, r2
 8005272:	461e      	mov	r6, r3
 8005274:	da0d      	bge.n	8005292 <__swhatbuf_r+0x2e>
 8005276:	89a3      	ldrh	r3, [r4, #12]
 8005278:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800527c:	f04f 0100 	mov.w	r1, #0
 8005280:	bf14      	ite	ne
 8005282:	2340      	movne	r3, #64	@ 0x40
 8005284:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005288:	2000      	movs	r0, #0
 800528a:	6031      	str	r1, [r6, #0]
 800528c:	602b      	str	r3, [r5, #0]
 800528e:	b016      	add	sp, #88	@ 0x58
 8005290:	bd70      	pop	{r4, r5, r6, pc}
 8005292:	466a      	mov	r2, sp
 8005294:	f000 f848 	bl	8005328 <_fstat_r>
 8005298:	2800      	cmp	r0, #0
 800529a:	dbec      	blt.n	8005276 <__swhatbuf_r+0x12>
 800529c:	9901      	ldr	r1, [sp, #4]
 800529e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80052a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80052a6:	4259      	negs	r1, r3
 80052a8:	4159      	adcs	r1, r3
 80052aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052ae:	e7eb      	b.n	8005288 <__swhatbuf_r+0x24>

080052b0 <__smakebuf_r>:
 80052b0:	898b      	ldrh	r3, [r1, #12]
 80052b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052b4:	079d      	lsls	r5, r3, #30
 80052b6:	4606      	mov	r6, r0
 80052b8:	460c      	mov	r4, r1
 80052ba:	d507      	bpl.n	80052cc <__smakebuf_r+0x1c>
 80052bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80052c0:	6023      	str	r3, [r4, #0]
 80052c2:	6123      	str	r3, [r4, #16]
 80052c4:	2301      	movs	r3, #1
 80052c6:	6163      	str	r3, [r4, #20]
 80052c8:	b003      	add	sp, #12
 80052ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052cc:	ab01      	add	r3, sp, #4
 80052ce:	466a      	mov	r2, sp
 80052d0:	f7ff ffc8 	bl	8005264 <__swhatbuf_r>
 80052d4:	9f00      	ldr	r7, [sp, #0]
 80052d6:	4605      	mov	r5, r0
 80052d8:	4639      	mov	r1, r7
 80052da:	4630      	mov	r0, r6
 80052dc:	f7ff fbbc 	bl	8004a58 <_malloc_r>
 80052e0:	b948      	cbnz	r0, 80052f6 <__smakebuf_r+0x46>
 80052e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052e6:	059a      	lsls	r2, r3, #22
 80052e8:	d4ee      	bmi.n	80052c8 <__smakebuf_r+0x18>
 80052ea:	f023 0303 	bic.w	r3, r3, #3
 80052ee:	f043 0302 	orr.w	r3, r3, #2
 80052f2:	81a3      	strh	r3, [r4, #12]
 80052f4:	e7e2      	b.n	80052bc <__smakebuf_r+0xc>
 80052f6:	89a3      	ldrh	r3, [r4, #12]
 80052f8:	6020      	str	r0, [r4, #0]
 80052fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052fe:	81a3      	strh	r3, [r4, #12]
 8005300:	9b01      	ldr	r3, [sp, #4]
 8005302:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005306:	b15b      	cbz	r3, 8005320 <__smakebuf_r+0x70>
 8005308:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800530c:	4630      	mov	r0, r6
 800530e:	f000 f81d 	bl	800534c <_isatty_r>
 8005312:	b128      	cbz	r0, 8005320 <__smakebuf_r+0x70>
 8005314:	89a3      	ldrh	r3, [r4, #12]
 8005316:	f023 0303 	bic.w	r3, r3, #3
 800531a:	f043 0301 	orr.w	r3, r3, #1
 800531e:	81a3      	strh	r3, [r4, #12]
 8005320:	89a3      	ldrh	r3, [r4, #12]
 8005322:	431d      	orrs	r5, r3
 8005324:	81a5      	strh	r5, [r4, #12]
 8005326:	e7cf      	b.n	80052c8 <__smakebuf_r+0x18>

08005328 <_fstat_r>:
 8005328:	b538      	push	{r3, r4, r5, lr}
 800532a:	4d07      	ldr	r5, [pc, #28]	@ (8005348 <_fstat_r+0x20>)
 800532c:	2300      	movs	r3, #0
 800532e:	4604      	mov	r4, r0
 8005330:	4608      	mov	r0, r1
 8005332:	4611      	mov	r1, r2
 8005334:	602b      	str	r3, [r5, #0]
 8005336:	f7fb fcdf 	bl	8000cf8 <_fstat>
 800533a:	1c43      	adds	r3, r0, #1
 800533c:	d102      	bne.n	8005344 <_fstat_r+0x1c>
 800533e:	682b      	ldr	r3, [r5, #0]
 8005340:	b103      	cbz	r3, 8005344 <_fstat_r+0x1c>
 8005342:	6023      	str	r3, [r4, #0]
 8005344:	bd38      	pop	{r3, r4, r5, pc}
 8005346:	bf00      	nop
 8005348:	200002a4 	.word	0x200002a4

0800534c <_isatty_r>:
 800534c:	b538      	push	{r3, r4, r5, lr}
 800534e:	4d06      	ldr	r5, [pc, #24]	@ (8005368 <_isatty_r+0x1c>)
 8005350:	2300      	movs	r3, #0
 8005352:	4604      	mov	r4, r0
 8005354:	4608      	mov	r0, r1
 8005356:	602b      	str	r3, [r5, #0]
 8005358:	f7fb fcde 	bl	8000d18 <_isatty>
 800535c:	1c43      	adds	r3, r0, #1
 800535e:	d102      	bne.n	8005366 <_isatty_r+0x1a>
 8005360:	682b      	ldr	r3, [r5, #0]
 8005362:	b103      	cbz	r3, 8005366 <_isatty_r+0x1a>
 8005364:	6023      	str	r3, [r4, #0]
 8005366:	bd38      	pop	{r3, r4, r5, pc}
 8005368:	200002a4 	.word	0x200002a4

0800536c <_sbrk_r>:
 800536c:	b538      	push	{r3, r4, r5, lr}
 800536e:	4d06      	ldr	r5, [pc, #24]	@ (8005388 <_sbrk_r+0x1c>)
 8005370:	2300      	movs	r3, #0
 8005372:	4604      	mov	r4, r0
 8005374:	4608      	mov	r0, r1
 8005376:	602b      	str	r3, [r5, #0]
 8005378:	f7fb fce6 	bl	8000d48 <_sbrk>
 800537c:	1c43      	adds	r3, r0, #1
 800537e:	d102      	bne.n	8005386 <_sbrk_r+0x1a>
 8005380:	682b      	ldr	r3, [r5, #0]
 8005382:	b103      	cbz	r3, 8005386 <_sbrk_r+0x1a>
 8005384:	6023      	str	r3, [r4, #0]
 8005386:	bd38      	pop	{r3, r4, r5, pc}
 8005388:	200002a4 	.word	0x200002a4

0800538c <_init>:
 800538c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800538e:	bf00      	nop
 8005390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005392:	bc08      	pop	{r3}
 8005394:	469e      	mov	lr, r3
 8005396:	4770      	bx	lr

08005398 <_fini>:
 8005398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800539a:	bf00      	nop
 800539c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800539e:	bc08      	pop	{r3}
 80053a0:	469e      	mov	lr, r3
 80053a2:	4770      	bx	lr
