C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis   -part A2F200M3F  -package FBGA484  -grade STD    -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\synlog\report\Top_fpga_mapper.xml  -top_level_module  work.Top  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.edn   -freq 100.000   -tcl  D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\mss_tshell_syn.sdc  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\synwork\Top_prem.srd  -sap  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.sap  -otap  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.tap  -omap  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v  -sap  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.sap  -ologparam  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\syntmp\Top.plg  -osyn  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srm  -prjdir  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\  -prjname  Top_syn  -log  D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\synlog\Top_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A2F200M3F -package FBGA484 -grade STD -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Top_fpga_mapper.xml -top_level_module work.Top -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\Top.edn -freq 100.000 -tcl ..\..\component\work\Intro\mss_tshell_syn.sdc ..\synwork\Top_prem.srd -sap ..\Top.sap -otap ..\Top.tap -omap ..\Top.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v -sap ..\Top.sap -ologparam Top.plg -osyn ..\Top.srm -prjdir ..\ -prjname Top_syn -log ..\synlog\Top_fpga_mapper.srr
rc:1 success:1 runtime:3
file:..\scratchproject.prs|io:o|time:1607080726|size:3347|exec:0|csum:
file:..\Top.edn|io:o|time:1607421291|size:400343|exec:0|csum:
file:..\..\component\work\Intro\mss_tshell_syn.sdc|io:i|time:1606906118|size:180|exec:0|csum:220D7111C5D6FC376260CBD373E5EEB3
file:..\synwork\Top_prem.srd|io:i|time:1607421288|size:43036|exec:0|csum:879B88F33BE5F8984CB2E6B7E4541BA0
file:..\Top.sap|io:o|time:1607421288|size:1247|exec:0|csum:
file:..\Top.tap|io:o|time:0|size:0|exec:0|csum:
file:..\Top.map|io:o|time:1607421292|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v|io:i|time:1509009488|size:72817|exec:0|csum:792D908376FAE59463CBCC67F19D1698
file:..\Top.sap|io:o|time:1607421288|size:1247|exec:0|csum:
file:Top.plg|io:o|time:1607421292|size:863|exec:0|csum:
file:..\Top.srm|io:o|time:1607421291|size:70031|exec:0|csum:
file:..\synlog\Top_fpga_mapper.srr|io:o|time:1607421292|size:34975|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509355872|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509357286|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
