
OMNI-BOT_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020680  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003080  08020920  08020920  00021920  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080239a0  080239a0  00025270  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080239a0  080239a0  000249a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080239a8  080239a8  00025270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080239a8  080239a8  000249a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080239ac  080239ac  000249ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000270  24000000  080239b0  00025000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001c860  24000270  08023c20  00025270  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2401cad0  08023c20  00025ad0  2**0
                  ALLOC
 11 .lwip_sec     00004a60  30000000  30000000  00026000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00025270  2**0
                  CONTENTS, READONLY
 13 .debug_info   00040ea3  00000000  00000000  0002529e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000097e1  00000000  00000000  00066141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002d78  00000000  00000000  0006f928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002353  00000000  00000000  000726a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0005029e  00000000  00000000  000749f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00049960  00000000  00000000  000c4c91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001b237b  00000000  00000000  0010e5f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  002c096c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d1f8  00000000  00000000  002c09b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  002cdba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000270 	.word	0x24000270
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08020908 	.word	0x08020908

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000274 	.word	0x24000274
 80002dc:	08020908 	.word	0x08020908

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ac8:	4b49      	ldr	r3, [pc, #292]	@ (8000bf0 <SystemInit+0x12c>)
 8000aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ace:	4a48      	ldr	r2, [pc, #288]	@ (8000bf0 <SystemInit+0x12c>)
 8000ad0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000ad8:	4b45      	ldr	r3, [pc, #276]	@ (8000bf0 <SystemInit+0x12c>)
 8000ada:	691b      	ldr	r3, [r3, #16]
 8000adc:	4a44      	ldr	r2, [pc, #272]	@ (8000bf0 <SystemInit+0x12c>)
 8000ade:	f043 0310 	orr.w	r3, r3, #16
 8000ae2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ae4:	4b43      	ldr	r3, [pc, #268]	@ (8000bf4 <SystemInit+0x130>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f003 030f 	and.w	r3, r3, #15
 8000aec:	2b06      	cmp	r3, #6
 8000aee:	d807      	bhi.n	8000b00 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000af0:	4b40      	ldr	r3, [pc, #256]	@ (8000bf4 <SystemInit+0x130>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f023 030f 	bic.w	r3, r3, #15
 8000af8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bf4 <SystemInit+0x130>)
 8000afa:	f043 0307 	orr.w	r3, r3, #7
 8000afe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000b00:	4b3d      	ldr	r3, [pc, #244]	@ (8000bf8 <SystemInit+0x134>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a3c      	ldr	r2, [pc, #240]	@ (8000bf8 <SystemInit+0x134>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000bf8 <SystemInit+0x134>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000b12:	4b39      	ldr	r3, [pc, #228]	@ (8000bf8 <SystemInit+0x134>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4938      	ldr	r1, [pc, #224]	@ (8000bf8 <SystemInit+0x134>)
 8000b18:	4b38      	ldr	r3, [pc, #224]	@ (8000bfc <SystemInit+0x138>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000b1e:	4b35      	ldr	r3, [pc, #212]	@ (8000bf4 <SystemInit+0x130>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f003 0308 	and.w	r3, r3, #8
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d007      	beq.n	8000b3a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b2a:	4b32      	ldr	r3, [pc, #200]	@ (8000bf4 <SystemInit+0x130>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f023 030f 	bic.w	r3, r3, #15
 8000b32:	4a30      	ldr	r2, [pc, #192]	@ (8000bf4 <SystemInit+0x130>)
 8000b34:	f043 0307 	orr.w	r3, r3, #7
 8000b38:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bf8 <SystemInit+0x134>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b40:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf8 <SystemInit+0x134>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b46:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf8 <SystemInit+0x134>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf8 <SystemInit+0x134>)
 8000b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8000c00 <SystemInit+0x13c>)
 8000b50:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b52:	4b29      	ldr	r3, [pc, #164]	@ (8000bf8 <SystemInit+0x134>)
 8000b54:	4a2b      	ldr	r2, [pc, #172]	@ (8000c04 <SystemInit+0x140>)
 8000b56:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b58:	4b27      	ldr	r3, [pc, #156]	@ (8000bf8 <SystemInit+0x134>)
 8000b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8000c08 <SystemInit+0x144>)
 8000b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b5e:	4b26      	ldr	r3, [pc, #152]	@ (8000bf8 <SystemInit+0x134>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b64:	4b24      	ldr	r3, [pc, #144]	@ (8000bf8 <SystemInit+0x134>)
 8000b66:	4a28      	ldr	r2, [pc, #160]	@ (8000c08 <SystemInit+0x144>)
 8000b68:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b6a:	4b23      	ldr	r3, [pc, #140]	@ (8000bf8 <SystemInit+0x134>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b70:	4b21      	ldr	r3, [pc, #132]	@ (8000bf8 <SystemInit+0x134>)
 8000b72:	4a25      	ldr	r2, [pc, #148]	@ (8000c08 <SystemInit+0x144>)
 8000b74:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b76:	4b20      	ldr	r3, [pc, #128]	@ (8000bf8 <SystemInit+0x134>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <SystemInit+0x134>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a1d      	ldr	r2, [pc, #116]	@ (8000bf8 <SystemInit+0x134>)
 8000b82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <SystemInit+0x134>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c0c <SystemInit+0x148>)
 8000b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b92:	4a1e      	ldr	r2, [pc, #120]	@ (8000c0c <SystemInit+0x148>)
 8000b94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b98:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c10 <SystemInit+0x14c>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <SystemInit+0x150>)
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ba6:	d202      	bcs.n	8000bae <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c18 <SystemInit+0x154>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <SystemInit+0x134>)
 8000bb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d113      	bne.n	8000be4 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <SystemInit+0x134>)
 8000bbe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bc2:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf8 <SystemInit+0x134>)
 8000bc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bc8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bcc:	4b13      	ldr	r3, [pc, #76]	@ (8000c1c <SystemInit+0x158>)
 8000bce:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000bd2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bd4:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <SystemInit+0x134>)
 8000bd6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bda:	4a07      	ldr	r2, [pc, #28]	@ (8000bf8 <SystemInit+0x134>)
 8000bdc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000be0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	e000ed00 	.word	0xe000ed00
 8000bf4:	52002000 	.word	0x52002000
 8000bf8:	58024400 	.word	0x58024400
 8000bfc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000c00:	02020200 	.word	0x02020200
 8000c04:	01ff0000 	.word	0x01ff0000
 8000c08:	01010280 	.word	0x01010280
 8000c0c:	580000c0 	.word	0x580000c0
 8000c10:	5c001000 	.word	0x5c001000
 8000c14:	ffff0000 	.word	0xffff0000
 8000c18:	51008108 	.word	0x51008108
 8000c1c:	52004000 	.word	0x52004000

08000c20 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	4a08      	ldr	r2, [pc, #32]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c2a:	f023 0302 	bic.w	r3, r3, #2
 8000c2e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c30:	bf00      	nop
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d0f9      	beq.n	8000c32 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c3e:	bf00      	nop
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	58024800 	.word	0x58024800

08000c50 <le_i16>:
typedef enum { WAIT_AA1, WAIT_AA2, COLLECT } st_t;
static st_t st = WAIT_AA1;
static uint8_t pkt[19];
static uint8_t k = 0;

static inline int16_t le_i16(const uint8_t *p) {
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  return (int16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	b21a      	sxth	r2, r3
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	3301      	adds	r3, #1
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	b21b      	sxth	r3, r3
 8000c66:	021b      	lsls	r3, r3, #8
 8000c68:	b21b      	sxth	r3, r3
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	b21b      	sxth	r3, r3
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
	...

08000c7c <wrap180f>:

static inline float wrap180f(float a) {
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	ed87 0a01 	vstr	s0, [r7, #4]
  while (a > 180.0f) a -= 360.0f;
 8000c86:	e007      	b.n	8000c98 <wrap180f+0x1c>
 8000c88:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c8c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000ce4 <wrap180f+0x68>
 8000c90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c94:	edc7 7a01 	vstr	s15, [r7, #4]
 8000c98:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c9c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000ce8 <wrap180f+0x6c>
 8000ca0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ca8:	dcee      	bgt.n	8000c88 <wrap180f+0xc>
  while (a < -180.0f) a += 360.0f;
 8000caa:	e007      	b.n	8000cbc <wrap180f+0x40>
 8000cac:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cb0:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000ce4 <wrap180f+0x68>
 8000cb4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000cb8:	edc7 7a01 	vstr	s15, [r7, #4]
 8000cbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cc0:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000cec <wrap180f+0x70>
 8000cc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ccc:	d4ee      	bmi.n	8000cac <wrap180f+0x30>
  return a;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	ee07 3a90 	vmov	s15, r3
}
 8000cd4:	eeb0 0a67 	vmov.f32	s0, s15
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	43b40000 	.word	0x43b40000
 8000ce8:	43340000 	.word	0x43340000
 8000cec:	c3340000 	.word	0xc3340000

08000cf0 <BNO_RVC_Init>:

void BNO_RVC_Init(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  // Reset published sample + parser state.
  // Note: UART RX is armed in main.c (HAL_UART_Receive_IT).
  g_latest.valid = 0;
 8000cf4:	4b08      	ldr	r3, [pc, #32]	@ (8000d18 <BNO_RVC_Init+0x28>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]
  g_seq = 0;
 8000cfa:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <BNO_RVC_Init+0x2c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
  st = WAIT_AA1;
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <BNO_RVC_Init+0x30>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	701a      	strb	r2, [r3, #0]
  k = 0;
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <BNO_RVC_Init+0x34>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	2400028c 	.word	0x2400028c
 8000d1c:	240002b8 	.word	0x240002b8
 8000d20:	240002bc 	.word	0x240002bc
 8000d24:	240002d3 	.word	0x240002d3

08000d28 <BNO_RVC_OnByte>:



// Call this from HAL_UART_RxCpltCallback when USART2 receives 1 byte
void BNO_RVC_OnByte(uint8_t b)
{
 8000d28:	b5b0      	push	{r4, r5, r7, lr}
 8000d2a:	b094      	sub	sp, #80	@ 0x50
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	71fb      	strb	r3, [r7, #7]
  switch (st) {
 8000d32:	4b98      	ldr	r3, [pc, #608]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d023      	beq.n	8000d82 <BNO_RVC_OnByte+0x5a>
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	f300 8125 	bgt.w	8000f8a <BNO_RVC_OnByte+0x262>
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d002      	beq.n	8000d4a <BNO_RVC_OnByte+0x22>
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d00b      	beq.n	8000d60 <BNO_RVC_OnByte+0x38>
        // resync for next packet
        st = WAIT_AA1;
      }
      break;
  }
}
 8000d48:	e11f      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      if (b == 0xAA) { pkt[0] = b; st = WAIT_AA2; }
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2baa      	cmp	r3, #170	@ 0xaa
 8000d4e:	f040 8119 	bne.w	8000f84 <BNO_RVC_OnByte+0x25c>
 8000d52:	4a91      	ldr	r2, [pc, #580]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	7013      	strb	r3, [r2, #0]
 8000d58:	4b8e      	ldr	r3, [pc, #568]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
      break;
 8000d5e:	e111      	b.n	8000f84 <BNO_RVC_OnByte+0x25c>
      if (b == 0xAA) { pkt[1] = b; k = 2; st = COLLECT; }
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	2baa      	cmp	r3, #170	@ 0xaa
 8000d64:	d109      	bne.n	8000d7a <BNO_RVC_OnByte+0x52>
 8000d66:	4a8c      	ldr	r2, [pc, #560]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	7053      	strb	r3, [r2, #1]
 8000d6c:	4b8b      	ldr	r3, [pc, #556]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d6e:	2202      	movs	r2, #2
 8000d70:	701a      	strb	r2, [r3, #0]
 8000d72:	4b88      	ldr	r3, [pc, #544]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d74:	2202      	movs	r2, #2
 8000d76:	701a      	strb	r2, [r3, #0]
      break;
 8000d78:	e107      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      else st = WAIT_AA1;
 8000d7a:	4b86      	ldr	r3, [pc, #536]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
      break;
 8000d80:	e103      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      pkt[k++] = b;
 8000d82:	4b86      	ldr	r3, [pc, #536]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	1c5a      	adds	r2, r3, #1
 8000d88:	b2d1      	uxtb	r1, r2
 8000d8a:	4a84      	ldr	r2, [pc, #528]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d8c:	7011      	strb	r1, [r2, #0]
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4a81      	ldr	r2, [pc, #516]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	5453      	strb	r3, [r2, r1]
      if (k >= sizeof(pkt)) {
 8000d96:	4b81      	ldr	r3, [pc, #516]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b12      	cmp	r3, #18
 8000d9c:	f240 80f4 	bls.w	8000f88 <BNO_RVC_OnByte+0x260>
        uint8_t sum = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        for (int i = 2; i <= 17; i++) sum = (uint8_t)(sum + pkt[i]);
 8000da6:	2302      	movs	r3, #2
 8000da8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000daa:	e00b      	b.n	8000dc4 <BNO_RVC_OnByte+0x9c>
 8000dac:	4a7a      	ldr	r2, [pc, #488]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000db0:	4413      	add	r3, r2
 8000db2:	781a      	ldrb	r2, [r3, #0]
 8000db4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000db8:	4413      	add	r3, r2
 8000dba:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8000dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000dc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc6:	2b11      	cmp	r3, #17
 8000dc8:	ddf0      	ble.n	8000dac <BNO_RVC_OnByte+0x84>
        if (sum == pkt[18]) {
 8000dca:	4b73      	ldr	r3, [pc, #460]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000dcc:	7c9b      	ldrb	r3, [r3, #18]
 8000dce:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	f040 80d2 	bne.w	8000f7c <BNO_RVC_OnByte+0x254>
          bno_rvc_sample_t s = {0};
 8000dd8:	f107 0308 	add.w	r3, r7, #8
 8000ddc:	222c      	movs	r2, #44	@ 0x2c
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f01c fb43 	bl	801d46c <memset>
          s.index     = pkt[2];
 8000de6:	4b6c      	ldr	r3, [pc, #432]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000de8:	789b      	ldrb	r3, [r3, #2]
 8000dea:	727b      	strb	r3, [r7, #9]
          s.yaw_cdeg  = le_i16(&pkt[3]);
 8000dec:	486c      	ldr	r0, [pc, #432]	@ (8000fa0 <BNO_RVC_OnByte+0x278>)
 8000dee:	f7ff ff2f 	bl	8000c50 <le_i16>
 8000df2:	4603      	mov	r3, r0
 8000df4:	817b      	strh	r3, [r7, #10]
          s.pitch_cdeg= le_i16(&pkt[5]);
 8000df6:	486b      	ldr	r0, [pc, #428]	@ (8000fa4 <BNO_RVC_OnByte+0x27c>)
 8000df8:	f7ff ff2a 	bl	8000c50 <le_i16>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	81bb      	strh	r3, [r7, #12]
          s.roll_cdeg = le_i16(&pkt[7]);
 8000e00:	4869      	ldr	r0, [pc, #420]	@ (8000fa8 <BNO_RVC_OnByte+0x280>)
 8000e02:	f7ff ff25 	bl	8000c50 <le_i16>
 8000e06:	4603      	mov	r3, r0
 8000e08:	81fb      	strh	r3, [r7, #14]
          s.ax_mg     = le_i16(&pkt[9]);
 8000e0a:	4868      	ldr	r0, [pc, #416]	@ (8000fac <BNO_RVC_OnByte+0x284>)
 8000e0c:	f7ff ff20 	bl	8000c50 <le_i16>
 8000e10:	4603      	mov	r3, r0
 8000e12:	823b      	strh	r3, [r7, #16]
          s.ay_mg     = le_i16(&pkt[11]);
 8000e14:	4866      	ldr	r0, [pc, #408]	@ (8000fb0 <BNO_RVC_OnByte+0x288>)
 8000e16:	f7ff ff1b 	bl	8000c50 <le_i16>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	827b      	strh	r3, [r7, #18]
          s.az_mg     = le_i16(&pkt[13]);
 8000e1e:	4865      	ldr	r0, [pc, #404]	@ (8000fb4 <BNO_RVC_OnByte+0x28c>)
 8000e20:	f7ff ff16 	bl	8000c50 <le_i16>
 8000e24:	4603      	mov	r3, r0
 8000e26:	82bb      	strh	r3, [r7, #20]
          s.yaw_deg = 0.01f * (float)s.yaw_cdeg;
 8000e28:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e2c:	ee07 3a90 	vmov	s15, r3
 8000e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e34:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e3c:	edc7 7a06 	vstr	s15, [r7, #24]
          s.pitch_deg = 0.01f * (float)s.pitch_cdeg;
 8000e40:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e44:	ee07 3a90 	vmov	s15, r3
 8000e48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e4c:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e54:	edc7 7a07 	vstr	s15, [r7, #28]
          s.roll_deg = 0.01f * (float)s.roll_cdeg;
 8000e58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e5c:	ee07 3a90 	vmov	s15, r3
 8000e60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e64:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e6c:	edc7 7a08 	vstr	s15, [r7, #32]
          const float mg_to_mps2 = 9.80665e-3f;
 8000e70:	4b52      	ldr	r3, [pc, #328]	@ (8000fbc <BNO_RVC_OnByte+0x294>)
 8000e72:	643b      	str	r3, [r7, #64]	@ 0x40
          s.ax_mps2 = mg_to_mps2 * (float)s.ax_mg;
 8000e74:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000e78:	ee07 3a90 	vmov	s15, r3
 8000e7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e80:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000e84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e88:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
          s.ay_mps2 = mg_to_mps2 * (float)s.ay_mg;
 8000e8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000e90:	ee07 3a90 	vmov	s15, r3
 8000e94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e98:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000e9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ea0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
          s.az_mps2 = mg_to_mps2 * (float)s.az_mg;
 8000ea4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000ea8:	ee07 3a90 	vmov	s15, r3
 8000eac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eb0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000eb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eb8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
          if (have_prev) {
 8000ebc:	4b40      	ldr	r3, [pc, #256]	@ (8000fc0 <BNO_RVC_OnByte+0x298>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d036      	beq.n	8000f32 <BNO_RVC_OnByte+0x20a>
            uint8_t di = (uint8_t)(s.index - prev_idx);  // wraps naturally
 8000ec4:	7a7a      	ldrb	r2, [r7, #9]
 8000ec6:	4b3f      	ldr	r3, [pc, #252]	@ (8000fc4 <BNO_RVC_OnByte+0x29c>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            if (di == 0) di = 1;                         // avoid /0 if weird
 8000ed0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d102      	bne.n	8000ede <BNO_RVC_OnByte+0x1b6>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            float dt = 0.01f * (float)di;                // 100 Hz base period
 8000ede:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ee2:	ee07 3a90 	vmov	s15, r3
 8000ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000eea:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000eee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ef2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            float dyaw_deg = wrap180f(s.yaw_deg - prev_yaw);
 8000ef6:	ed97 7a06 	vldr	s14, [r7, #24]
 8000efa:	4b33      	ldr	r3, [pc, #204]	@ (8000fc8 <BNO_RVC_OnByte+0x2a0>)
 8000efc:	edd3 7a00 	vldr	s15, [r3]
 8000f00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f04:	eeb0 0a67 	vmov.f32	s0, s15
 8000f08:	f7ff feb8 	bl	8000c7c <wrap180f>
 8000f0c:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
            float yawrate_deg_s = dyaw_deg / dt;
 8000f10:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8000f14:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8000f18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f1c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
            s.yawrate_rad_s = yawrate_deg_s * (float)(M_PI / 180.0);
 8000f20:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f24:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8000fcc <BNO_RVC_OnByte+0x2a4>
 8000f28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f2c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 8000f30:	e005      	b.n	8000f3e <BNO_RVC_OnByte+0x216>
            s.yawrate_rad_s = 0.0f;
 8000f32:	f04f 0300 	mov.w	r3, #0
 8000f36:	627b      	str	r3, [r7, #36]	@ 0x24
            have_prev = 1;
 8000f38:	4b21      	ldr	r3, [pc, #132]	@ (8000fc0 <BNO_RVC_OnByte+0x298>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	701a      	strb	r2, [r3, #0]
          prev_idx = s.index;
 8000f3e:	7a7a      	ldrb	r2, [r7, #9]
 8000f40:	4b20      	ldr	r3, [pc, #128]	@ (8000fc4 <BNO_RVC_OnByte+0x29c>)
 8000f42:	701a      	strb	r2, [r3, #0]
          prev_yaw = s.yaw_deg;
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	4a20      	ldr	r2, [pc, #128]	@ (8000fc8 <BNO_RVC_OnByte+0x2a0>)
 8000f48:	6013      	str	r3, [r2, #0]
          g_seq++;
 8000f4a:	4b21      	ldr	r3, [pc, #132]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	4a1f      	ldr	r2, [pc, #124]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f52:	6013      	str	r3, [r2, #0]
          g_latest = s;
 8000f54:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <BNO_RVC_OnByte+0x2ac>)
 8000f56:	461d      	mov	r5, r3
 8000f58:	f107 0408 	add.w	r4, r7, #8
 8000f5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f64:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000f68:	e885 0007 	stmia.w	r5, {r0, r1, r2}
          g_latest.valid = 1;
 8000f6c:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <BNO_RVC_OnByte+0x2ac>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	701a      	strb	r2, [r3, #0]
          g_seq++;
 8000f72:	4b17      	ldr	r3, [pc, #92]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	3301      	adds	r3, #1
 8000f78:	4a15      	ldr	r2, [pc, #84]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f7a:	6013      	str	r3, [r2, #0]
        st = WAIT_AA1;
 8000f7c:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
      break;
 8000f82:	e001      	b.n	8000f88 <BNO_RVC_OnByte+0x260>
      break;
 8000f84:	bf00      	nop
 8000f86:	e000      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      break;
 8000f88:	bf00      	nop
}
 8000f8a:	bf00      	nop
 8000f8c:	3750      	adds	r7, #80	@ 0x50
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bdb0      	pop	{r4, r5, r7, pc}
 8000f92:	bf00      	nop
 8000f94:	240002bc 	.word	0x240002bc
 8000f98:	240002c0 	.word	0x240002c0
 8000f9c:	240002d3 	.word	0x240002d3
 8000fa0:	240002c3 	.word	0x240002c3
 8000fa4:	240002c5 	.word	0x240002c5
 8000fa8:	240002c7 	.word	0x240002c7
 8000fac:	240002c9 	.word	0x240002c9
 8000fb0:	240002cb 	.word	0x240002cb
 8000fb4:	240002cd 	.word	0x240002cd
 8000fb8:	3c23d70a 	.word	0x3c23d70a
 8000fbc:	3c20ac12 	.word	0x3c20ac12
 8000fc0:	240002d4 	.word	0x240002d4
 8000fc4:	240002d5 	.word	0x240002d5
 8000fc8:	240002d8 	.word	0x240002d8
 8000fcc:	3c8efa35 	.word	0x3c8efa35
 8000fd0:	240002b8 	.word	0x240002b8
 8000fd4:	2400028c 	.word	0x2400028c

08000fd8 <BNO_RVC_GetLatest>:

bool BNO_RVC_GetLatest(bno_rvc_sample_t *out)
{
 8000fd8:	b4b0      	push	{r4, r5, r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  if (!out) return false;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d101      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	e021      	b.n	800102e <BNO_RVC_GetLatest+0x56>

  // simple seq-based consistency check (avoid tearing)
  uint32_t s1, s2;
  do {
    s1 = g_seq;
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <BNO_RVC_GetLatest+0x60>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	60fb      	str	r3, [r7, #12]
    *out = g_latest;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a12      	ldr	r2, [pc, #72]	@ (800103c <BNO_RVC_GetLatest+0x64>)
 8000ff4:	461c      	mov	r4, r3
 8000ff6:	4615      	mov	r5, r2
 8000ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ffc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001000:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001004:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    s2 = g_seq;
 8001008:	4b0b      	ldr	r3, [pc, #44]	@ (8001038 <BNO_RVC_GetLatest+0x60>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	60bb      	str	r3, [r7, #8]
  } while ((s1 != s2) || (s1 & 1u));
 800100e:	68fa      	ldr	r2, [r7, #12]
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	429a      	cmp	r2, r3
 8001014:	d1e9      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f003 0301 	and.w	r3, r3, #1
 800101c:	2b00      	cmp	r3, #0
 800101e:	d1e4      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>

  return (out->valid != 0);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	bf14      	ite	ne
 8001028:	2301      	movne	r3, #1
 800102a:	2300      	moveq	r3, #0
 800102c:	b2db      	uxtb	r3, r3
}
 800102e:	4618      	mov	r0, r3
 8001030:	3714      	adds	r7, #20
 8001032:	46bd      	mov	sp, r7
 8001034:	bcb0      	pop	{r4, r5, r7}
 8001036:	4770      	bx	lr
 8001038:	240002b8 	.word	0x240002b8
 800103c:	2400028c 	.word	0x2400028c

08001040 <BNO_RVC_UpdateMain>:

// Calculate linear acceleration (gravity compensated) and update main variables
void BNO_RVC_UpdateMain(double *yaw_out, double *yawrate_out, 
                        double *ax_out, double *ay_out, double *az_out)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b0ac      	sub	sp, #176	@ 0xb0
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	603b      	str	r3, [r7, #0]
  bno_rvc_sample_t imu;
  if (!BNO_RVC_GetLatest(&imu)) return;
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ffc0 	bl	8000fd8 <BNO_RVC_GetLatest>
 8001058:	4603      	mov	r3, r0
 800105a:	f083 0301 	eor.w	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b00      	cmp	r3, #0
 8001062:	f040 80a5 	bne.w	80011b0 <BNO_RVC_UpdateMain+0x170>
  
  // Convert angles to radians
  const double deg2rad = M_PI / 180.0;
 8001066:	a354      	add	r3, pc, #336	@ (adr r3, 80011b8 <BNO_RVC_UpdateMain+0x178>)
 8001068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106c:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
  const double pitch_rad = (double)imu.pitch_deg * deg2rad;
 8001070:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001074:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001078:	ed97 6b2a 	vldr	d6, [r7, #168]	@ 0xa8
 800107c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001080:	ed87 7b28 	vstr	d7, [r7, #160]	@ 0xa0
  const double roll_rad = (double)imu.roll_deg * deg2rad;
 8001084:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001088:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800108c:	ed97 6b2a 	vldr	d6, [r7, #168]	@ 0xa8
 8001090:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001094:	ed87 7b26 	vstr	d7, [r7, #152]	@ 0x98
  
  // Gravity constant (m/s^2)
  const double g = 9.80665;
 8001098:	a349      	add	r3, pc, #292	@ (adr r3, 80011c0 <BNO_RVC_UpdateMain+0x180>)
 800109a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109e:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
  
  // Swap pitch/roll in calculation - sensor reports them opposite to body convention
  const double cp = cos(roll_rad);   // Use roll for pitch calc
 80010a2:	ed97 0b26 	vldr	d0, [r7, #152]	@ 0x98
 80010a6:	f01e fddb 	bl	801fc60 <cos>
 80010aa:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
  const double sp = sin(roll_rad);
 80010ae:	ed97 0b26 	vldr	d0, [r7, #152]	@ 0x98
 80010b2:	f01e fe21 	bl	801fcf8 <sin>
 80010b6:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
  const double cr = cos(pitch_rad);  // Use pitch for roll calc
 80010ba:	ed97 0b28 	vldr	d0, [r7, #160]	@ 0xa0
 80010be:	f01e fdcf 	bl	801fc60 <cos>
 80010c2:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78
  const double sr = sin(pitch_rad);
 80010c6:	ed97 0b28 	vldr	d0, [r7, #160]	@ 0xa0
 80010ca:	f01e fe15 	bl	801fcf8 <sin>
 80010ce:	ed87 0b1c 	vstr	d0, [r7, #112]	@ 0x70
  
  // Accelerometer measures -g rotated into body frame
  const double gx = -g * sp;
 80010d2:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80010d6:	eeb1 7b47 	vneg.f64	d7, d7
 80010da:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 80010de:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010e2:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68
  const double gy = g * sr * cp;
 80010e6:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 80010ea:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 80010ee:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010f2:	ed97 6b22 	vldr	d6, [r7, #136]	@ 0x88
 80010f6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010fa:	ed87 7b18 	vstr	d7, [r7, #96]	@ 0x60
  const double gz = g * cr * cp;
 80010fe:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 8001102:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8001106:	ee26 7b07 	vmul.f64	d7, d6, d7
 800110a:	ed97 6b22 	vldr	d6, [r7, #136]	@ 0x88
 800110e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001112:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58
  
  // Linear acceleration = measured - gravity component
  const double ax_linear = (double)imu.ax_mps2 - gx;
 8001116:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800111a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800111e:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8001122:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001126:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50
  const double ay_linear = (double)imu.ay_mps2 - gy;
 800112a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800112e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001132:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8001136:	ee36 7b47 	vsub.f64	d7, d6, d7
 800113a:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
  const double az_linear = (double)imu.az_mps2 - gz;
 800113e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001142:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001146:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 800114a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800114e:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
  
  // Write to output variables
  if (yaw_out) *yaw_out = (double)imu.yaw_deg;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d006      	beq.n	8001166 <BNO_RVC_UpdateMain+0x126>
 8001158:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800115c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	ed83 7b00 	vstr	d7, [r3]
  if (yawrate_out) *yawrate_out = (double)imu.yawrate_rad_s;
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d006      	beq.n	800117a <BNO_RVC_UpdateMain+0x13a>
 800116c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001170:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	ed83 7b00 	vstr	d7, [r3]
  if (ax_out) *ax_out = ax_linear;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d004      	beq.n	800118a <BNO_RVC_UpdateMain+0x14a>
 8001180:	6879      	ldr	r1, [r7, #4]
 8001182:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001186:	e9c1 2300 	strd	r2, r3, [r1]
  if (ay_out) *ay_out = ay_linear;
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d004      	beq.n	800119a <BNO_RVC_UpdateMain+0x15a>
 8001190:	6839      	ldr	r1, [r7, #0]
 8001192:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001196:	e9c1 2300 	strd	r2, r3, [r1]
  if (az_out) *az_out = az_linear;
 800119a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d007      	beq.n	80011b2 <BNO_RVC_UpdateMain+0x172>
 80011a2:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 80011a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80011aa:	e9c1 2300 	strd	r2, r3, [r1]
 80011ae:	e000      	b.n	80011b2 <BNO_RVC_UpdateMain+0x172>
  if (!BNO_RVC_GetLatest(&imu)) return;
 80011b0:	bf00      	nop
}
 80011b2:	37b0      	adds	r7, #176	@ 0xb0
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	a2529d39 	.word	0xa2529d39
 80011bc:	3f91df46 	.word	0x3f91df46
 80011c0:	3a92a305 	.word	0x3a92a305
 80011c4:	40239d01 	.word	0x40239d01

080011c8 <set_motor_dir>:

#define ZERO_GUARD_RPM  1.0

// Helper function to set motor direction via GPIO
static inline void set_motor_dir(int motor_idx, int direction)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b088      	sub	sp, #32
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
    GPIO_TypeDef* ports[3] = { DIR1_GPIO_Port, DIR2_GPIO_Port, DIR3_GPIO_Port };
 80011d2:	4a13      	ldr	r2, [pc, #76]	@ (8001220 <set_motor_dir+0x58>)
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80011da:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    uint16_t pins[3] = { DIR1_Pin, DIR2_Pin, DIR3_Pin };
 80011de:	4a11      	ldr	r2, [pc, #68]	@ (8001224 <set_motor_dir+0x5c>)
 80011e0:	f107 030c 	add.w	r3, r7, #12
 80011e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011e8:	6018      	str	r0, [r3, #0]
 80011ea:	3304      	adds	r3, #4
 80011ec:	8019      	strh	r1, [r3, #0]
    
    // direction: +1 = forward (HIGH), -1 = reverse (LOW)
    HAL_GPIO_WritePin(ports[motor_idx], pins[motor_idx], 
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	3320      	adds	r3, #32
 80011f4:	443b      	add	r3, r7
 80011f6:	f853 0c0c 	ldr.w	r0, [r3, #-12]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	3320      	adds	r3, #32
 8001200:	443b      	add	r3, r7
 8001202:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	bfcc      	ite	gt
 800120c:	2301      	movgt	r3, #1
 800120e:	2300      	movle	r3, #0
 8001210:	b2db      	uxtb	r3, r3
 8001212:	461a      	mov	r2, r3
 8001214:	f007 fb48 	bl	80088a8 <HAL_GPIO_WritePin>
                      (direction > 0) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8001218:	bf00      	nop
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	08020920 	.word	0x08020920
 8001224:	0802092c 	.word	0x0802092c

08001228 <sign_with_deadband>:

static inline int sign_with_deadband(double x, double deadband)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001232:	ed87 1b00 	vstr	d1, [r7]
    if (x >  deadband) return +1;
 8001236:	ed97 6b02 	vldr	d6, [r7, #8]
 800123a:	ed97 7b00 	vldr	d7, [r7]
 800123e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001246:	dd01      	ble.n	800124c <sign_with_deadband+0x24>
 8001248:	2301      	movs	r3, #1
 800124a:	e00e      	b.n	800126a <sign_with_deadband+0x42>
    if (x < -deadband) return -1;
 800124c:	ed97 7b00 	vldr	d7, [r7]
 8001250:	eeb1 7b47 	vneg.f64	d7, d7
 8001254:	ed97 6b02 	vldr	d6, [r7, #8]
 8001258:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800125c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001260:	d502      	bpl.n	8001268 <sign_with_deadband+0x40>
 8001262:	f04f 33ff 	mov.w	r3, #4294967295
 8001266:	e000      	b.n	800126a <sign_with_deadband+0x42>
    return 0; // inside deadband
 8001268:	2300      	movs	r3, #0
}
 800126a:	4618      	mov	r0, r3
 800126c:	3714      	adds	r7, #20
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
	...

08001278 <PWM>:

void PWM(double rpm[3], double dt)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b0b6      	sub	sp, #216	@ 0xd8
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	ed87 0b00 	vstr	d0, [r7]
    static const double MOTOR_POL[3] = { +1.0, -1.0, +1.0 }; // motor 2 reversed

    // Store previous *signed* duty cycle command (0 to PWM_RANGE)
    static double cmd_prev[N_MOTORS] = {0};

    const double FLIP_THRESH_RPM   = 10.0;                 // must be near-stop to reverse
 8001284:	f04f 0200 	mov.w	r2, #0
 8001288:	4b9d      	ldr	r3, [pc, #628]	@ (8001500 <PWM+0x288>)
 800128a:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
    const double FLIP_THRESH_CMD   = (double)PWM_RANGE * 0.05; // must be near-zero to reverse
 800128e:	a398      	add	r3, pc, #608	@ (adr r3, 80014f0 <PWM+0x278>)
 8001290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001294:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

    // ---------------------------------
    // 1) Direction selection / safe flip
    // ---------------------------------
    for (int i = 0; i < N_MOTORS; i++)
 8001298:	2300      	movs	r3, #0
 800129a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800129e:	e07f      	b.n	80013a0 <PWM+0x128>
    {
        sp_rpm[i] = MOTOR_POL[i] * speed[i] * sixtyon2pi;
 80012a0:	4a98      	ldr	r2, [pc, #608]	@ (8001504 <PWM+0x28c>)
 80012a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80012a6:	00db      	lsls	r3, r3, #3
 80012a8:	4413      	add	r3, r2
 80012aa:	ed93 6b00 	vldr	d6, [r3]
 80012ae:	4a96      	ldr	r2, [pc, #600]	@ (8001508 <PWM+0x290>)
 80012b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80012b4:	00db      	lsls	r3, r3, #3
 80012b6:	4413      	add	r3, r2
 80012b8:	ed93 7b00 	vldr	d7, [r3]
 80012bc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80012c0:	ed9f 6b8d 	vldr	d6, [pc, #564]	@ 80014f8 <PWM+0x280>
 80012c4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80012c8:	4a90      	ldr	r2, [pc, #576]	@ (800150c <PWM+0x294>)
 80012ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80012ce:	00db      	lsls	r3, r3, #3
 80012d0:	4413      	add	r3, r2
 80012d2:	ed83 7b00 	vstr	d7, [r3]

        const int req_dir = sign_with_deadband(sp_rpm[i], DB_RPM); // -1/0/+1
 80012d6:	4a8d      	ldr	r2, [pc, #564]	@ (800150c <PWM+0x294>)
 80012d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80012dc:	00db      	lsls	r3, r3, #3
 80012de:	4413      	add	r3, r2
 80012e0:	ed93 7b00 	vldr	d7, [r3]
 80012e4:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 80012e8:	eeb0 1b46 	vmov.f64	d1, d6
 80012ec:	eeb0 0b47 	vmov.f64	d0, d7
 80012f0:	f7ff ff9a 	bl	8001228 <sign_with_deadband>
 80012f4:	6278      	str	r0, [r7, #36]	@ 0x24
        int new_dir = dir_state[i];
 80012f6:	4a86      	ldr	r2, [pc, #536]	@ (8001510 <PWM+0x298>)
 80012f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80012fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001300:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

        if (req_dir == 0)
 8001304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001306:	2b00      	cmp	r3, #0
 8001308:	d107      	bne.n	800131a <PWM+0xa2>
        {
            new_dir = dir_state[i]; // keep last in deadband
 800130a:	4a81      	ldr	r2, [pc, #516]	@ (8001510 <PWM+0x298>)
 800130c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001310:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001314:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001318:	e030      	b.n	800137c <PWM+0x104>
        }
        else if (req_dir != dir_state[i])
 800131a:	4a7d      	ldr	r2, [pc, #500]	@ (8001510 <PWM+0x298>)
 800131c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001324:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001326:	429a      	cmp	r2, r3
 8001328:	d028      	beq.n	800137c <PWM+0x104>
        {
            const double wheel_rpm_mag = fabs(rpm[i]);
 800132a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800132e:	00db      	lsls	r3, r3, #3
 8001330:	68fa      	ldr	r2, [r7, #12]
 8001332:	4413      	add	r3, r2
 8001334:	ed93 7b00 	vldr	d7, [r3]
 8001338:	eeb0 7bc7 	vabs.f64	d7, d7
 800133c:	ed87 7b06 	vstr	d7, [r7, #24]
            const double prev_cmd_mag  = cmd_prev[i];
 8001340:	4a74      	ldr	r2, [pc, #464]	@ (8001514 <PWM+0x29c>)
 8001342:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001346:	00db      	lsls	r3, r3, #3
 8001348:	4413      	add	r3, r2
 800134a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134e:	e9c7 2304 	strd	r2, r3, [r7, #16]

            if (wheel_rpm_mag < FLIP_THRESH_RPM && prev_cmd_mag < FLIP_THRESH_CMD)
 8001352:	ed97 6b06 	vldr	d6, [r7, #24]
 8001356:	ed97 7b2a 	vldr	d7, [r7, #168]	@ 0xa8
 800135a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800135e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001362:	d50b      	bpl.n	800137c <PWM+0x104>
 8001364:	ed97 6b04 	vldr	d6, [r7, #16]
 8001368:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 800136c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001374:	d502      	bpl.n	800137c <PWM+0x104>
            {
                new_dir = req_dir;
 8001376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001378:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
            }
        }

        dir_state[i] = new_dir;
 800137c:	4964      	ldr	r1, [pc, #400]	@ (8001510 <PWM+0x298>)
 800137e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001382:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        set_motor_dir(i, new_dir);  // Set GPIO direction pin
 800138a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800138e:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8001392:	f7ff ff19 	bl	80011c8 <set_motor_dir>
    for (int i = 0; i < N_MOTORS; i++)
 8001396:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800139a:	3301      	adds	r3, #1
 800139c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80013a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	f77f af7b 	ble.w	80012a0 <PWM+0x28>
    }

    // ---------------------------------
    // 2) PI + FF (magnitude), 0-100% duty cycle
    // ---------------------------------
    for (int i = 0; i < N_MOTORS; i++)
 80013aa:	2300      	movs	r3, #0
 80013ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80013b0:	e2ad      	b.n	800190e <PWM+0x696>
    {
        const int chosen_dir = dir_state[i];
 80013b2:	4a57      	ldr	r2, [pc, #348]	@ (8001510 <PWM+0x298>)
 80013b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80013b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        // Determine what sign the setpoint wants (if outside deadband)
        const double sp = sp_rpm[i];
 80013c0:	4a52      	ldr	r2, [pc, #328]	@ (800150c <PWM+0x294>)
 80013c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80013c6:	00db      	lsls	r3, r3, #3
 80013c8:	4413      	add	r3, r2
 80013ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ce:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
        const int want_dir = (fabs(sp) > DB_RPM) ? (sp >= 0.0 ? +1 : -1) : chosen_dir;
 80013d2:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80013d6:	eeb0 7bc7 	vabs.f64	d7, d7
 80013da:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 80013de:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80013e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e6:	dd0b      	ble.n	8001400 <PWM+0x188>
 80013e8:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80013ec:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80013f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f4:	db01      	blt.n	80013fa <PWM+0x182>
 80013f6:	2301      	movs	r3, #1
 80013f8:	e004      	b.n	8001404 <PWM+0x18c>
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
 80013fe:	e001      	b.n	8001404 <PWM+0x18c>
 8001400:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001404:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

        // If the setpoint wants opposite sign but we haven't flipped yet -> coast at zero
        double sp_mag = fabs(sp);
 8001408:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 800140c:	eeb0 7bc7 	vabs.f64	d7, d7
 8001410:	ed87 7b30 	vstr	d7, [r7, #192]	@ 0xc0
        if (want_dir != chosen_dir)
 8001414:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001418:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800141c:	429a      	cmp	r2, r3
 800141e:	d005      	beq.n	800142c <PWM+0x1b4>
        {
            sp_mag = 0.0; // command zero until flip allowed
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
        }

        if (sp_mag < ZERO_GUARD_RPM)
 800142c:	ed97 7b30 	vldr	d7, [r7, #192]	@ 0xc0
 8001430:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8001434:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800143c:	d572      	bpl.n	8001524 <PWM+0x2ac>
        {
            integ[i] = 0.0;
 800143e:	4a36      	ldr	r2, [pc, #216]	@ (8001518 <PWM+0x2a0>)
 8001440:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	18d1      	adds	r1, r2, r3
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	e9c1 2300 	strd	r2, r3, [r1]
            cmd_prev[i] = 0.0;
 8001454:	4a2f      	ldr	r2, [pc, #188]	@ (8001514 <PWM+0x29c>)
 8001456:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800145a:	00db      	lsls	r3, r3, #3
 800145c:	18d1      	adds	r1, r2, r3
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	f04f 0300 	mov.w	r3, #0
 8001466:	e9c1 2300 	strd	r2, r3, [r1]
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 800146a:	4a2c      	ldr	r2, [pc, #176]	@ (800151c <PWM+0x2a4>)
 800146c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d104      	bne.n	8001482 <PWM+0x20a>
 8001478:	4b29      	ldr	r3, [pc, #164]	@ (8001520 <PWM+0x2a8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2200      	movs	r2, #0
 800147e:	635a      	str	r2, [r3, #52]	@ 0x34
            continue;
 8001480:	e240      	b.n	8001904 <PWM+0x68c>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 8001482:	4a26      	ldr	r2, [pc, #152]	@ (800151c <PWM+0x2a4>)
 8001484:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001488:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800148c:	2b04      	cmp	r3, #4
 800148e:	d104      	bne.n	800149a <PWM+0x222>
 8001490:	4b23      	ldr	r3, [pc, #140]	@ (8001520 <PWM+0x2a8>)
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	2300      	movs	r3, #0
 8001496:	6393      	str	r3, [r2, #56]	@ 0x38
            continue;
 8001498:	e234      	b.n	8001904 <PWM+0x68c>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 800149a:	4a20      	ldr	r2, [pc, #128]	@ (800151c <PWM+0x2a4>)
 800149c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80014a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a4:	2b08      	cmp	r3, #8
 80014a6:	d104      	bne.n	80014b2 <PWM+0x23a>
 80014a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001520 <PWM+0x2a8>)
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	2300      	movs	r3, #0
 80014ae:	63d3      	str	r3, [r2, #60]	@ 0x3c
            continue;
 80014b0:	e228      	b.n	8001904 <PWM+0x68c>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 80014b2:	4a1a      	ldr	r2, [pc, #104]	@ (800151c <PWM+0x2a4>)
 80014b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80014b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014bc:	2b0c      	cmp	r3, #12
 80014be:	d104      	bne.n	80014ca <PWM+0x252>
 80014c0:	4b17      	ldr	r3, [pc, #92]	@ (8001520 <PWM+0x2a8>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	2300      	movs	r3, #0
 80014c6:	6413      	str	r3, [r2, #64]	@ 0x40
            continue;
 80014c8:	e21c      	b.n	8001904 <PWM+0x68c>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 80014ca:	4a14      	ldr	r2, [pc, #80]	@ (800151c <PWM+0x2a4>)
 80014cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80014d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d4:	2b10      	cmp	r3, #16
 80014d6:	d104      	bne.n	80014e2 <PWM+0x26a>
 80014d8:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <PWM+0x2a8>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	2300      	movs	r3, #0
 80014de:	6593      	str	r3, [r2, #88]	@ 0x58
            continue;
 80014e0:	e210      	b.n	8001904 <PWM+0x68c>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], 0);
 80014e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001520 <PWM+0x2a8>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	2300      	movs	r3, #0
 80014e8:	65d3      	str	r3, [r2, #92]	@ 0x5c
            continue;
 80014ea:	e20b      	b.n	8001904 <PWM+0x68c>
 80014ec:	f3af 8000 	nop.w
 80014f0:	cccccccd 	.word	0xcccccccd
 80014f4:	407708cc 	.word	0x407708cc
 80014f8:	66ed23cc 	.word	0x66ed23cc
 80014fc:	4023193d 	.word	0x4023193d
 8001500:	40240000 	.word	0x40240000
 8001504:	080230e0 	.word	0x080230e0
 8001508:	24000440 	.word	0x24000440
 800150c:	240002f8 	.word	0x240002f8
 8001510:	24000008 	.word	0x24000008
 8001514:	24000310 	.word	0x24000310
 8001518:	240002e0 	.word	0x240002e0
 800151c:	080230d0 	.word	0x080230d0
 8001520:	240004c0 	.word	0x240004c0
        }

        const double y_meas = fabs(rpm[i]);   // magnitude feedback
 8001524:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001528:	00db      	lsls	r3, r3, #3
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	4413      	add	r3, r2
 800152e:	ed93 7b00 	vldr	d7, [r3]
 8001532:	eeb0 7bc7 	vabs.f64	d7, d7
 8001536:	ed87 7b20 	vstr	d7, [r7, #128]	@ 0x80

        // PI on magnitude
        const double err  = sp_mag - y_meas;
 800153a:	ed97 6b30 	vldr	d6, [r7, #192]	@ 0xc0
 800153e:	ed97 7b20 	vldr	d7, [r7, #128]	@ 0x80
 8001542:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001546:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
        const double u_ff = (sp_mag / RPM_FS[i]) * (double)PWM_RANGE;
 800154a:	4acb      	ldr	r2, [pc, #812]	@ (8001878 <PWM+0x600>)
 800154c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	4413      	add	r3, r2
 8001554:	ed93 6b00 	vldr	d6, [r3]
 8001558:	ed97 5b30 	vldr	d5, [r7, #192]	@ 0xc0
 800155c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001560:	ed9f 6bbd 	vldr	d6, [pc, #756]	@ 8001858 <PWM+0x5e0>
 8001564:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001568:	ed87 7b1c 	vstr	d7, [r7, #112]	@ 0x70
        const double u_fb = Kp * err + Ki * integ[i];
 800156c:	eeb0 6b04 	vmov.f64	d6, #4	@ 0x40200000  2.5
 8001570:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8001574:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001578:	4ac0      	ldr	r2, [pc, #768]	@ (800187c <PWM+0x604>)
 800157a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	4413      	add	r3, r2
 8001582:	ed93 7b00 	vldr	d7, [r3]
 8001586:	eeb2 5b00 	vmov.f64	d5, #32	@ 0x41000000  8.0
 800158a:	ee27 7b05 	vmul.f64	d7, d7, d5
 800158e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001592:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68

        double mag_cmd = u_ff + u_fb; // magnitude in duty cycle counts (0..PWM_RANGE)
 8001596:	ed97 6b1c 	vldr	d6, [r7, #112]	@ 0x70
 800159a:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 800159e:	ee36 7b07 	vadd.f64	d7, d6, d7
 80015a2:	ed87 7b2e 	vstr	d7, [r7, #184]	@ 0xb8

        // clamp magnitude
        if (mag_cmd < 0.0) mag_cmd = 0.0;
 80015a6:	ed97 7b2e 	vldr	d7, [r7, #184]	@ 0xb8
 80015aa:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80015ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b2:	d505      	bpl.n	80015c0 <PWM+0x348>
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	f04f 0300 	mov.w	r3, #0
 80015bc:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8
        if (mag_cmd > (double)PWM_RANGE) mag_cmd = (double)PWM_RANGE;
 80015c0:	ed97 7b2e 	vldr	d7, [r7, #184]	@ 0xb8
 80015c4:	ed9f 6ba4 	vldr	d6, [pc, #656]	@ 8001858 <PWM+0x5e0>
 80015c8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80015cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d0:	dd04      	ble.n	80015dc <PWM+0x364>
 80015d2:	a3a1      	add	r3, pc, #644	@ (adr r3, 8001858 <PWM+0x5e0>)
 80015d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d8:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8

        // anti-windup: only integrate if not driving deeper into saturation
        const bool sat_lo = (mag_cmd <= 0.0);
 80015dc:	ed97 7b2e 	vldr	d7, [r7, #184]	@ 0xb8
 80015e0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80015e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e8:	bf94      	ite	ls
 80015ea:	2301      	movls	r3, #1
 80015ec:	2300      	movhi	r3, #0
 80015ee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        const bool sat_hi = (mag_cmd >= (double)PWM_RANGE);
 80015f2:	ed97 7b2e 	vldr	d7, [r7, #184]	@ 0xb8
 80015f6:	ed9f 6b98 	vldr	d6, [pc, #608]	@ 8001858 <PWM+0x5e0>
 80015fa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80015fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001602:	bfac      	ite	ge
 8001604:	2301      	movge	r3, #1
 8001606:	2300      	movlt	r3, #0
 8001608:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
        const bool drives_deeper = (sat_lo && err < 0.0) || (sat_hi && err > 0.0);
 800160c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001610:	2b00      	cmp	r3, #0
 8001612:	d006      	beq.n	8001622 <PWM+0x3aa>
 8001614:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8001618:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800161c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001620:	d40a      	bmi.n	8001638 <PWM+0x3c0>
 8001622:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001626:	2b00      	cmp	r3, #0
 8001628:	d008      	beq.n	800163c <PWM+0x3c4>
 800162a:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 800162e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001636:	dd01      	ble.n	800163c <PWM+0x3c4>
 8001638:	2301      	movs	r3, #1
 800163a:	e000      	b.n	800163e <PWM+0x3c6>
 800163c:	2300      	movs	r3, #0
 800163e:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8001642:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

        if (!drives_deeper)
 800164e:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8001652:	f083 0301 	eor.w	r3, r3, #1
 8001656:	b2db      	uxtb	r3, r3
 8001658:	2b00      	cmp	r3, #0
 800165a:	d015      	beq.n	8001688 <PWM+0x410>
        {
            integ[i] += err * dt;
 800165c:	4a87      	ldr	r2, [pc, #540]	@ (800187c <PWM+0x604>)
 800165e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	4413      	add	r3, r2
 8001666:	ed93 6b00 	vldr	d6, [r3]
 800166a:	ed97 5b1e 	vldr	d5, [r7, #120]	@ 0x78
 800166e:	ed97 7b00 	vldr	d7, [r7]
 8001672:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001676:	ee36 7b07 	vadd.f64	d7, d6, d7
 800167a:	4a80      	ldr	r2, [pc, #512]	@ (800187c <PWM+0x604>)
 800167c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	4413      	add	r3, r2
 8001684:	ed83 7b00 	vstr	d7, [r3]
        }

        // cap integrator
        const double INTEG_CAP = (0.20 * (double)PWM_RANGE) / fmax(1e-6, Ki);
 8001688:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 800168c:	ed9f 1b74 	vldr	d1, [pc, #464]	@ 8001860 <PWM+0x5e8>
 8001690:	eeb0 0b47 	vmov.f64	d0, d7
 8001694:	f01e fb7c 	bl	801fd90 <fmax>
 8001698:	eeb0 6b40 	vmov.f64	d6, d0
 800169c:	ed9f 5b72 	vldr	d5, [pc, #456]	@ 8001868 <PWM+0x5f0>
 80016a0:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80016a4:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58
        if (integ[i] >  INTEG_CAP) integ[i] =  INTEG_CAP;
 80016a8:	4a74      	ldr	r2, [pc, #464]	@ (800187c <PWM+0x604>)
 80016aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	4413      	add	r3, r2
 80016b2:	ed93 7b00 	vldr	d7, [r3]
 80016b6:	ed97 6b16 	vldr	d6, [r7, #88]	@ 0x58
 80016ba:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80016be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c2:	d508      	bpl.n	80016d6 <PWM+0x45e>
 80016c4:	4a6d      	ldr	r2, [pc, #436]	@ (800187c <PWM+0x604>)
 80016c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80016ca:	00db      	lsls	r3, r3, #3
 80016cc:	18d1      	adds	r1, r2, r3
 80016ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80016d2:	e9c1 2300 	strd	r2, r3, [r1]
        if (integ[i] < -INTEG_CAP) integ[i] = -INTEG_CAP;
 80016d6:	4a69      	ldr	r2, [pc, #420]	@ (800187c <PWM+0x604>)
 80016d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	4413      	add	r3, r2
 80016e0:	ed93 6b00 	vldr	d6, [r3]
 80016e4:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 80016e8:	eeb1 7b47 	vneg.f64	d7, d7
 80016ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80016f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f4:	d50a      	bpl.n	800170c <PWM+0x494>
 80016f6:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 80016fa:	eeb1 7b47 	vneg.f64	d7, d7
 80016fe:	4a5f      	ldr	r2, [pc, #380]	@ (800187c <PWM+0x604>)
 8001700:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001704:	00db      	lsls	r3, r3, #3
 8001706:	4413      	add	r3, r2
 8001708:	ed83 7b00 	vstr	d7, [r3]

        // --- Slew limiting (DOWN + UP), magnitude-based ---
        const double SLEW_DOWN = (double)PWM_RANGE * 0.15;  // toward zero
 800170c:	a358      	add	r3, pc, #352	@ (adr r3, 8001870 <PWM+0x5f8>)
 800170e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001712:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        const double SLEW_UP   = (double)PWM_RANGE * 0.15;  // away from zero
 8001716:	a356      	add	r3, pc, #344	@ (adr r3, 8001870 <PWM+0x5f8>)
 8001718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

        const double prev_mag = cmd_prev[i];
 8001720:	4a57      	ldr	r2, [pc, #348]	@ (8001880 <PWM+0x608>)
 8001722:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001726:	00db      	lsls	r3, r3, #3
 8001728:	4413      	add	r3, r2
 800172a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172e:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
        const double targ_mag = mag_cmd;
 8001732:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8001736:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

        double final_cmd = targ_mag;
 800173a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800173e:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0

        if (targ_mag < prev_mag)
 8001742:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 8001746:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 800174a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800174e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001752:	d519      	bpl.n	8001788 <PWM+0x510>
        {
            // Slew down (limit how fast duty cycle can decrease)
            const double dm = prev_mag - targ_mag;
 8001754:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 8001758:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 800175c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001760:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
            if (dm > SLEW_DOWN)
 8001764:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 8001768:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 800176c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001774:	dd2a      	ble.n	80017cc <PWM+0x554>
            {
                final_cmd = prev_mag - SLEW_DOWN;
 8001776:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 800177a:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 800177e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001782:	ed87 7b2c 	vstr	d7, [r7, #176]	@ 0xb0
 8001786:	e021      	b.n	80017cc <PWM+0x554>
            }
        }
        else if (targ_mag > prev_mag)
 8001788:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 800178c:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8001790:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001798:	dd18      	ble.n	80017cc <PWM+0x554>
        {
            // Slew up (limit how fast duty cycle can increase)
            const double dm = targ_mag - prev_mag;
 800179a:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 800179e:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80017a2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80017a6:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
            if (dm > SLEW_UP)
 80017aa:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 80017ae:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80017b2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80017b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ba:	dd07      	ble.n	80017cc <PWM+0x554>
            {
                final_cmd = prev_mag + SLEW_UP;
 80017bc:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 80017c0:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80017c4:	ee36 7b07 	vadd.f64	d7, d6, d7
 80017c8:	ed87 7b2c 	vstr	d7, [r7, #176]	@ 0xb0
            }
        }

        // Save for next loop
        cmd_prev[i] = final_cmd;
 80017cc:	4a2c      	ldr	r2, [pc, #176]	@ (8001880 <PWM+0x608>)
 80017ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	18d1      	adds	r1, r2, r3
 80017d6:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 80017da:	e9c1 2300 	strd	r2, r3, [r1]

        // Clamp to valid range and set PWM
        if (final_cmd > (double)PWM_MAX) final_cmd = (double)PWM_MAX;
 80017de:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80017e2:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 8001858 <PWM+0x5e0>
 80017e6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80017ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ee:	dd04      	ble.n	80017fa <PWM+0x582>
 80017f0:	a319      	add	r3, pc, #100	@ (adr r3, 8001858 <PWM+0x5e0>)
 80017f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f6:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
        if (final_cmd < (double)PWM_MIN) final_cmd = (double)PWM_MIN;
 80017fa:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80017fe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001806:	d505      	bpl.n	8001814 <PWM+0x59c>
 8001808:	f04f 0200 	mov.w	r2, #0
 800180c:	f04f 0300 	mov.w	r3, #0
 8001810:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
        static int counter = 0;
        /*if (counter++%10==0)
        {
        	printf("%.3f ",final_cmd);
        }*/
        __HAL_TIM_SET_COMPARE(&htim2, CH[i], (uint32_t)final_cmd);
 8001814:	4a1b      	ldr	r2, [pc, #108]	@ (8001884 <PWM+0x60c>)
 8001816:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800181a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d109      	bne.n	8001836 <PWM+0x5be>
 8001822:	4b19      	ldr	r3, [pc, #100]	@ (8001888 <PWM+0x610>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 800182a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800182e:	ee17 2a90 	vmov	r2, s15
 8001832:	635a      	str	r2, [r3, #52]	@ 0x34
 8001834:	e066      	b.n	8001904 <PWM+0x68c>
 8001836:	4a13      	ldr	r2, [pc, #76]	@ (8001884 <PWM+0x60c>)
 8001838:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800183c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001840:	2b04      	cmp	r3, #4
 8001842:	d123      	bne.n	800188c <PWM+0x614>
 8001844:	4b10      	ldr	r3, [pc, #64]	@ (8001888 <PWM+0x610>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 800184c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001850:	ee17 3a90 	vmov	r3, s15
 8001854:	6393      	str	r3, [r2, #56]	@ 0x38
 8001856:	e055      	b.n	8001904 <PWM+0x68c>
 8001858:	00000000 	.word	0x00000000
 800185c:	40bccb00 	.word	0x40bccb00
 8001860:	a0b5ed8d 	.word	0xa0b5ed8d
 8001864:	3eb0c6f7 	.word	0x3eb0c6f7
 8001868:	cccccccd 	.word	0xcccccccd
 800186c:	409708cc 	.word	0x409708cc
 8001870:	99999999 	.word	0x99999999
 8001874:	40914699 	.word	0x40914699
 8001878:	080230b8 	.word	0x080230b8
 800187c:	240002e0 	.word	0x240002e0
 8001880:	24000310 	.word	0x24000310
 8001884:	080230d0 	.word	0x080230d0
 8001888:	240004c0 	.word	0x240004c0
 800188c:	4a25      	ldr	r2, [pc, #148]	@ (8001924 <PWM+0x6ac>)
 800188e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001896:	2b08      	cmp	r3, #8
 8001898:	d109      	bne.n	80018ae <PWM+0x636>
 800189a:	4b23      	ldr	r3, [pc, #140]	@ (8001928 <PWM+0x6b0>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80018a2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80018a6:	ee17 3a90 	vmov	r3, s15
 80018aa:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80018ac:	e02a      	b.n	8001904 <PWM+0x68c>
 80018ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001924 <PWM+0x6ac>)
 80018b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80018b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b8:	2b0c      	cmp	r3, #12
 80018ba:	d109      	bne.n	80018d0 <PWM+0x658>
 80018bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001928 <PWM+0x6b0>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80018c4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80018c8:	ee17 3a90 	vmov	r3, s15
 80018cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ce:	e019      	b.n	8001904 <PWM+0x68c>
 80018d0:	4a14      	ldr	r2, [pc, #80]	@ (8001924 <PWM+0x6ac>)
 80018d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80018d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018da:	2b10      	cmp	r3, #16
 80018dc:	d109      	bne.n	80018f2 <PWM+0x67a>
 80018de:	4b12      	ldr	r3, [pc, #72]	@ (8001928 <PWM+0x6b0>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80018e6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80018ea:	ee17 3a90 	vmov	r3, s15
 80018ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80018f0:	e008      	b.n	8001904 <PWM+0x68c>
 80018f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001928 <PWM+0x6b0>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80018fa:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80018fe:	ee17 3a90 	vmov	r3, s15
 8001902:	65d3      	str	r3, [r2, #92]	@ 0x5c
    for (int i = 0; i < N_MOTORS; i++)
 8001904:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001908:	3301      	adds	r3, #1
 800190a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800190e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001912:	2b02      	cmp	r3, #2
 8001914:	f77f ad4d 	ble.w	80013b2 <PWM+0x13a>
    }
    //printf("\n");
}
 8001918:	bf00      	nop
 800191a:	bf00      	nop
 800191c:	37d8      	adds	r7, #216	@ 0xd8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	080230d0 	.word	0x080230d0
 8001928:	240004c0 	.word	0x240004c0

0800192c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001930:	f3bf 8f4f 	dsb	sy
}
 8001934:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001936:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <__NVIC_SystemReset+0x24>)
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800193e:	4904      	ldr	r1, [pc, #16]	@ (8001950 <__NVIC_SystemReset+0x24>)
 8001940:	4b04      	ldr	r3, [pc, #16]	@ (8001954 <__NVIC_SystemReset+0x28>)
 8001942:	4313      	orrs	r3, r2
 8001944:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001946:	f3bf 8f4f 	dsb	sy
}
 800194a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800194c:	bf00      	nop
 800194e:	e7fd      	b.n	800194c <__NVIC_SystemReset+0x20>
 8001950:	e000ed00 	.word	0xe000ed00
 8001954:	05fa0004 	.word	0x05fa0004

08001958 <rb_next>:
static const size_t s_cmdTableCount = sizeof(s_cmdTable) / sizeof(s_cmdTable[0]);

/* ------------------------- Ring buffer helpers ------------------------ */

static inline uint16_t rb_next(uint16_t idx)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	80fb      	strh	r3, [r7, #6]
    return (uint16_t)((idx + 1u) & (CMD_RX_RING_SIZE - 1u));
 8001962:	88fb      	ldrh	r3, [r7, #6]
 8001964:	3301      	adds	r3, #1
 8001966:	b29b      	uxth	r3, r3
 8001968:	b2db      	uxtb	r3, r3
 800196a:	b29b      	uxth	r3, r3
}
 800196c:	4618      	mov	r0, r3
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <rb_is_empty>:
{
    return (rb_next(s_rbHead) == s_rbTail);
}

static inline bool rb_is_empty(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
    return (s_rbHead == s_rbTail);
 800197c:	4b07      	ldr	r3, [pc, #28]	@ (800199c <rb_is_empty+0x24>)
 800197e:	881b      	ldrh	r3, [r3, #0]
 8001980:	b29a      	uxth	r2, r3
 8001982:	4b07      	ldr	r3, [pc, #28]	@ (80019a0 <rb_is_empty+0x28>)
 8001984:	881b      	ldrh	r3, [r3, #0]
 8001986:	b29b      	uxth	r3, r3
 8001988:	429a      	cmp	r2, r3
 800198a:	bf0c      	ite	eq
 800198c:	2301      	moveq	r3, #1
 800198e:	2300      	movne	r3, #0
 8001990:	b2db      	uxtb	r3, r3
}
 8001992:	4618      	mov	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	24000434 	.word	0x24000434
 80019a0:	24000436 	.word	0x24000436

080019a4 <rb_push>:

static bool rb_push(uint8_t b)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	71fb      	strb	r3, [r7, #7]
    uint16_t next = rb_next(s_rbHead);
 80019ae:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <rb_push+0x48>)
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff ffcf 	bl	8001958 <rb_next>
 80019ba:	4603      	mov	r3, r0
 80019bc:	81fb      	strh	r3, [r7, #14]
    if (next == s_rbTail)
 80019be:	4b0c      	ldr	r3, [pc, #48]	@ (80019f0 <rb_push+0x4c>)
 80019c0:	881b      	ldrh	r3, [r3, #0]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	89fa      	ldrh	r2, [r7, #14]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d101      	bne.n	80019ce <rb_push+0x2a>
    {
        // full
        return false;
 80019ca:	2300      	movs	r3, #0
 80019cc:	e00a      	b.n	80019e4 <rb_push+0x40>
    }
    s_rb[s_rbHead] = b;
 80019ce:	4b07      	ldr	r3, [pc, #28]	@ (80019ec <rb_push+0x48>)
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	4619      	mov	r1, r3
 80019d6:	4a07      	ldr	r2, [pc, #28]	@ (80019f4 <rb_push+0x50>)
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	5453      	strb	r3, [r2, r1]
    s_rbHead = next;
 80019dc:	4a03      	ldr	r2, [pc, #12]	@ (80019ec <rb_push+0x48>)
 80019de:	89fb      	ldrh	r3, [r7, #14]
 80019e0:	8013      	strh	r3, [r2, #0]
    return true;
 80019e2:	2301      	movs	r3, #1
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3710      	adds	r7, #16
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	24000434 	.word	0x24000434
 80019f0:	24000436 	.word	0x24000436
 80019f4:	24000334 	.word	0x24000334

080019f8 <rb_pop>:

static bool rb_pop(uint8_t *out)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
    if (rb_is_empty()) return false;
 8001a00:	f7ff ffba 	bl	8001978 <rb_is_empty>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <rb_pop+0x16>
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	e012      	b.n	8001a34 <rb_pop+0x3c>
    *out = s_rb[s_rbTail];
 8001a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a3c <rb_pop+0x44>)
 8001a10:	881b      	ldrh	r3, [r3, #0]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	461a      	mov	r2, r3
 8001a16:	4b0a      	ldr	r3, [pc, #40]	@ (8001a40 <rb_pop+0x48>)
 8001a18:	5c9a      	ldrb	r2, [r3, r2]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	701a      	strb	r2, [r3, #0]
    s_rbTail = rb_next(s_rbTail);
 8001a1e:	4b07      	ldr	r3, [pc, #28]	@ (8001a3c <rb_pop+0x44>)
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ff97 	bl	8001958 <rb_next>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b03      	ldr	r3, [pc, #12]	@ (8001a3c <rb_pop+0x44>)
 8001a30:	801a      	strh	r2, [r3, #0]
    return true;
 8001a32:	2301      	movs	r3, #1
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	24000436 	.word	0x24000436
 8001a40:	24000334 	.word	0x24000334

08001a44 <CMD_Init>:
 * If you already have HAL_UART_RxCpltCallback elsewhere, call CMD_OnUartRxByteFromISR()
 * from your callback and restart HAL_UART_Receive_IT() similarly.
 */

void CMD_Init(UART_HandleTypeDef *huart)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
    s_huart = huart;
 8001a4c:	4a08      	ldr	r2, [pc, #32]	@ (8001a70 <CMD_Init+0x2c>)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6013      	str	r3, [r2, #0]

    if (s_txMutex == NULL)
 8001a52:	4b08      	ldr	r3, [pc, #32]	@ (8001a74 <CMD_Init+0x30>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d105      	bne.n	8001a66 <CMD_Init+0x22>
    {
        s_txMutex = xSemaphoreCreateMutex();
 8001a5a:	2001      	movs	r0, #1
 8001a5c:	f00f fc8d 	bl	801137a <xQueueCreateMutex>
 8001a60:	4603      	mov	r3, r0
 8001a62:	4a04      	ldr	r2, [pc, #16]	@ (8001a74 <CMD_Init+0x30>)
 8001a64:	6013      	str	r3, [r2, #0]
    }
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	24000328 	.word	0x24000328
 8001a74:	24000330 	.word	0x24000330

08001a78 <CMD_StartTask>:

bool CMD_StartTask(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af02      	add	r7, sp, #8
    if (s_cmdTaskHandle != NULL) return true;
 8001a7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <CMD_StartTask+0x4c>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <CMD_StartTask+0x12>
 8001a86:	2301      	movs	r3, #1
 8001a88:	e017      	b.n	8001aba <CMD_StartTask+0x42>
    if (s_huart == NULL) return false;
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <CMD_StartTask+0x50>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <CMD_StartTask+0x1e>
 8001a92:	2300      	movs	r3, #0
 8001a94:	e011      	b.n	8001aba <CMD_StartTask+0x42>

    BaseType_t ok = xTaskCreate(
 8001a96:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac4 <CMD_StartTask+0x4c>)
 8001a98:	9301      	str	r3, [sp, #4]
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	9300      	str	r3, [sp, #0]
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001aa4:	4909      	ldr	r1, [pc, #36]	@ (8001acc <CMD_StartTask+0x54>)
 8001aa6:	480a      	ldr	r0, [pc, #40]	@ (8001ad0 <CMD_StartTask+0x58>)
 8001aa8:	f010 fc8a 	bl	80123c0 <xTaskCreate>
 8001aac:	6078      	str	r0, [r7, #4]
        NULL,
        CMD_TASK_PRIO,
        &s_cmdTaskHandle
    );

    return (ok == pdPASS);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	bf0c      	ite	eq
 8001ab4:	2301      	moveq	r3, #1
 8001ab6:	2300      	movne	r3, #0
 8001ab8:	b2db      	uxtb	r3, r3
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	2400032c 	.word	0x2400032c
 8001ac8:	24000328 	.word	0x24000328
 8001acc:	08020a04 	.word	0x08020a04
 8001ad0:	08001b29 	.word	0x08001b29

08001ad4 <CMD_OnUartRxByteFromISR>:

/*
 * Optional: if you want to feed bytes from another UART callback location.
 */
void CMD_OnUartRxByteFromISR(uint8_t b)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
    BaseType_t hpw = pdFALSE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
    (void)rb_push(b);               // drop on overflow
 8001ae2:	79fb      	ldrb	r3, [r7, #7]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff ff5d 	bl	80019a4 <rb_push>
    if (s_cmdTaskHandle)
 8001aea:	4b0d      	ldr	r3, [pc, #52]	@ (8001b20 <CMD_OnUartRxByteFromISR+0x4c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d012      	beq.n	8001b18 <CMD_OnUartRxByteFromISR+0x44>
    {
        vTaskNotifyGiveFromISR(s_cmdTaskHandle, &hpw);
 8001af2:	4b0b      	ldr	r3, [pc, #44]	@ (8001b20 <CMD_OnUartRxByteFromISR+0x4c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f107 020c 	add.w	r2, r7, #12
 8001afa:	4611      	mov	r1, r2
 8001afc:	4618      	mov	r0, r3
 8001afe:	f011 fcf7 	bl	80134f0 <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(hpw);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d007      	beq.n	8001b18 <CMD_OnUartRxByteFromISR+0x44>
 8001b08:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <CMD_OnUartRxByteFromISR+0x50>)
 8001b0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	f3bf 8f4f 	dsb	sy
 8001b14:	f3bf 8f6f 	isb	sy
    }
}
 8001b18:	bf00      	nop
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	2400032c 	.word	0x2400032c
 8001b24:	e000ed04 	.word	0xe000ed04

08001b28 <CMD_Task>:
}
#endif
/* ------------------------------- Task --------------------------------- */

static void CMD_Task(void *argument)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b096      	sub	sp, #88	@ 0x58
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
    (void)argument;

    char line[CMD_MAX_LINE + 1u];
    uint32_t lineLen = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	657b      	str	r3, [r7, #84]	@ 0x54

    for (;;)
    {
        // Sleep until we get at least one byte
        (void)ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001b34:	f04f 31ff 	mov.w	r1, #4294967295
 8001b38:	2001      	movs	r0, #1
 8001b3a:	f011 fc8d 	bl	8013458 <ulTaskNotifyTake>

        // Drain ring buffer
        uint8_t b;
        while (rb_pop(&b))
 8001b3e:	e023      	b.n	8001b88 <CMD_Task+0x60>
            // Echo raw UART1 stream to the PC console (printf retarget).
            // This runs in the task context (safe), not in the ISR.
            (void)putchar((int)b);     // or: printf("%c", b);
        #endif

            if (b == '\r')
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	2b0d      	cmp	r3, #13
 8001b44:	d01f      	beq.n	8001b86 <CMD_Task+0x5e>
            {
                // keep ignoring CR for line parsing (but it already got echoed above)
                continue;
            }

            if (b == '\n')
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
 8001b48:	2b0a      	cmp	r3, #10
 8001b4a:	d10d      	bne.n	8001b68 <CMD_Task+0x40>
            {
                line[lineLen] = '\0';
 8001b4c:	f107 0210 	add.w	r2, r7, #16
 8001b50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b52:	4413      	add	r3, r2
 8001b54:	2200      	movs	r2, #0
 8001b56:	701a      	strb	r2, [r3, #0]

#if CMD_ECHO_RX
                CMD_Printf("> %s\r\n", line);
#endif

                CMD_ProcessLine(line);
 8001b58:	f107 0310 	add.w	r3, r7, #16
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f000 f81d 	bl	8001b9c <CMD_ProcessLine>
                lineLen = 0;
 8001b62:	2300      	movs	r3, #0
 8001b64:	657b      	str	r3, [r7, #84]	@ 0x54
                continue;
 8001b66:	e00f      	b.n	8001b88 <CMD_Task+0x60>
            }

            // normal char
            if (lineLen < CMD_MAX_LINE)
 8001b68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b6a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b6c:	d808      	bhi.n	8001b80 <CMD_Task+0x58>
            {
                line[lineLen++] = (char)b;
 8001b6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b70:	1c5a      	adds	r2, r3, #1
 8001b72:	657a      	str	r2, [r7, #84]	@ 0x54
 8001b74:	7bfa      	ldrb	r2, [r7, #15]
 8001b76:	3358      	adds	r3, #88	@ 0x58
 8001b78:	443b      	add	r3, r7
 8001b7a:	f803 2c48 	strb.w	r2, [r3, #-72]
 8001b7e:	e003      	b.n	8001b88 <CMD_Task+0x60>
            }
            else
            {
                // overflow -> reset line (or you could keep last CMD_MAX_LINE chars)
                lineLen = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	657b      	str	r3, [r7, #84]	@ 0x54
 8001b84:	e000      	b.n	8001b88 <CMD_Task+0x60>
                continue;
 8001b86:	bf00      	nop
        while (rb_pop(&b))
 8001b88:	f107 030f 	add.w	r3, r7, #15
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff33 	bl	80019f8 <rb_pop>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d1d3      	bne.n	8001b40 <CMD_Task+0x18>
    {
 8001b98:	e7cc      	b.n	8001b34 <CMD_Task+0xc>
	...

08001b9c <CMD_ProcessLine>:
}

/* --------------------------- Parsing logic ---------------------------- */

static void CMD_ProcessLine(char *line)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b088      	sub	sp, #32
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
    char *s = CMD_Trim(line);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f000 f86d 	bl	8001c84 <CMD_Trim>
 8001baa:	61f8      	str	r0, [r7, #28]
    if (s[0] == '\0') return;
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d05d      	beq.n	8001c70 <CMD_ProcessLine+0xd4>

    // Numeric-only => ID lookup
    if (CMD_IsPureNumber(s))
 8001bb4:	69f8      	ldr	r0, [r7, #28]
 8001bb6:	f000 f89b 	bl	8001cf0 <CMD_IsPureNumber>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d01a      	beq.n	8001bf6 <CMD_ProcessLine+0x5a>
    {
        uint32_t id = (uint32_t)strtoul(s, NULL, 10);
 8001bc0:	220a      	movs	r2, #10
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	69f8      	ldr	r0, [r7, #28]
 8001bc6:	f01a fb79 	bl	801c2bc <strtoul>
 8001bca:	60f8      	str	r0, [r7, #12]
        const cmd_entry_t *e = CMD_FindById(id);
 8001bcc:	68f8      	ldr	r0, [r7, #12]
 8001bce:	f000 f8bd 	bl	8001d4c <CMD_FindById>
 8001bd2:	60b8      	str	r0, [r7, #8]
        if (e && e->fn)
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d008      	beq.n	8001bec <CMD_ProcessLine+0x50>
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d004      	beq.n	8001bec <CMD_ProcessLine+0x50>
        {
            e->fn(NULL);
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	2000      	movs	r0, #0
 8001be8:	4798      	blx	r3
        {
#if CMD_PRINT_UNKNOWN
            CMD_Printf("ERR unknown id %lu\r\n", (unsigned long)id);
#endif
        }
        return;
 8001bea:	e042      	b.n	8001c72 <CMD_ProcessLine+0xd6>
            CMD_Printf("ERR unknown id %lu\r\n", (unsigned long)id);
 8001bec:	68f9      	ldr	r1, [r7, #12]
 8001bee:	4822      	ldr	r0, [pc, #136]	@ (8001c78 <CMD_ProcessLine+0xdc>)
 8001bf0:	f000 f938 	bl	8001e64 <CMD_Printf>
        return;
 8001bf4:	e03d      	b.n	8001c72 <CMD_ProcessLine+0xd6>
    }

#if CMD_ENABLE_NAME_COMMANDS
    // Name-based: token = command, remainder = args
    char *cmd = s;
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	61bb      	str	r3, [r7, #24]
    while (*s && !isspace((unsigned char)*s)) s++;
 8001bfa:	e002      	b.n	8001c02 <CMD_ProcessLine+0x66>
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	61fb      	str	r3, [r7, #28]
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d009      	beq.n	8001c1e <CMD_ProcessLine+0x82>
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	4a1a      	ldr	r2, [pc, #104]	@ (8001c7c <CMD_ProcessLine+0xe0>)
 8001c12:	4413      	add	r3, r2
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d0ee      	beq.n	8001bfc <CMD_ProcessLine+0x60>
    if (*s) { *s++ = '\0'; }
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d004      	beq.n	8001c30 <CMD_ProcessLine+0x94>
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	1c5a      	adds	r2, r3, #1
 8001c2a:	61fa      	str	r2, [r7, #28]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]
    char *args = CMD_Trim(s);
 8001c30:	69f8      	ldr	r0, [r7, #28]
 8001c32:	f000 f827 	bl	8001c84 <CMD_Trim>
 8001c36:	6178      	str	r0, [r7, #20]

    const cmd_entry_t *e = CMD_FindByName(cmd);
 8001c38:	69b8      	ldr	r0, [r7, #24]
 8001c3a:	f000 f8ad 	bl	8001d98 <CMD_FindByName>
 8001c3e:	6138      	str	r0, [r7, #16]
    if (e && e->fn)
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d00f      	beq.n	8001c66 <CMD_ProcessLine+0xca>
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d00b      	beq.n	8001c66 <CMD_ProcessLine+0xca>
    {
        e->fn(args[0] ? args : NULL);
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	68da      	ldr	r2, [r3, #12]
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <CMD_ProcessLine+0xc2>
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	e000      	b.n	8001c60 <CMD_ProcessLine+0xc4>
 8001c5e:	2300      	movs	r3, #0
 8001c60:	4618      	mov	r0, r3
 8001c62:	4790      	blx	r2
 8001c64:	e005      	b.n	8001c72 <CMD_ProcessLine+0xd6>
    }
    else
    {
#if CMD_PRINT_UNKNOWN
        CMD_Printf("ERR unknown cmd '%s'\r\n", cmd);
 8001c66:	69b9      	ldr	r1, [r7, #24]
 8001c68:	4805      	ldr	r0, [pc, #20]	@ (8001c80 <CMD_ProcessLine+0xe4>)
 8001c6a:	f000 f8fb 	bl	8001e64 <CMD_Printf>
 8001c6e:	e000      	b.n	8001c72 <CMD_ProcessLine+0xd6>
    if (s[0] == '\0') return;
 8001c70:	bf00      	nop
#else
#if CMD_PRINT_UNKNOWN
    CMD_Send("ERR expected numeric id\r\n");
#endif
#endif
}
 8001c72:	3720      	adds	r7, #32
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	08020a08 	.word	0x08020a08
 8001c7c:	080235c8 	.word	0x080235c8
 8001c80:	08020a20 	.word	0x08020a20

08001c84 <CMD_Trim>:

static char *CMD_Trim(char *s)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
    while (isspace((unsigned char)*s)) s++;
 8001c8c:	e002      	b.n	8001c94 <CMD_Trim+0x10>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	3301      	adds	r3, #1
 8001c92:	607b      	str	r3, [r7, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	4a14      	ldr	r2, [pc, #80]	@ (8001cec <CMD_Trim+0x68>)
 8001c9c:	4413      	add	r3, r2
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	f003 0308 	and.w	r3, r3, #8
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1f2      	bne.n	8001c8e <CMD_Trim+0xa>

    char *end = s + strlen(s);
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f7fe fb79 	bl	80003a0 <strlen>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	60fb      	str	r3, [r7, #12]
    while (end > s && isspace((unsigned char)end[-1])) end--;
 8001cb6:	e002      	b.n	8001cbe <CMD_Trim+0x3a>
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d90a      	bls.n	8001cdc <CMD_Trim+0x58>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	4a07      	ldr	r2, [pc, #28]	@ (8001cec <CMD_Trim+0x68>)
 8001cd0:	4413      	add	r3, r2
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	f003 0308 	and.w	r3, r3, #8
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d1ed      	bne.n	8001cb8 <CMD_Trim+0x34>
    *end = '\0';
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	701a      	strb	r2, [r3, #0]
    return s;
 8001ce2:	687b      	ldr	r3, [r7, #4]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	080235c8 	.word	0x080235c8

08001cf0 <CMD_IsPureNumber>:

static bool CMD_IsPureNumber(const char *s)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
    // allow leading/trailing spaces already trimmed; allow optional + sign
    if (*s == '+') s++;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	2b2b      	cmp	r3, #43	@ 0x2b
 8001cfe:	d102      	bne.n	8001d06 <CMD_IsPureNumber+0x16>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3301      	adds	r3, #1
 8001d04:	607b      	str	r3, [r7, #4]
    if (*s == '\0') return false;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d110      	bne.n	8001d30 <CMD_IsPureNumber+0x40>
 8001d0e:	2300      	movs	r3, #0
 8001d10:	e013      	b.n	8001d3a <CMD_IsPureNumber+0x4a>

    while (*s)
    {
        if (!isdigit((unsigned char)*s)) return false;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	3301      	adds	r3, #1
 8001d18:	4a0b      	ldr	r2, [pc, #44]	@ (8001d48 <CMD_IsPureNumber+0x58>)
 8001d1a:	4413      	add	r3, r2
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	f003 0304 	and.w	r3, r3, #4
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <CMD_IsPureNumber+0x3a>
 8001d26:	2300      	movs	r3, #0
 8001d28:	e007      	b.n	8001d3a <CMD_IsPureNumber+0x4a>
        s++;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	607b      	str	r3, [r7, #4]
    while (*s)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d1ec      	bne.n	8001d12 <CMD_IsPureNumber+0x22>
    }
    return true;
 8001d38:	2301      	movs	r3, #1
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	080235c8 	.word	0x080235c8

08001d4c <CMD_FindById>:

static const cmd_entry_t *CMD_FindById(uint32_t id)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001d54:	2300      	movs	r3, #0
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	e010      	b.n	8001d7c <CMD_FindById+0x30>
    {
        if ((uint32_t)s_cmdTable[i].id == id) return &s_cmdTable[i];
 8001d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001d94 <CMD_FindById+0x48>)
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	011b      	lsls	r3, r3, #4
 8001d60:	4413      	add	r3, r2
 8001d62:	881b      	ldrh	r3, [r3, #0]
 8001d64:	461a      	mov	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d104      	bne.n	8001d76 <CMD_FindById+0x2a>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	011b      	lsls	r3, r3, #4
 8001d70:	4a08      	ldr	r2, [pc, #32]	@ (8001d94 <CMD_FindById+0x48>)
 8001d72:	4413      	add	r3, r2
 8001d74:	e007      	b.n	8001d86 <CMD_FindById+0x3a>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	2209      	movs	r2, #9
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d3ea      	bcc.n	8001d5a <CMD_FindById+0xe>
    }
    return NULL;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3714      	adds	r7, #20
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	080230f8 	.word	0x080230f8

08001d98 <CMD_FindByName>:

static const cmd_entry_t *CMD_FindByName(const char *name)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001da0:	2300      	movs	r3, #0
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	e018      	b.n	8001dd8 <CMD_FindByName+0x40>
    {
        const char *n = s_cmdTable[i].name;
 8001da6:	4a11      	ldr	r2, [pc, #68]	@ (8001dec <CMD_FindByName+0x54>)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	011b      	lsls	r3, r3, #4
 8001dac:	4413      	add	r3, r2
 8001dae:	3304      	adds	r3, #4
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	60bb      	str	r3, [r7, #8]
        if (n && (strcmp(n, name) == 0)) return &s_cmdTable[i];
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d00b      	beq.n	8001dd2 <CMD_FindByName+0x3a>
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	68b8      	ldr	r0, [r7, #8]
 8001dbe:	f7fe fa8f 	bl	80002e0 <strcmp>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d104      	bne.n	8001dd2 <CMD_FindByName+0x3a>
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	011b      	lsls	r3, r3, #4
 8001dcc:	4a07      	ldr	r2, [pc, #28]	@ (8001dec <CMD_FindByName+0x54>)
 8001dce:	4413      	add	r3, r2
 8001dd0:	e007      	b.n	8001de2 <CMD_FindByName+0x4a>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	2209      	movs	r2, #9
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d3e2      	bcc.n	8001da6 <CMD_FindByName+0xe>
    }
    return NULL;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3710      	adds	r7, #16
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	080230f8 	.word	0x080230f8

08001df0 <CMD_Send>:

/* -------------------------- TX helper funcs --------------------------- */

void CMD_Send(const char *s)
{
 8001df0:	b590      	push	{r4, r7, lr}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
    if (!s_huart || !s) return;
 8001df8:	4b18      	ldr	r3, [pc, #96]	@ (8001e5c <CMD_Send+0x6c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d027      	beq.n	8001e50 <CMD_Send+0x60>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d024      	beq.n	8001e50 <CMD_Send+0x60>

    // Use 100ms timeout instead of blocking forever to prevent deadlock
    if (s_txMutex) {
 8001e06:	4b16      	ldr	r3, [pc, #88]	@ (8001e60 <CMD_Send+0x70>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d008      	beq.n	8001e20 <CMD_Send+0x30>
        if (xSemaphoreTake(s_txMutex, pdMS_TO_TICKS(100)) != pdTRUE) {
 8001e0e:	4b14      	ldr	r3, [pc, #80]	@ (8001e60 <CMD_Send+0x70>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2164      	movs	r1, #100	@ 0x64
 8001e14:	4618      	mov	r0, r3
 8001e16:	f00f fecf 	bl	8011bb8 <xQueueSemaphoreTake>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d119      	bne.n	8001e54 <CMD_Send+0x64>
            return;  // Timeout, skip this send
        }
    }
    (void)HAL_UART_Transmit(s_huart, (uint8_t*)s, (uint16_t)strlen(s), 100);
 8001e20:	4b0e      	ldr	r3, [pc, #56]	@ (8001e5c <CMD_Send+0x6c>)
 8001e22:	681c      	ldr	r4, [r3, #0]
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7fe fabb 	bl	80003a0 <strlen>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	b29a      	uxth	r2, r3
 8001e2e:	2364      	movs	r3, #100	@ 0x64
 8001e30:	6879      	ldr	r1, [r7, #4]
 8001e32:	4620      	mov	r0, r4
 8001e34:	f00a fc52 	bl	800c6dc <HAL_UART_Transmit>
    if (s_txMutex) (void)xSemaphoreGive(s_txMutex);
 8001e38:	4b09      	ldr	r3, [pc, #36]	@ (8001e60 <CMD_Send+0x70>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d00a      	beq.n	8001e56 <CMD_Send+0x66>
 8001e40:	4b07      	ldr	r3, [pc, #28]	@ (8001e60 <CMD_Send+0x70>)
 8001e42:	6818      	ldr	r0, [r3, #0]
 8001e44:	2300      	movs	r3, #0
 8001e46:	2200      	movs	r2, #0
 8001e48:	2100      	movs	r1, #0
 8001e4a:	f00f fba3 	bl	8011594 <xQueueGenericSend>
 8001e4e:	e002      	b.n	8001e56 <CMD_Send+0x66>
    if (!s_huart || !s) return;
 8001e50:	bf00      	nop
 8001e52:	e000      	b.n	8001e56 <CMD_Send+0x66>
            return;  // Timeout, skip this send
 8001e54:	bf00      	nop
}
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd90      	pop	{r4, r7, pc}
 8001e5c:	24000328 	.word	0x24000328
 8001e60:	24000330 	.word	0x24000330

08001e64 <CMD_Printf>:

static void CMD_Printf(const char *fmt, ...)
{
 8001e64:	b40f      	push	{r0, r1, r2, r3}
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b0a2      	sub	sp, #136	@ 0x88
 8001e6a:	af00      	add	r7, sp, #0
    if (!fmt) return;
 8001e6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d010      	beq.n	8001e96 <CMD_Printf+0x32>

    char buf[128];
    va_list ap;
    va_start(ap, fmt);
 8001e74:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001e78:	607b      	str	r3, [r7, #4]
    (void)vsnprintf(buf, sizeof(buf), fmt, ap);
 8001e7a:	f107 0008 	add.w	r0, r7, #8
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001e84:	2180      	movs	r1, #128	@ 0x80
 8001e86:	f01b fa25 	bl	801d2d4 <vsniprintf>
    va_end(ap);

    CMD_Send(buf);
 8001e8a:	f107 0308 	add.w	r3, r7, #8
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff ffae 	bl	8001df0 <CMD_Send>
 8001e94:	e000      	b.n	8001e98 <CMD_Printf+0x34>
    if (!fmt) return;
 8001e96:	bf00      	nop
}
 8001e98:	3788      	adds	r7, #136	@ 0x88
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ea0:	b004      	add	sp, #16
 8001ea2:	4770      	bx	lr

08001ea4 <cmd_rotate>:
volatile double vxd = 0;
volatile double vyd = 0;
volatile double yawrated = 0;
double vdes = 0;
static void cmd_rotate(const char *args)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
    if (!args) return;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d015      	beq.n	8001ede <cmd_rotate+0x3a>

    char *end = NULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60bb      	str	r3, [r7, #8]
    float wd = strtof(args, &end);
 8001eb6:	f107 0308 	add.w	r3, r7, #8
 8001eba:	4619      	mov	r1, r3
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f01a f8bb 	bl	801c038 <strtof>
 8001ec2:	ed87 0a03 	vstr	s0, [r7, #12]

    if (end == args) return;
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d009      	beq.n	8001ee2 <cmd_rotate+0x3e>

    yawrated = wd;
 8001ece:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ed2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ed6:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <cmd_rotate+0x48>)
 8001ed8:	ed83 7b00 	vstr	d7, [r3]
 8001edc:	e002      	b.n	8001ee4 <cmd_rotate+0x40>
    if (!args) return;
 8001ede:	bf00      	nop
 8001ee0:	e000      	b.n	8001ee4 <cmd_rotate+0x40>
    if (end == args) return;
 8001ee2:	bf00      	nop
}
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	24000468 	.word	0x24000468

08001ef0 <cmd_dir>:
static void cmd_dir(const char *args)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
    if (!args) return;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d040      	beq.n	8001f80 <cmd_dir+0x90>

    char *end = NULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	60bb      	str	r3, [r7, #8]
    float deg = strtof(args, &end);
 8001f02:	f107 0308 	add.w	r3, r7, #8
 8001f06:	4619      	mov	r1, r3
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f01a f895 	bl	801c038 <strtof>
 8001f0e:	ed87 0a03 	vstr	s0, [r7, #12]

    if (end == args) return;
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d034      	beq.n	8001f84 <cmd_dir+0x94>

    direction = deg * pion180 + 0.261799;   // radians + 15deg offset
 8001f1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f1e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001f22:	4b1d      	ldr	r3, [pc, #116]	@ (8001f98 <cmd_dir+0xa8>)
 8001f24:	ed93 7b00 	vldr	d7, [r3]
 8001f28:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001f2c:	ed9f 6b18 	vldr	d6, [pc, #96]	@ 8001f90 <cmd_dir+0xa0>
 8001f30:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001f34:	4b19      	ldr	r3, [pc, #100]	@ (8001f9c <cmd_dir+0xac>)
 8001f36:	ed83 7b00 	vstr	d7, [r3]
    vxd = vdes * cos(direction);
 8001f3a:	4b18      	ldr	r3, [pc, #96]	@ (8001f9c <cmd_dir+0xac>)
 8001f3c:	ed93 7b00 	vldr	d7, [r3]
 8001f40:	eeb0 0b47 	vmov.f64	d0, d7
 8001f44:	f01d fe8c 	bl	801fc60 <cos>
 8001f48:	eeb0 6b40 	vmov.f64	d6, d0
 8001f4c:	4b14      	ldr	r3, [pc, #80]	@ (8001fa0 <cmd_dir+0xb0>)
 8001f4e:	ed93 7b00 	vldr	d7, [r3]
 8001f52:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001f56:	4b13      	ldr	r3, [pc, #76]	@ (8001fa4 <cmd_dir+0xb4>)
 8001f58:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 8001f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f9c <cmd_dir+0xac>)
 8001f5e:	ed93 7b00 	vldr	d7, [r3]
 8001f62:	eeb0 0b47 	vmov.f64	d0, d7
 8001f66:	f01d fec7 	bl	801fcf8 <sin>
 8001f6a:	eeb0 6b40 	vmov.f64	d6, d0
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <cmd_dir+0xb0>)
 8001f70:	ed93 7b00 	vldr	d7, [r3]
 8001f74:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001f78:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa8 <cmd_dir+0xb8>)
 8001f7a:	ed83 7b00 	vstr	d7, [r3]
 8001f7e:	e002      	b.n	8001f86 <cmd_dir+0x96>
    if (!args) return;
 8001f80:	bf00      	nop
 8001f82:	e000      	b.n	8001f86 <cmd_dir+0x96>
    if (end == args) return;
 8001f84:	bf00      	nop
}
 8001f86:	3710      	adds	r7, #16
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	f3af 8000 	nop.w
 8001f90:	97c80842 	.word	0x97c80842
 8001f94:	3fd0c150 	.word	0x3fd0c150
 8001f98:	08023188 	.word	0x08023188
 8001f9c:	24000438 	.word	0x24000438
 8001fa0:	24000470 	.word	0x24000470
 8001fa4:	24000458 	.word	0x24000458
 8001fa8:	24000460 	.word	0x24000460
 8001fac:	00000000 	.word	0x00000000

08001fb0 <cmd_slow>:

static void cmd_slow(const char *args)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Slow\r\n");
 8001fb8:	4819      	ldr	r0, [pc, #100]	@ (8002020 <cmd_slow+0x70>)
 8001fba:	f7ff ff19 	bl	8001df0 <CMD_Send>
    vdes = 0.3;
 8001fbe:	4919      	ldr	r1, [pc, #100]	@ (8002024 <cmd_slow+0x74>)
 8001fc0:	a315      	add	r3, pc, #84	@ (adr r3, 8002018 <cmd_slow+0x68>)
 8001fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc6:	e9c1 2300 	strd	r2, r3, [r1]
    vxd = vdes * cos(direction);
 8001fca:	4b17      	ldr	r3, [pc, #92]	@ (8002028 <cmd_slow+0x78>)
 8001fcc:	ed93 7b00 	vldr	d7, [r3]
 8001fd0:	eeb0 0b47 	vmov.f64	d0, d7
 8001fd4:	f01d fe44 	bl	801fc60 <cos>
 8001fd8:	eeb0 6b40 	vmov.f64	d6, d0
 8001fdc:	4b11      	ldr	r3, [pc, #68]	@ (8002024 <cmd_slow+0x74>)
 8001fde:	ed93 7b00 	vldr	d7, [r3]
 8001fe2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001fe6:	4b11      	ldr	r3, [pc, #68]	@ (800202c <cmd_slow+0x7c>)
 8001fe8:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 8001fec:	4b0e      	ldr	r3, [pc, #56]	@ (8002028 <cmd_slow+0x78>)
 8001fee:	ed93 7b00 	vldr	d7, [r3]
 8001ff2:	eeb0 0b47 	vmov.f64	d0, d7
 8001ff6:	f01d fe7f 	bl	801fcf8 <sin>
 8001ffa:	eeb0 6b40 	vmov.f64	d6, d0
 8001ffe:	4b09      	ldr	r3, [pc, #36]	@ (8002024 <cmd_slow+0x74>)
 8002000:	ed93 7b00 	vldr	d7, [r3]
 8002004:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002008:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <cmd_slow+0x80>)
 800200a:	ed83 7b00 	vstr	d7, [r3]
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, SLOW);
}
 800200e:	bf00      	nop
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	33333333 	.word	0x33333333
 800201c:	3fd33333 	.word	0x3fd33333
 8002020:	08020a38 	.word	0x08020a38
 8002024:	24000470 	.word	0x24000470
 8002028:	24000438 	.word	0x24000438
 800202c:	24000458 	.word	0x24000458
 8002030:	24000460 	.word	0x24000460
 8002034:	00000000 	.word	0x00000000

08002038 <cmd_med>:
static void cmd_med(const char *args)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Medium\r\n");
 8002040:	4819      	ldr	r0, [pc, #100]	@ (80020a8 <cmd_med+0x70>)
 8002042:	f7ff fed5 	bl	8001df0 <CMD_Send>
    vdes = 0.6;
 8002046:	4919      	ldr	r1, [pc, #100]	@ (80020ac <cmd_med+0x74>)
 8002048:	a315      	add	r3, pc, #84	@ (adr r3, 80020a0 <cmd_med+0x68>)
 800204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204e:	e9c1 2300 	strd	r2, r3, [r1]
    vxd = vdes * cos(direction);
 8002052:	4b17      	ldr	r3, [pc, #92]	@ (80020b0 <cmd_med+0x78>)
 8002054:	ed93 7b00 	vldr	d7, [r3]
 8002058:	eeb0 0b47 	vmov.f64	d0, d7
 800205c:	f01d fe00 	bl	801fc60 <cos>
 8002060:	eeb0 6b40 	vmov.f64	d6, d0
 8002064:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <cmd_med+0x74>)
 8002066:	ed93 7b00 	vldr	d7, [r3]
 800206a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800206e:	4b11      	ldr	r3, [pc, #68]	@ (80020b4 <cmd_med+0x7c>)
 8002070:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 8002074:	4b0e      	ldr	r3, [pc, #56]	@ (80020b0 <cmd_med+0x78>)
 8002076:	ed93 7b00 	vldr	d7, [r3]
 800207a:	eeb0 0b47 	vmov.f64	d0, d7
 800207e:	f01d fe3b 	bl	801fcf8 <sin>
 8002082:	eeb0 6b40 	vmov.f64	d6, d0
 8002086:	4b09      	ldr	r3, [pc, #36]	@ (80020ac <cmd_med+0x74>)
 8002088:	ed93 7b00 	vldr	d7, [r3]
 800208c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002090:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <cmd_med+0x80>)
 8002092:	ed83 7b00 	vstr	d7, [r3]
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, MED);
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	33333333 	.word	0x33333333
 80020a4:	3fe33333 	.word	0x3fe33333
 80020a8:	08020a40 	.word	0x08020a40
 80020ac:	24000470 	.word	0x24000470
 80020b0:	24000438 	.word	0x24000438
 80020b4:	24000458 	.word	0x24000458
 80020b8:	24000460 	.word	0x24000460

080020bc <cmd_stop>:

void cmd_stop(const char *args)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Stop\r\n");
 80020c4:	480a      	ldr	r0, [pc, #40]	@ (80020f0 <cmd_stop+0x34>)
 80020c6:	f7ff fe93 	bl	8001df0 <CMD_Send>
    vxd = 0;
 80020ca:	490a      	ldr	r1, [pc, #40]	@ (80020f4 <cmd_stop+0x38>)
 80020cc:	f04f 0200 	mov.w	r2, #0
 80020d0:	f04f 0300 	mov.w	r3, #0
 80020d4:	e9c1 2300 	strd	r2, r3, [r1]
    vyd = 0;
 80020d8:	4907      	ldr	r1, [pc, #28]	@ (80020f8 <cmd_stop+0x3c>)
 80020da:	f04f 0200 	mov.w	r2, #0
 80020de:	f04f 0300 	mov.w	r3, #0
 80020e2:	e9c1 2300 	strd	r2, r3, [r1]
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, NEUTRAL);
}
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	08020a4c 	.word	0x08020a4c
 80020f4:	24000458 	.word	0x24000458
 80020f8:	24000460 	.word	0x24000460

080020fc <cmd_hello>:


static void cmd_hello(const char *args)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
    (void)args;
    BSP_LED_Toggle(LED_RED);
 8002104:	2002      	movs	r0, #2
 8002106:	f003 fb89 	bl	800581c <BSP_LED_Toggle>
    CMD_Send("hello\r\n");
 800210a:	4803      	ldr	r0, [pc, #12]	@ (8002118 <cmd_hello+0x1c>)
 800210c:	f7ff fe70 	bl	8001df0 <CMD_Send>
}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	08020a54 	.word	0x08020a54

0800211c <cmd_reset>:

static void cmd_reset(const char *args)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
    (void)args;

    // Optional: tell the phone first
    CMD_Send("resetting...\r\n");
 8002124:	4806      	ldr	r0, [pc, #24]	@ (8002140 <cmd_reset+0x24>)
 8002126:	f7ff fe63 	bl	8001df0 <CMD_Send>

    // Give UART a moment to flush (FreeRTOS-safe delay)
    vTaskDelay(pdMS_TO_TICKS(50));
 800212a:	2032      	movs	r0, #50	@ 0x32
 800212c:	f010 fb26 	bl	801277c <vTaskDelay>
  __ASM volatile ("dsb 0xF":::"memory");
 8002130:	f3bf 8f4f 	dsb	sy
}
 8002134:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002136:	f3bf 8f6f 	isb	sy
}
 800213a:	bf00      	nop

    __DSB();
    __ISB();
    NVIC_SystemReset();
 800213c:	f7ff fbf6 	bl	800192c <__NVIC_SystemReset>
 8002140:	08020a5c 	.word	0x08020a5c

08002144 <cmd_help>:
}

static void cmd_help(const char *args)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Commands:\r\n");
 800214c:	4816      	ldr	r0, [pc, #88]	@ (80021a8 <cmd_help+0x64>)
 800214e:	f7ff fe4f 	bl	8001df0 <CMD_Send>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	e01d      	b.n	8002194 <cmd_help+0x50>
    {
        const cmd_entry_t *e = &s_cmdTable[i];
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	011b      	lsls	r3, r3, #4
 800215c:	4a13      	ldr	r2, [pc, #76]	@ (80021ac <cmd_help+0x68>)
 800215e:	4413      	add	r3, r2
 8002160:	60bb      	str	r3, [r7, #8]
#if CMD_ENABLE_NAME_COMMANDS
        CMD_Printf("  %u  %-8s  %s\r\n", (unsigned)e->id, (e->name ? e->name : ""), (e->help ? e->help : ""));
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	4619      	mov	r1, r3
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d002      	beq.n	8002176 <cmd_help+0x32>
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	685a      	ldr	r2, [r3, #4]
 8002174:	e000      	b.n	8002178 <cmd_help+0x34>
 8002176:	4a0e      	ldr	r2, [pc, #56]	@ (80021b0 <cmd_help+0x6c>)
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d002      	beq.n	8002186 <cmd_help+0x42>
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	e000      	b.n	8002188 <cmd_help+0x44>
 8002186:	4b0a      	ldr	r3, [pc, #40]	@ (80021b0 <cmd_help+0x6c>)
 8002188:	480a      	ldr	r0, [pc, #40]	@ (80021b4 <cmd_help+0x70>)
 800218a:	f7ff fe6b 	bl	8001e64 <CMD_Printf>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	3301      	adds	r3, #1
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	2209      	movs	r2, #9
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	4293      	cmp	r3, r2
 800219a:	d3dd      	bcc.n	8002158 <cmd_help+0x14>
#else
        CMD_Printf("  %u  %s\r\n", (unsigned)e->id, (e->help ? e->help : ""));
#endif
    }
}
 800219c:	bf00      	nop
 800219e:	bf00      	nop
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	08020a6c 	.word	0x08020a6c
 80021ac:	080230f8 	.word	0x080230f8
 80021b0:	08020a78 	.word	0x08020a78
 80021b4:	08020a7c 	.word	0x08020a7c

080021b8 <cmd_traj>:

static void cmd_traj(const char *args)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
    if (!args)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d103      	bne.n	80021ce <cmd_traj+0x16>
    {
        CMD_Send("traj requires arg 0 or 1\r\n");
 80021c6:	4818      	ldr	r0, [pc, #96]	@ (8002228 <cmd_traj+0x70>)
 80021c8:	f7ff fe12 	bl	8001df0 <CMD_Send>
        return;
 80021cc:	e028      	b.n	8002220 <cmd_traj+0x68>
    }

    char *end = NULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	60bb      	str	r3, [r7, #8]
    long value = strtol(args, &end, 10);
 80021d2:	f107 0308 	add.w	r3, r7, #8
 80021d6:	220a      	movs	r2, #10
 80021d8:	4619      	mov	r1, r3
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f019 fff6 	bl	801c1cc <strtol>
 80021e0:	60f8      	str	r0, [r7, #12]
    if (end == args)
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d103      	bne.n	80021f2 <cmd_traj+0x3a>
    {
        CMD_Send("traj invalid arg\r\n");
 80021ea:	4810      	ldr	r0, [pc, #64]	@ (800222c <cmd_traj+0x74>)
 80021ec:	f7ff fe00 	bl	8001df0 <CMD_Send>
        return;
 80021f0:	e016      	b.n	8002220 <cmd_traj+0x68>
    }

    if (value == 1)
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d106      	bne.n	8002206 <cmd_traj+0x4e>
    {
        UDP_Client_RequestCmd(CMD_START_TRAJ);
 80021f8:	2001      	movs	r0, #1
 80021fa:	f002 ff37 	bl	800506c <UDP_Client_RequestCmd>
        CMD_Send("traj start\r\n");
 80021fe:	480c      	ldr	r0, [pc, #48]	@ (8002230 <cmd_traj+0x78>)
 8002200:	f7ff fdf6 	bl	8001df0 <CMD_Send>
 8002204:	e00c      	b.n	8002220 <cmd_traj+0x68>
    }
    else if (value == 0)
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d106      	bne.n	800221a <cmd_traj+0x62>
    {
        UDP_Client_RequestCmd(CMD_STOP_TRAJ);
 800220c:	2002      	movs	r0, #2
 800220e:	f002 ff2d 	bl	800506c <UDP_Client_RequestCmd>
        CMD_Send("traj stop\r\n");
 8002212:	4808      	ldr	r0, [pc, #32]	@ (8002234 <cmd_traj+0x7c>)
 8002214:	f7ff fdec 	bl	8001df0 <CMD_Send>
 8002218:	e002      	b.n	8002220 <cmd_traj+0x68>
    }
    else
    {
        CMD_Send("traj arg must be 0 or 1\r\n");
 800221a:	4807      	ldr	r0, [pc, #28]	@ (8002238 <cmd_traj+0x80>)
 800221c:	f7ff fde8 	bl	8001df0 <CMD_Send>
    }
}
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	08020a90 	.word	0x08020a90
 800222c:	08020aac 	.word	0x08020aac
 8002230:	08020ac0 	.word	0x08020ac0
 8002234:	08020ad0 	.word	0x08020ad0
 8002238:	08020adc 	.word	0x08020adc
 800223c:	00000000 	.word	0x00000000

08002240 <Controller_Step>:
void Controller_Step(const double           x[3],
                     const double           xd[5],
					 const double			vd[3],
					 int selector,
					 double dt)
{
 8002240:	b590      	push	{r4, r7, lr}
 8002242:	f5ad 7d69 	sub.w	sp, sp, #932	@ 0x3a4
 8002246:	af00      	add	r7, sp, #0
 8002248:	f507 7468 	add.w	r4, r7, #928	@ 0x3a0
 800224c:	f5a4 7463 	sub.w	r4, r4, #908	@ 0x38c
 8002250:	6020      	str	r0, [r4, #0]
 8002252:	f507 7068 	add.w	r0, r7, #928	@ 0x3a0
 8002256:	f5a0 7064 	sub.w	r0, r0, #912	@ 0x390
 800225a:	6001      	str	r1, [r0, #0]
 800225c:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8002260:	f5a1 7165 	sub.w	r1, r1, #916	@ 0x394
 8002264:	600a      	str	r2, [r1, #0]
 8002266:	f507 7268 	add.w	r2, r7, #928	@ 0x3a0
 800226a:	f5a2 7266 	sub.w	r2, r2, #920	@ 0x398
 800226e:	6013      	str	r3, [r2, #0]
 8002270:	463b      	mov	r3, r7
 8002272:	ed83 0b00 	vstr	d0, [r3]
    if (!x || !xd) return;
 8002276:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800227a:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	f001 81b0 	beq.w	80035e6 <Controller_Step+0x13a6>
 8002286:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800228a:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	f001 81a8 	beq.w	80035e6 <Controller_Step+0x13a6>
    //if (dt <= 0.0) dt = 1e-3;

    // -------------------------
    // current state
    // -------------------------
    const double pos[2] = { x[0], x[1] };
 8002296:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800229a:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a4:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 80022a8:	f5a1 711a 	sub.w	r1, r1, #616	@ 0x268
 80022ac:	e9c1 2300 	strd	r2, r3, [r1]
 80022b0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80022b4:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	3308      	adds	r3, #8
 80022bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c0:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 80022c4:	f5a1 711a 	sub.w	r1, r1, #616	@ 0x268
 80022c8:	e9c1 2302 	strd	r2, r3, [r1, #8]
    const double yaw    = x[2];
 80022cc:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80022d0:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	3310      	adds	r3, #16
 80022d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022dc:	e9c7 23dc 	strd	r2, r3, [r7, #880]	@ 0x370

    // desired state
    const double pos_d[2] = { xd[0], xd[1] };
 80022e0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80022e4:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ee:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 80022f2:	f5a1 711e 	sub.w	r1, r1, #632	@ 0x278
 80022f6:	e9c1 2300 	strd	r2, r3, [r1]
 80022fa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80022fe:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	3308      	adds	r3, #8
 8002306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800230a:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 800230e:	f5a1 711e 	sub.w	r1, r1, #632	@ 0x278
 8002312:	e9c1 2302 	strd	r2, r3, [r1, #8]
    const double yaw_d    = xd[2];
 8002316:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800231a:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	3310      	adds	r3, #16
 8002322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002326:	e9c7 23da 	strd	r2, r3, [r7, #872]	@ 0x368
    const double vx_world = xd[3];  // Feedforward velocity from trajectory
 800232a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800232e:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	3318      	adds	r3, #24
 8002336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233a:	e9c7 23d8 	strd	r2, r3, [r7, #864]	@ 0x360
    const double vy_world = xd[4];
 800233e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002342:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	3320      	adds	r3, #32
 800234a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800234e:	e9c7 23d6 	strd	r2, r3, [r7, #856]	@ 0x358
    
    double v_des_body[2] = {0};
 8002352:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002356:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 800235a:	461a      	mov	r2, r3
 800235c:	2300      	movs	r3, #0
 800235e:	6013      	str	r3, [r2, #0]
 8002360:	6053      	str	r3, [r2, #4]
 8002362:	6093      	str	r3, [r2, #8]
 8002364:	60d3      	str	r3, [r2, #12]
    if (selector)
 8002366:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800236a:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	f000 8173 	beq.w	800265c <Controller_Step+0x41c>
    {
		// ================================
		// 1) FEEDFORWARD + ERROR CORRECTION
		// ================================
		const double c = cos(yaw);
 8002376:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 800237a:	f01d fc71 	bl	801fc60 <cos>
 800237e:	ed87 0bd0 	vstr	d0, [r7, #832]	@ 0x340
		const double s = sin(yaw);
 8002382:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 8002386:	f01d fcb7 	bl	801fcf8 <sin>
 800238a:	ed87 0bce 	vstr	d0, [r7, #824]	@ 0x338

		// Feedforward: convert trajectory velocity to body frame
		// R' = [ c  s; -s  c]
		double v_ff_body[2];
		v_ff_body[0] =  c * vx_world + s * vy_world;
 800238e:	ed97 6bd0 	vldr	d6, [r7, #832]	@ 0x340
 8002392:	ed97 7bd8 	vldr	d7, [r7, #864]	@ 0x360
 8002396:	ee26 6b07 	vmul.f64	d6, d6, d7
 800239a:	ed97 5bce 	vldr	d5, [r7, #824]	@ 0x338
 800239e:	ed97 7bd6 	vldr	d7, [r7, #856]	@ 0x358
 80023a2:	ee25 7b07 	vmul.f64	d7, d5, d7
 80023a6:	ee36 7b07 	vadd.f64	d7, d6, d7
 80023aa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023ae:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80023b2:	ed83 7b00 	vstr	d7, [r3]
		v_ff_body[1] = -s * vx_world + c * vy_world;
 80023b6:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 80023ba:	eeb1 6b47 	vneg.f64	d6, d7
 80023be:	ed97 7bd8 	vldr	d7, [r7, #864]	@ 0x360
 80023c2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80023c6:	ed97 5bd0 	vldr	d5, [r7, #832]	@ 0x340
 80023ca:	ed97 7bd6 	vldr	d7, [r7, #856]	@ 0x358
 80023ce:	ee25 7b07 	vmul.f64	d7, d5, d7
 80023d2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80023d6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023da:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80023de:	ed83 7b02 	vstr	d7, [r3, #8]

		// Small position error correction
		const double d_world[2] = { pos_d[0] - pos[0], pos_d[1] - pos[1] };
 80023e2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023e6:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 80023ea:	ed93 6b00 	vldr	d6, [r3]
 80023ee:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023f2:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80023f6:	ed93 7b00 	vldr	d7, [r3]
 80023fa:	ee36 7b47 	vsub.f64	d7, d6, d7
 80023fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002402:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 8002406:	ed83 7b00 	vstr	d7, [r3]
 800240a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800240e:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 8002412:	ed93 6b02 	vldr	d6, [r3, #8]
 8002416:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800241a:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 800241e:	ed93 7b02 	vldr	d7, [r3, #8]
 8002422:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002426:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800242a:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 800242e:	ed83 7b02 	vstr	d7, [r3, #8]
		
		// d_body = R' * d_world
		double d_body[2];
		d_body[0] =  c * d_world[0] + s * d_world[1];
 8002432:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002436:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 800243a:	ed93 6b00 	vldr	d6, [r3]
 800243e:	ed97 7bd0 	vldr	d7, [r7, #832]	@ 0x340
 8002442:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002446:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800244a:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 800244e:	ed93 5b02 	vldr	d5, [r3, #8]
 8002452:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 8002456:	ee25 7b07 	vmul.f64	d7, d5, d7
 800245a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800245e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002462:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 8002466:	ed83 7b00 	vstr	d7, [r3]
		d_body[1] = -s * d_world[0] + c * d_world[1];
 800246a:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 800246e:	eeb1 6b47 	vneg.f64	d6, d7
 8002472:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002476:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 800247a:	ed93 7b00 	vldr	d7, [r3]
 800247e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002482:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002486:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 800248a:	ed93 5b02 	vldr	d5, [r3, #8]
 800248e:	ed97 7bd0 	vldr	d7, [r7, #832]	@ 0x340
 8002492:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002496:	ee36 7b07 	vadd.f64	d7, d6, d7
 800249a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800249e:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 80024a2:	ed83 7b02 	vstr	d7, [r3, #8]

		// Use small P gain for position error correction only
		double v_corr_body[2];
		v_corr_body[0] = k_p * d_body[0];
 80024a6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024aa:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 80024ae:	ed93 6b00 	vldr	d6, [r3]
 80024b2:	4bdf      	ldr	r3, [pc, #892]	@ (8002830 <Controller_Step+0x5f0>)
 80024b4:	ed93 7b00 	vldr	d7, [r3]
 80024b8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80024bc:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024c0:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80024c4:	ed83 7b00 	vstr	d7, [r3]
		v_corr_body[1] = k_p * d_body[1];
 80024c8:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024cc:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 80024d0:	ed93 6b02 	vldr	d6, [r3, #8]
 80024d4:	4bd6      	ldr	r3, [pc, #856]	@ (8002830 <Controller_Step+0x5f0>)
 80024d6:	ed93 7b00 	vldr	d7, [r3]
 80024da:	ee26 7b07 	vmul.f64	d7, d6, d7
 80024de:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024e2:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80024e6:	ed83 7b02 	vstr	d7, [r3, #8]

		// Combined velocity (feedforward dominates)
		v_des_body[0] = v_ff_body[0] + v_corr_body[0];
 80024ea:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024ee:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80024f2:	ed93 6b00 	vldr	d6, [r3]
 80024f6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024fa:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80024fe:	ed93 7b00 	vldr	d7, [r3]
 8002502:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002506:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800250a:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 800250e:	ed83 7b00 	vstr	d7, [r3]
		v_des_body[1] = v_ff_body[1] + v_corr_body[1];
 8002512:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002516:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 800251a:	ed93 6b02 	vldr	d6, [r3, #8]
 800251e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002522:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002526:	ed93 7b02 	vldr	d7, [r3, #8]
 800252a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800252e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002532:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002536:	ed83 7b02 	vstr	d7, [r3, #8]
 800253a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800253e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002542:	f107 0218 	add.w	r2, r7, #24
 8002546:	601a      	str	r2, [r3, #0]
    const double x = v[0];
 8002548:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800254c:	4619      	mov	r1, r3
 800254e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002552:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800255c:	e9c1 2300 	strd	r2, r3, [r1]
    const double y = v[1];
 8002560:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002564:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	3308      	adds	r3, #8
 800256c:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8002570:	4611      	mov	r1, r2
 8002572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002576:	e941 2302 	strd	r2, r3, [r1, #-8]
    return sqrt(x*x + y*y);
 800257a:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800257e:	ed93 7b00 	vldr	d7, [r3]
 8002582:	ee27 6b07 	vmul.f64	d6, d7, d7
 8002586:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800258a:	ed13 7b02 	vldr	d7, [r3, #-8]
 800258e:	ee27 7b07 	vmul.f64	d7, d7, d7
 8002592:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002596:	eeb0 0b47 	vmov.f64	d0, d7
 800259a:	f01d fb41 	bl	801fc20 <sqrt>
 800259e:	eeb0 7b40 	vmov.f64	d7, d0

		// Limit correction to avoid fighting trajectory (max 0.1 m/s)
		const double v_corr_mag = norm2_2(v_corr_body);
 80025a2:	ed87 7bcc 	vstr	d7, [r7, #816]	@ 0x330
		if (v_corr_mag > 0.1) {
 80025a6:	ed97 7bcc 	vldr	d7, [r7, #816]	@ 0x330
 80025aa:	ed9f 6b95 	vldr	d6, [pc, #596]	@ 8002800 <Controller_Step+0x5c0>
 80025ae:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80025b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b6:	f340 80a4 	ble.w	8002702 <Controller_Step+0x4c2>
			const double scale = 0.1 / v_corr_mag;
 80025ba:	ed9f 5b91 	vldr	d5, [pc, #580]	@ 8002800 <Controller_Step+0x5c0>
 80025be:	ed97 6bcc 	vldr	d6, [r7, #816]	@ 0x330
 80025c2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80025c6:	ed87 7bca 	vstr	d7, [r7, #808]	@ 0x328
			v_corr_body[0] *= scale;
 80025ca:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025ce:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80025d2:	ed93 6b00 	vldr	d6, [r3]
 80025d6:	ed97 7bca 	vldr	d7, [r7, #808]	@ 0x328
 80025da:	ee26 7b07 	vmul.f64	d7, d6, d7
 80025de:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025e2:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80025e6:	ed83 7b00 	vstr	d7, [r3]
			v_corr_body[1] *= scale;
 80025ea:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025ee:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80025f2:	ed93 6b02 	vldr	d6, [r3, #8]
 80025f6:	ed97 7bca 	vldr	d7, [r7, #808]	@ 0x328
 80025fa:	ee26 7b07 	vmul.f64	d7, d6, d7
 80025fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002602:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002606:	ed83 7b02 	vstr	d7, [r3, #8]
			v_des_body[0] = v_ff_body[0] + v_corr_body[0];
 800260a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800260e:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 8002612:	ed93 6b00 	vldr	d6, [r3]
 8002616:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800261a:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 800261e:	ed93 7b00 	vldr	d7, [r3]
 8002622:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002626:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800262a:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 800262e:	ed83 7b00 	vstr	d7, [r3]
			v_des_body[1] = v_ff_body[1] + v_corr_body[1];
 8002632:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002636:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 800263a:	ed93 6b02 	vldr	d6, [r3, #8]
 800263e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002642:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 8002646:	ed93 7b02 	vldr	d7, [r3, #8]
 800264a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800264e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002652:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002656:	ed83 7b02 	vstr	d7, [r3, #8]
 800265a:	e052      	b.n	8002702 <Controller_Step+0x4c2>
		}
    }
	else if (!selector)
 800265c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002660:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d14b      	bne.n	8002702 <Controller_Step+0x4c2>
	{
        const double c = cos(yaw);
 800266a:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 800266e:	f01d faf7 	bl	801fc60 <cos>
 8002672:	ed87 0bd4 	vstr	d0, [r7, #848]	@ 0x350
        const double s = sin(yaw);
 8002676:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 800267a:	f01d fb3d 	bl	801fcf8 <sin>
 800267e:	ed87 0bd2 	vstr	d0, [r7, #840]	@ 0x348

        // body = R^T * world
        v_des_body[0] =  c*vd[0] + s*vd[1];
 8002682:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002686:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	ed93 6b00 	vldr	d6, [r3]
 8002690:	ed97 7bd4 	vldr	d7, [r7, #848]	@ 0x350
 8002694:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002698:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800269c:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	3308      	adds	r3, #8
 80026a4:	ed93 5b00 	vldr	d5, [r3]
 80026a8:	ed97 7bd2 	vldr	d7, [r7, #840]	@ 0x348
 80026ac:	ee25 7b07 	vmul.f64	d7, d5, d7
 80026b0:	ee36 7b07 	vadd.f64	d7, d6, d7
 80026b4:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026b8:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80026bc:	ed83 7b00 	vstr	d7, [r3]
        v_des_body[1] = -s*vd[0] + c*vd[1];
 80026c0:	ed97 7bd2 	vldr	d7, [r7, #840]	@ 0x348
 80026c4:	eeb1 6b47 	vneg.f64	d6, d7
 80026c8:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026cc:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	ed93 7b00 	vldr	d7, [r3]
 80026d6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80026da:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026de:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	3308      	adds	r3, #8
 80026e6:	ed93 5b00 	vldr	d5, [r3]
 80026ea:	ed97 7bd4 	vldr	d7, [r7, #848]	@ 0x350
 80026ee:	ee25 7b07 	vmul.f64	d7, d5, d7
 80026f2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80026f6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026fa:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80026fe:	ed83 7b02 	vstr	d7, [r3, #8]
	}
    
    // No translational accel limiting - using velocity directly
    const double vx_body = v_des_body[0];
 8002702:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002706:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 800270a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800270e:	e9c7 23c8 	strd	r2, r3, [r7, #800]	@ 0x320
    const double vy_body = v_des_body[1];
 8002712:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002716:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 800271a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800271e:	e9c7 23c6 	strd	r2, r3, [r7, #792]	@ 0x318

    // ================================
    // 3) YAW CONTROL
    // ================================
    double omega = 0;
 8002722:	f04f 0200 	mov.w	r2, #0
 8002726:	f04f 0300 	mov.w	r3, #0
 800272a:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
    if (selector)
 800272e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002732:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	f000 8107 	beq.w	800294c <Controller_Step+0x70c>
    {
		const double e = wrapPi(yaw_d - yaw);
 800273e:	ed97 6bda 	vldr	d6, [r7, #872]	@ 0x368
 8002742:	ed97 7bdc 	vldr	d7, [r7, #880]	@ 0x370
 8002746:	ee36 7b47 	vsub.f64	d7, d6, d7
 800274a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800274e:	ed83 7b00 	vstr	d7, [r3]
    while (a > M_PI)  a -= TWO_PI;
 8002752:	e00b      	b.n	800276c <Controller_Step+0x52c>
 8002754:	ed9f 6b2c 	vldr	d6, [pc, #176]	@ 8002808 <Controller_Step+0x5c8>
 8002758:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800275c:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8002760:	ed92 7b00 	vldr	d7, [r2]
 8002764:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002768:	ed83 7b00 	vstr	d7, [r3]
 800276c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002770:	ed93 7b00 	vldr	d7, [r3]
 8002774:	ed9f 6b26 	vldr	d6, [pc, #152]	@ 8002810 <Controller_Step+0x5d0>
 8002778:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800277c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002780:	dce8      	bgt.n	8002754 <Controller_Step+0x514>
    while (a <= -M_PI) a += TWO_PI;
 8002782:	e00b      	b.n	800279c <Controller_Step+0x55c>
 8002784:	ed9f 6b20 	vldr	d6, [pc, #128]	@ 8002808 <Controller_Step+0x5c8>
 8002788:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800278c:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8002790:	ed92 7b00 	vldr	d7, [r2]
 8002794:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002798:	ed83 7b00 	vstr	d7, [r3]
 800279c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80027a0:	ed93 7b00 	vldr	d7, [r3]
 80027a4:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8002818 <Controller_Step+0x5d8>
 80027a8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80027ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b0:	d9e8      	bls.n	8002784 <Controller_Step+0x544>
    return a;
 80027b2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80027b6:	e9d3 2300 	ldrd	r2, r3, [r3]
		const double e = wrapPi(yaw_d - yaw);
 80027ba:	e9c7 23c4 	strd	r2, r3, [r7, #784]	@ 0x310

		const double yaw_dead = (1.0 * M_PI / 180.0);  // 1 deg
 80027be:	a318      	add	r3, pc, #96	@ (adr r3, 8002820 <Controller_Step+0x5e0>)
 80027c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c4:	e9c7 23c2 	strd	r2, r3, [r7, #776]	@ 0x308
		const double yaw_lin  = (6.0 * M_PI / 180.0);  // 6 deg
 80027c8:	a317      	add	r3, pc, #92	@ (adr r3, 8002828 <Controller_Step+0x5e8>)
 80027ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ce:	e9c7 23c0 	strd	r2, r3, [r7, #768]	@ 0x300

		const double ae = fabs(e);
 80027d2:	ed97 7bc4 	vldr	d7, [r7, #784]	@ 0x310
 80027d6:	eeb0 7bc7 	vabs.f64	d7, d7
 80027da:	ed87 7bbe 	vstr	d7, [r7, #760]	@ 0x2f8
		if (ae < yaw_dead) {
 80027de:	ed97 6bbe 	vldr	d6, [r7, #760]	@ 0x2f8
 80027e2:	ed97 7bc2 	vldr	d7, [r7, #776]	@ 0x308
 80027e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80027ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ee:	d521      	bpl.n	8002834 <Controller_Step+0x5f4>
			omega = 0.0;
 80027f0:	f04f 0200 	mov.w	r2, #0
 80027f4:	f04f 0300 	mov.w	r3, #0
 80027f8:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
 80027fc:	e061      	b.n	80028c2 <Controller_Step+0x682>
 80027fe:	bf00      	nop
 8002800:	9999999a 	.word	0x9999999a
 8002804:	3fb99999 	.word	0x3fb99999
 8002808:	54442d18 	.word	0x54442d18
 800280c:	401921fb 	.word	0x401921fb
 8002810:	54442d18 	.word	0x54442d18
 8002814:	400921fb 	.word	0x400921fb
 8002818:	54442d18 	.word	0x54442d18
 800281c:	c00921fb 	.word	0xc00921fb
 8002820:	a2529d39 	.word	0xa2529d39
 8002824:	3f91df46 	.word	0x3f91df46
 8002828:	f37bebd5 	.word	0xf37bebd5
 800282c:	3fbacee9 	.word	0x3fbacee9
 8002830:	24000018 	.word	0x24000018
		} else if (ae < yaw_lin) {
 8002834:	ed97 6bbe 	vldr	d6, [r7, #760]	@ 0x2f8
 8002838:	ed97 7bc0 	vldr	d7, [r7, #768]	@ 0x300
 800283c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002844:	d511      	bpl.n	800286a <Controller_Step+0x62a>
			const double k_small = wmax / yaw_lin;
 8002846:	4b91      	ldr	r3, [pc, #580]	@ (8002a8c <Controller_Step+0x84c>)
 8002848:	ed93 5b00 	vldr	d5, [r3]
 800284c:	ed97 6bc0 	vldr	d6, [r7, #768]	@ 0x300
 8002850:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002854:	ed87 7bbc 	vstr	d7, [r7, #752]	@ 0x2f0
			omega = k_small * e;
 8002858:	ed97 6bbc 	vldr	d6, [r7, #752]	@ 0x2f0
 800285c:	ed97 7bc4 	vldr	d7, [r7, #784]	@ 0x310
 8002860:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002864:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
 8002868:	e02b      	b.n	80028c2 <Controller_Step+0x682>
 800286a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800286e:	4619      	mov	r1, r3
 8002870:	e9d7 23c4 	ldrd	r2, r3, [r7, #784]	@ 0x310
 8002874:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x > 0.0) - (x < 0.0);
 8002878:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800287c:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002880:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002888:	bfcc      	ite	gt
 800288a:	2301      	movgt	r3, #1
 800288c:	2300      	movle	r3, #0
 800288e:	b2db      	uxtb	r3, r3
 8002890:	461a      	mov	r2, r3
 8002892:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002896:	ed13 7b02 	vldr	d7, [r3, #-8]
 800289a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800289e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a2:	bf4c      	ite	mi
 80028a4:	2301      	movmi	r3, #1
 80028a6:	2300      	movpl	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	ee07 3a90 	vmov	s15, r3
 80028b0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
		} else {
			omega = wmax * signum(e);
 80028b4:	4b75      	ldr	r3, [pc, #468]	@ (8002a8c <Controller_Step+0x84c>)
 80028b6:	ed93 7b00 	vldr	d7, [r3]
 80028ba:	ee26 7b07 	vmul.f64	d7, d6, d7
 80028be:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
		}

		omega = clampd(omega, -wmax, wmax);
 80028c2:	4b72      	ldr	r3, [pc, #456]	@ (8002a8c <Controller_Step+0x84c>)
 80028c4:	ed93 7b00 	vldr	d7, [r3]
 80028c8:	eeb1 7b47 	vneg.f64	d7, d7
 80028cc:	4b6f      	ldr	r3, [pc, #444]	@ (8002a8c <Controller_Step+0x84c>)
 80028ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d2:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 80028d6:	460c      	mov	r4, r1
 80028d8:	e9d7 01e6 	ldrd	r0, r1, [r7, #920]	@ 0x398
 80028dc:	e9c4 0100 	strd	r0, r1, [r4]
 80028e0:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 80028e4:	ed01 7b02 	vstr	d7, [r1, #-8]
 80028e8:	f507 7110 	add.w	r1, r7, #576	@ 0x240
 80028ec:	e9c1 2300 	strd	r2, r3, [r1]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 80028f0:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80028f4:	461a      	mov	r2, r3
 80028f6:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80028fa:	ed92 6b00 	vldr	d6, [r2]
 80028fe:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002902:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290a:	d504      	bpl.n	8002916 <Controller_Step+0x6d6>
 800290c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002910:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002914:	e017      	b.n	8002946 <Controller_Step+0x706>
 8002916:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800291a:	461a      	mov	r2, r3
 800291c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002920:	ed92 6b00 	vldr	d6, [r2]
 8002924:	ed93 7b00 	vldr	d7, [r3]
 8002928:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800292c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002930:	dd04      	ble.n	800293c <Controller_Step+0x6fc>
 8002932:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800293a:	e004      	b.n	8002946 <Controller_Step+0x706>
 800293c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002944:	bf00      	nop
		omega = clampd(omega, -wmax, wmax);
 8002946:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
 800294a:	e04f      	b.n	80029ec <Controller_Step+0x7ac>
    }
    else if (!selector)
 800294c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002950:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d148      	bne.n	80029ec <Controller_Step+0x7ac>
    {
        omega = clampd(vd[2], -wmax, wmax);
 800295a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800295e:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	3310      	adds	r3, #16
 8002966:	e9d3 0100 	ldrd	r0, r1, [r3]
 800296a:	4b48      	ldr	r3, [pc, #288]	@ (8002a8c <Controller_Step+0x84c>)
 800296c:	ed93 7b00 	vldr	d7, [r3]
 8002970:	eeb1 7b47 	vneg.f64	d7, d7
 8002974:	4b45      	ldr	r3, [pc, #276]	@ (8002a8c <Controller_Step+0x84c>)
 8002976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800297a:	f507 7410 	add.w	r4, r7, #576	@ 0x240
 800297e:	e944 0102 	strd	r0, r1, [r4, #-8]
 8002982:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8002986:	ed81 7b00 	vstr	d7, [r1]
 800298a:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 800298e:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8002992:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002996:	461a      	mov	r2, r3
 8002998:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800299c:	ed12 6b02 	vldr	d6, [r2, #-8]
 80029a0:	ed93 7b00 	vldr	d7, [r3]
 80029a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80029a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ac:	d504      	bpl.n	80029b8 <Controller_Step+0x778>
 80029ae:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80029b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b6:	e017      	b.n	80029e8 <Controller_Step+0x7a8>
 80029b8:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80029bc:	461a      	mov	r2, r3
 80029be:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80029c2:	ed12 6b02 	vldr	d6, [r2, #-8]
 80029c6:	ed13 7b02 	vldr	d7, [r3, #-8]
 80029ca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80029ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029d2:	dd04      	ble.n	80029de <Controller_Step+0x79e>
 80029d4:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 80029d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80029dc:	e004      	b.n	80029e8 <Controller_Step+0x7a8>
 80029de:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80029e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80029e6:	bf00      	nop
        omega = clampd(vd[2], -wmax, wmax);
 80029e8:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
    }
    // yaw accel limit
    double domega = omega - yawrate_prev;
 80029ec:	4b28      	ldr	r3, [pc, #160]	@ (8002a90 <Controller_Step+0x850>)
 80029ee:	ed93 7b00 	vldr	d7, [r3]
 80029f2:	ed97 6be6 	vldr	d6, [r7, #920]	@ 0x398
 80029f6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80029fa:	ed87 7bba 	vstr	d7, [r7, #744]	@ 0x2e8
    const double domega_max = dwmax * dt;
 80029fe:	4b25      	ldr	r3, [pc, #148]	@ (8002a94 <Controller_Step+0x854>)
 8002a00:	ed93 7b00 	vldr	d7, [r3]
 8002a04:	463b      	mov	r3, r7
 8002a06:	ed93 6b00 	vldr	d6, [r3]
 8002a0a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002a0e:	ed87 7bb8 	vstr	d7, [r7, #736]	@ 0x2e0
    domega = clampd(domega, -domega_max, domega_max);
 8002a12:	ed97 7bb8 	vldr	d7, [r7, #736]	@ 0x2e0
 8002a16:	eeb1 7b47 	vneg.f64	d7, d7
 8002a1a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002a1e:	4619      	mov	r1, r3
 8002a20:	e9d7 23ba 	ldrd	r2, r3, [r7, #744]	@ 0x2e8
 8002a24:	e9c1 2300 	strd	r2, r3, [r1]
 8002a28:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002a2c:	ed03 7b02 	vstr	d7, [r3, #-8]
 8002a30:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002a34:	4619      	mov	r1, r3
 8002a36:	e9d7 23b8 	ldrd	r2, r3, [r7, #736]	@ 0x2e0
 8002a3a:	e9c1 2300 	strd	r2, r3, [r1]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8002a3e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002a42:	461a      	mov	r2, r3
 8002a44:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002a48:	ed92 6b00 	vldr	d6, [r2]
 8002a4c:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002a50:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a58:	d504      	bpl.n	8002a64 <Controller_Step+0x824>
 8002a5a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002a5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002a62:	e01e      	b.n	8002aa2 <Controller_Step+0x862>
 8002a64:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002a68:	461a      	mov	r2, r3
 8002a6a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002a6e:	ed92 6b00 	vldr	d6, [r2]
 8002a72:	ed93 7b00 	vldr	d7, [r3]
 8002a76:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a7e:	dd0b      	ble.n	8002a98 <Controller_Step+0x858>
 8002a80:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a88:	e00b      	b.n	8002aa2 <Controller_Step+0x862>
 8002a8a:	bf00      	nop
 8002a8c:	24000038 	.word	0x24000038
 8002a90:	24000490 	.word	0x24000490
 8002a94:	24000040 	.word	0x24000040
 8002a98:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa0:	bf00      	nop
    domega = clampd(domega, -domega_max, domega_max);
 8002aa2:	e9c7 23ba 	strd	r2, r3, [r7, #744]	@ 0x2e8

    omega = yawrate_prev + domega;
 8002aa6:	4bdc      	ldr	r3, [pc, #880]	@ (8002e18 <Controller_Step+0xbd8>)
 8002aa8:	ed93 7b00 	vldr	d7, [r3]
 8002aac:	ed97 6bba 	vldr	d6, [r7, #744]	@ 0x2e8
 8002ab0:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002ab4:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
    yawrate_prev = omega;
 8002ab8:	49d7      	ldr	r1, [pc, #860]	@ (8002e18 <Controller_Step+0xbd8>)
 8002aba:	e9d7 23e6 	ldrd	r2, r3, [r7, #920]	@ 0x398
 8002abe:	e9c1 2300 	strd	r2, r3, [r1]
 8002ac2:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	f04f 0200 	mov.w	r2, #0
 8002acc:	f04f 0300 	mov.w	r3, #0
 8002ad0:	e9c1 2300 	strd	r2, r3, [r1]
 8002ad4:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002ad8:	4619      	mov	r1, r3
 8002ada:	f04f 0200 	mov.w	r2, #0
 8002ade:	f04f 0300 	mov.w	r3, #0
 8002ae2:	e941 2302 	strd	r2, r3, [r1, #-8]
 8002ae6:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002aea:	4619      	mov	r1, r3
 8002aec:	e9d7 23e6 	ldrd	r2, r3, [r7, #920]	@ 0x398
 8002af0:	e9c1 2300 	strd	r2, r3, [r1]
 8002af4:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002af8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002afc:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 8002b00:	601a      	str	r2, [r3, #0]
    const double r_inv = 1.0 / rw;
 8002b02:	4bc6      	ldr	r3, [pc, #792]	@ (8002e1c <Controller_Step+0xbdc>)
 8002b04:	ed93 6b00 	vldr	d6, [r3]
 8002b08:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002b0c:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8002b10:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002b14:	ed83 7b00 	vstr	d7, [r3]
    const double Lc = L; /* use global L */
 8002b18:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4bc0      	ldr	r3, [pc, #768]	@ (8002e20 <Controller_Step+0xbe0>)
 8002b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b24:	e941 2302 	strd	r2, r3, [r1, #-8]
    u_out[0] = r_inv * ( vy_body + Lc * omega );
 8002b28:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002b32:	ed92 6b00 	vldr	d6, [r2]
 8002b36:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002b3a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002b3e:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002b42:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002b46:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002b4a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002b4e:	ed93 7b00 	vldr	d7, [r3]
 8002b52:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002b56:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002b5a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	ed83 7b00 	vstr	d7, [r3]
    u_out[1] = r_inv * ( -0.5 * vy_body + (SQRT3_2) * vx_body + Lc * omega );
 8002b64:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002b68:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002b6c:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002b70:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002b74:	ed9f 5ba4 	vldr	d5, [pc, #656]	@ 8002e08 <Controller_Step+0xbc8>
 8002b78:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002b7c:	ed93 7b00 	vldr	d7, [r3]
 8002b80:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002b84:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002b88:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002b92:	ed92 5b00 	vldr	d5, [r2]
 8002b96:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002b9a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002b9e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002ba2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002ba6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	3308      	adds	r3, #8
 8002bae:	f507 72e8 	add.w	r2, r7, #464	@ 0x1d0
 8002bb2:	ed92 7b00 	vldr	d7, [r2]
 8002bb6:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002bba:	ed83 7b00 	vstr	d7, [r3]
    u_out[2] = r_inv * ( -0.5 * vy_body - (SQRT3_2) * vx_body + Lc * omega );
 8002bbe:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002bc2:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002bc6:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002bca:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002bce:	ed9f 5b8e 	vldr	d5, [pc, #568]	@ 8002e08 <Controller_Step+0xbc8>
 8002bd2:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002bd6:	ed93 7b00 	vldr	d7, [r3]
 8002bda:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002bde:	ee36 6b47 	vsub.f64	d6, d6, d7
 8002be2:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002be6:	461a      	mov	r2, r3
 8002be8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002bec:	ed92 5b00 	vldr	d5, [r2]
 8002bf0:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002bf4:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002bf8:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002bfc:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c00:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	3310      	adds	r3, #16
 8002c08:	f507 72e8 	add.w	r2, r7, #464	@ 0x1d0
 8002c0c:	ed92 7b00 	vldr	d7, [r2]
 8002c10:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002c14:	ed83 7b00 	vstr	d7, [r3]
}
 8002c18:	bf00      	nop
 8002c1a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002c1e:	4619      	mov	r1, r3
 8002c20:	e9d7 23c8 	ldrd	r2, r3, [r7, #800]	@ 0x320
 8002c24:	e9c1 2300 	strd	r2, r3, [r1]
 8002c28:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	e9d7 23c6 	ldrd	r2, r3, [r7, #792]	@ 0x318
 8002c32:	e941 2302 	strd	r2, r3, [r1, #-8]
 8002c36:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	f04f 0200 	mov.w	r2, #0
 8002c40:	f04f 0300 	mov.w	r3, #0
 8002c44:	e9c1 2300 	strd	r2, r3, [r1]
 8002c48:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c4c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002c50:	f107 02e8 	add.w	r2, r7, #232	@ 0xe8
 8002c54:	601a      	str	r2, [r3, #0]
    const double r_inv = 1.0 / rw;
 8002c56:	4b71      	ldr	r3, [pc, #452]	@ (8002e1c <Controller_Step+0xbdc>)
 8002c58:	ed93 6b00 	vldr	d6, [r3]
 8002c5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c60:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8002c64:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002c68:	ed83 7b00 	vstr	d7, [r3]
    const double Lc = L; /* use global L */
 8002c6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c70:	4619      	mov	r1, r3
 8002c72:	4b6b      	ldr	r3, [pc, #428]	@ (8002e20 <Controller_Step+0xbe0>)
 8002c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c78:	e941 2302 	strd	r2, r3, [r1, #-8]
    u_out[0] = r_inv * ( vy_body + Lc * omega );
 8002c7c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002c80:	461a      	mov	r2, r3
 8002c82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c86:	ed92 6b00 	vldr	d6, [r2]
 8002c8a:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002c8e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002c92:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002c96:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002c9a:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002c9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca2:	ed93 7b00 	vldr	d7, [r3]
 8002ca6:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002caa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002cae:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	ed83 7b00 	vstr	d7, [r3]
    u_out[1] = r_inv * ( -0.5 * vy_body + (SQRT3_2) * vx_body + Lc * omega );
 8002cb8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002cbc:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002cc0:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002cc4:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002cc8:	ed9f 5b4f 	vldr	d5, [pc, #316]	@ 8002e08 <Controller_Step+0xbc8>
 8002ccc:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002cd0:	ed93 7b00 	vldr	d7, [r3]
 8002cd4:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002cd8:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002cdc:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ce6:	ed92 5b00 	vldr	d5, [r2]
 8002cea:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002cee:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002cf2:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002cf6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002cfa:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	3308      	adds	r3, #8
 8002d02:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d06:	ed92 7b00 	vldr	d7, [r2]
 8002d0a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002d0e:	ed83 7b00 	vstr	d7, [r3]
    u_out[2] = r_inv * ( -0.5 * vy_body - (SQRT3_2) * vx_body + Lc * omega );
 8002d12:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002d16:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002d1a:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002d1e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002d22:	ed9f 5b39 	vldr	d5, [pc, #228]	@ 8002e08 <Controller_Step+0xbc8>
 8002d26:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002d2a:	ed93 7b00 	vldr	d7, [r3]
 8002d2e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002d32:	ee36 6b47 	vsub.f64	d6, d6, d7
 8002d36:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d40:	ed92 5b00 	vldr	d5, [r2]
 8002d44:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002d48:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002d4c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002d50:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002d54:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	3310      	adds	r3, #16
 8002d5c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d60:	ed92 7b00 	vldr	d7, [r2]
 8002d64:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002d68:	ed83 7b00 	vstr	d7, [r3]
}
 8002d6c:	bf00      	nop
    double u_rot[3], u_trans[3];
    inverse_kinematics(0.0,     0.0,     omega, u_rot);
    inverse_kinematics(vx_body, vy_body, 0.0,   u_trans);

    // Find max s in [0,1] such that |u_rot + s*u_trans| <= umax for all wheels
    double s_lo = 0.0;
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	f04f 0300 	mov.w	r3, #0
 8002d76:	e9c7 23e4 	strd	r2, r3, [r7, #912]	@ 0x390
    double s_hi = 1.0;
 8002d7a:	f04f 0200 	mov.w	r2, #0
 8002d7e:	4b29      	ldr	r3, [pc, #164]	@ (8002e24 <Controller_Step+0xbe4>)
 8002d80:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388

    for (int i = 0; i < 3; i++) {
 8002d84:	2300      	movs	r3, #0
 8002d86:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8002d8a:	e0d2      	b.n	8002f32 <Controller_Step+0xcf2>
        const double a = u_trans[i];
 8002d8c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002d90:	f5a3 722e 	sub.w	r2, r3, #696	@ 0x2b8
 8002d94:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	4413      	add	r3, r2
 8002d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da0:	e9c7 23aa 	strd	r2, r3, [r7, #680]	@ 0x2a8
        const double b = u_rot[i];
 8002da4:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002da8:	4619      	mov	r1, r3
 8002daa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002dae:	f5a3 7228 	sub.w	r2, r3, #672	@ 0x2a0
 8002db2:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	4413      	add	r3, r2
 8002dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dbe:	e9c1 2300 	strd	r2, r3, [r1]

        if (fabs(a) < 1e-12) {
 8002dc2:	ed97 7baa 	vldr	d7, [r7, #680]	@ 0x2a8
 8002dc6:	eeb0 7bc7 	vabs.f64	d7, d7
 8002dca:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 8002e10 <Controller_Step+0xbd0>
 8002dce:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dd6:	d52b      	bpl.n	8002e30 <Controller_Step+0xbf0>
            if (fabs(b) > umax) {
 8002dd8:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002ddc:	ed93 7b00 	vldr	d7, [r3]
 8002de0:	eeb0 6bc7 	vabs.f64	d6, d7
 8002de4:	4b10      	ldr	r3, [pc, #64]	@ (8002e28 <Controller_Step+0xbe8>)
 8002de6:	ed93 7b00 	vldr	d7, [r3]
 8002dea:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002df2:	dc00      	bgt.n	8002df6 <Controller_Step+0xbb6>
                s_hi = -1.0; // impossible even at s=0
            }
            continue;
 8002df4:	e098      	b.n	8002f28 <Controller_Step+0xce8>
                s_hi = -1.0; // impossible even at s=0
 8002df6:	f04f 0200 	mov.w	r2, #0
 8002dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8002e2c <Controller_Step+0xbec>)
 8002dfc:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388
            continue;
 8002e00:	e092      	b.n	8002f28 <Controller_Step+0xce8>
 8002e02:	bf00      	nop
 8002e04:	f3af 8000 	nop.w
 8002e08:	e8584caa 	.word	0xe8584caa
 8002e0c:	3febb67a 	.word	0x3febb67a
 8002e10:	812dea11 	.word	0x812dea11
 8002e14:	3d719799 	.word	0x3d719799
 8002e18:	24000490 	.word	0x24000490
 8002e1c:	24000048 	.word	0x24000048
 8002e20:	24000050 	.word	0x24000050
 8002e24:	3ff00000 	.word	0x3ff00000
 8002e28:	24000020 	.word	0x24000020
 8002e2c:	bff00000 	.word	0xbff00000
        }

        // -umax <= b + s*a <= umax
        const double s1 = (-umax - b) / a;
 8002e30:	4bd1      	ldr	r3, [pc, #836]	@ (8003178 <Controller_Step+0xf38>)
 8002e32:	ed93 7b00 	vldr	d7, [r3]
 8002e36:	eeb1 6b47 	vneg.f64	d6, d7
 8002e3a:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002e3e:	ed93 7b00 	vldr	d7, [r3]
 8002e42:	ee36 5b47 	vsub.f64	d5, d6, d7
 8002e46:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002e4a:	ed97 6baa 	vldr	d6, [r7, #680]	@ 0x2a8
 8002e4e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002e52:	ed03 7b02 	vstr	d7, [r3, #-8]
        const double s2 = ( umax - b) / a;
 8002e56:	4bc8      	ldr	r3, [pc, #800]	@ (8003178 <Controller_Step+0xf38>)
 8002e58:	ed93 6b00 	vldr	d6, [r3]
 8002e5c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002e60:	ed93 7b00 	vldr	d7, [r3]
 8002e64:	ee36 5b47 	vsub.f64	d5, d6, d7
 8002e68:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002e6c:	ed97 6baa 	vldr	d6, [r7, #680]	@ 0x2a8
 8002e70:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002e74:	ed83 7b00 	vstr	d7, [r3]

        const double smin = (s1 < s2) ? s1 : s2;
 8002e78:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002e82:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002e86:	ed93 7b00 	vldr	d7, [r3]
 8002e8a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e92:	d504      	bpl.n	8002e9e <Controller_Step+0xc5e>
 8002e94:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002e98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002e9c:	e003      	b.n	8002ea6 <Controller_Step+0xc66>
 8002e9e:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea6:	f507 7124 	add.w	r1, r7, #656	@ 0x290
 8002eaa:	e941 2302 	strd	r2, r3, [r1, #-8]
        const double smax = (s1 > s2) ? s1 : s2;
 8002eae:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002eb8:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002ebc:	ed93 7b00 	vldr	d7, [r3]
 8002ec0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec8:	dd04      	ble.n	8002ed4 <Controller_Step+0xc94>
 8002eca:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002ece:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002ed2:	e003      	b.n	8002edc <Controller_Step+0xc9c>
 8002ed4:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002edc:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 8002ee0:	e9c1 2300 	strd	r2, r3, [r1]

        if (smin > s_lo) s_lo = smin;
 8002ee4:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002ee8:	ed13 6b02 	vldr	d6, [r3, #-8]
 8002eec:	ed97 7be4 	vldr	d7, [r7, #912]	@ 0x390
 8002ef0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef8:	dd05      	ble.n	8002f06 <Controller_Step+0xcc6>
 8002efa:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002efe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002f02:	e9c7 23e4 	strd	r2, r3, [r7, #912]	@ 0x390
        if (smax < s_hi) s_hi = smax;
 8002f06:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8002f0a:	ed93 6b00 	vldr	d6, [r3]
 8002f0e:	ed97 7be2 	vldr	d7, [r7, #904]	@ 0x388
 8002f12:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f1a:	d505      	bpl.n	8002f28 <Controller_Step+0xce8>
 8002f1c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8002f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f24:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388
    for (int i = 0; i < 3; i++) {
 8002f28:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8002f32:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	f77f af28 	ble.w	8002d8c <Controller_Step+0xb4c>
    }

    double s_scale;
    if (s_hi < s_lo) {
 8002f3c:	ed97 6be2 	vldr	d6, [r7, #904]	@ 0x388
 8002f40:	ed97 7be4 	vldr	d7, [r7, #912]	@ 0x390
 8002f44:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f4c:	d506      	bpl.n	8002f5c <Controller_Step+0xd1c>
        s_scale = 0.0;                // no room for translation -> keep yaw
 8002f4e:	f04f 0200 	mov.w	r2, #0
 8002f52:	f04f 0300 	mov.w	r3, #0
 8002f56:	e9c7 23de 	strd	r2, r3, [r7, #888]	@ 0x378
 8002f5a:	e044      	b.n	8002fe6 <Controller_Step+0xda6>
 8002f5c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002f60:	4619      	mov	r1, r3
 8002f62:	e9d7 23e2 	ldrd	r2, r3, [r7, #904]	@ 0x388
 8002f66:	e941 2302 	strd	r2, r3, [r1, #-8]
 8002f6a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002f6e:	4619      	mov	r1, r3
 8002f70:	f04f 0200 	mov.w	r2, #0
 8002f74:	f04f 0300 	mov.w	r3, #0
 8002f78:	e9c1 2300 	strd	r2, r3, [r1]
 8002f7c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002f80:	4619      	mov	r1, r3
 8002f82:	f04f 0200 	mov.w	r2, #0
 8002f86:	4b7d      	ldr	r3, [pc, #500]	@ (800317c <Controller_Step+0xf3c>)
 8002f88:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8002f8c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002f90:	461a      	mov	r2, r3
 8002f92:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002f96:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002f9a:	ed93 7b00 	vldr	d7, [r3]
 8002f9e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fa6:	d504      	bpl.n	8002fb2 <Controller_Step+0xd72>
 8002fa8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb0:	e017      	b.n	8002fe2 <Controller_Step+0xda2>
 8002fb2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002fbc:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002fc0:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002fc4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fcc:	dd04      	ble.n	8002fd8 <Controller_Step+0xd98>
 8002fce:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8002fd2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002fd6:	e004      	b.n	8002fe2 <Controller_Step+0xda2>
 8002fd8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002fdc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002fe0:	bf00      	nop
    } else {
        s_scale = clampd(s_hi, 0.0, 1.0); // largest feasible
 8002fe2:	e9c7 23de 	strd	r2, r3, [r7, #888]	@ 0x378
    }

    double u_des[3] = {
        u_rot[0] + s_scale * u_trans[0],
 8002fe6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002fea:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8002fee:	ed93 6b00 	vldr	d6, [r3]
 8002ff2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002ff6:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 8002ffa:	ed93 5b00 	vldr	d5, [r3]
 8002ffe:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 8003002:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003006:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 800300a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800300e:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8003012:	ed83 7b00 	vstr	d7, [r3]
        u_rot[1] + s_scale * u_trans[1],
 8003016:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800301a:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 800301e:	ed93 6b02 	vldr	d6, [r3, #8]
 8003022:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003026:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 800302a:	ed93 5b02 	vldr	d5, [r3, #8]
 800302e:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 8003032:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003036:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 800303a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800303e:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8003042:	ed83 7b02 	vstr	d7, [r3, #8]
        u_rot[2] + s_scale * u_trans[2]
 8003046:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800304a:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 800304e:	ed93 6b04 	vldr	d6, [r3, #16]
 8003052:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003056:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 800305a:	ed93 5b04 	vldr	d5, [r3, #16]
 800305e:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 8003062:	ee25 7b07 	vmul.f64	d7, d5, d7
 8003066:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 800306a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800306e:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8003072:	ed83 7b04 	vstr	d7, [r3, #16]

    // ================================
    // 6) WHEEL ACCEL + JERK LIMITING
    // ================================
    double du_des[3] = {
        u_des[0] - u_prev[0],
 8003076:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800307a:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 800307e:	ed93 6b00 	vldr	d6, [r3]
 8003082:	4b3f      	ldr	r3, [pc, #252]	@ (8003180 <Controller_Step+0xf40>)
 8003084:	ed93 7b00 	vldr	d7, [r3]
 8003088:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 800308c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003090:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003094:	ed83 7b00 	vstr	d7, [r3]
        u_des[1] - u_prev[1],
 8003098:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800309c:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 80030a0:	ed93 6b02 	vldr	d6, [r3, #8]
 80030a4:	4b36      	ldr	r3, [pc, #216]	@ (8003180 <Controller_Step+0xf40>)
 80030a6:	ed93 7b02 	vldr	d7, [r3, #8]
 80030aa:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 80030ae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030b2:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80030b6:	ed83 7b02 	vstr	d7, [r3, #8]
        u_des[2] - u_prev[2]
 80030ba:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030be:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 80030c2:	ed93 6b04 	vldr	d6, [r3, #16]
 80030c6:	4b2e      	ldr	r3, [pc, #184]	@ (8003180 <Controller_Step+0xf40>)
 80030c8:	ed93 7b04 	vldr	d7, [r3, #16]
 80030cc:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 80030d0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030d4:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80030d8:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    // Accel limit (inf-norm like MATLAB)
    const double du_max = aumax * dt;
 80030dc:	4b29      	ldr	r3, [pc, #164]	@ (8003184 <Controller_Step+0xf44>)
 80030de:	ed93 7b00 	vldr	d7, [r3]
 80030e2:	463b      	mov	r3, r7
 80030e4:	ed93 6b00 	vldr	d6, [r3]
 80030e8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80030ec:	ed87 7bb6 	vstr	d7, [r7, #728]	@ 0x2d8
 80030f0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030f4:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80030f8:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 80030fc:	601a      	str	r2, [r3, #0]
    const double a0 = fabs(v[0]);
 80030fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003102:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	ed93 7b00 	vldr	d7, [r3]
 800310c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8003110:	eeb0 7bc7 	vabs.f64	d7, d7
 8003114:	ed03 7b02 	vstr	d7, [r3, #-8]
    const double a1 = fabs(v[1]);
 8003118:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800311c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	3308      	adds	r3, #8
 8003124:	ed93 7b00 	vldr	d7, [r3]
 8003128:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800312c:	eeb0 7bc7 	vabs.f64	d7, d7
 8003130:	ed83 7b00 	vstr	d7, [r3]
    const double a2 = fabs(v[2]);
 8003134:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003138:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	3310      	adds	r3, #16
 8003140:	ed93 7b00 	vldr	d7, [r3]
 8003144:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003148:	eeb0 7bc7 	vabs.f64	d7, d7
 800314c:	ed03 7b02 	vstr	d7, [r3, #-8]
    double m = (a0 > a1) ? a0 : a1;
 8003150:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8003154:	461a      	mov	r2, r3
 8003156:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800315a:	ed12 6b02 	vldr	d6, [r2, #-8]
 800315e:	ed93 7b00 	vldr	d7, [r3]
 8003162:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800316a:	dd0d      	ble.n	8003188 <Controller_Step+0xf48>
 800316c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8003170:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003174:	e00c      	b.n	8003190 <Controller_Step+0xf50>
 8003176:	bf00      	nop
 8003178:	24000020 	.word	0x24000020
 800317c:	3ff00000 	.word	0x3ff00000
 8003180:	24000498 	.word	0x24000498
 8003184:	24000028 	.word	0x24000028
 8003188:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800318c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003190:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8003194:	e9c1 2300 	strd	r2, r3, [r1]
    return (m > a2) ? m : a2;
 8003198:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800319c:	461a      	mov	r2, r3
 800319e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80031a2:	ed12 6b02 	vldr	d6, [r2, #-8]
 80031a6:	ed93 7b00 	vldr	d7, [r3]
 80031aa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80031ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b2:	d504      	bpl.n	80031be <Controller_Step+0xf7e>
 80031b4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80031b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031bc:	e003      	b.n	80031c6 <Controller_Step+0xf86>
 80031be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031c2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    const double du_inf = maxabs3(du_des);
 80031c6:	e9c7 23b4 	strd	r2, r3, [r7, #720]	@ 0x2d0

    double du_acc[3];
    if (du_inf > du_max && du_inf > 0.0) {
 80031ca:	ed97 6bb4 	vldr	d6, [r7, #720]	@ 0x2d0
 80031ce:	ed97 7bb6 	vldr	d7, [r7, #728]	@ 0x2d8
 80031d2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80031d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031da:	dd3f      	ble.n	800325c <Controller_Step+0x101c>
 80031dc:	ed97 7bb4 	vldr	d7, [r7, #720]	@ 0x2d0
 80031e0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80031e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e8:	dd38      	ble.n	800325c <Controller_Step+0x101c>
        const double scale = du_max / du_inf;
 80031ea:	ed97 5bb6 	vldr	d5, [r7, #728]	@ 0x2d8
 80031ee:	ed97 6bb4 	vldr	d6, [r7, #720]	@ 0x2d0
 80031f2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80031f6:	ed87 7bb2 	vstr	d7, [r7, #712]	@ 0x2c8
        du_acc[0] = du_des[0] * scale;
 80031fa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031fe:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003202:	ed93 6b00 	vldr	d6, [r3]
 8003206:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 800320a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800320e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003212:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8003216:	ed83 7b00 	vstr	d7, [r3]
        du_acc[1] = du_des[1] * scale;
 800321a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800321e:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003222:	ed93 6b02 	vldr	d6, [r3, #8]
 8003226:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 800322a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800322e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003232:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8003236:	ed83 7b02 	vstr	d7, [r3, #8]
        du_acc[2] = du_des[2] * scale;
 800323a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800323e:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003242:	ed93 6b04 	vldr	d6, [r3, #16]
 8003246:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 800324a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800324e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003252:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8003256:	ed83 7b04 	vstr	d7, [r3, #16]
    if (du_inf > du_max && du_inf > 0.0) {
 800325a:	e023      	b.n	80032a4 <Controller_Step+0x1064>
    } else {
        du_acc[0] = du_des[0];
 800325c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003260:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003268:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 800326c:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 8003270:	e9c1 2300 	strd	r2, r3, [r1]
        du_acc[1] = du_des[1];
 8003274:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003278:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800327c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003280:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8003284:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 8003288:	e9c1 2302 	strd	r2, r3, [r1, #8]
        du_acc[2] = du_des[2];
 800328c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003290:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003294:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003298:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 800329c:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 80032a0:	e9c1 2304 	strd	r2, r3, [r1, #16]
    }

    // Jerk limit on du (inf-norm)
    double ddu[3] = {
        du_acc[0] - du_prev[0],
 80032a4:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032a8:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80032ac:	ed93 6b00 	vldr	d6, [r3]
 80032b0:	4bcf      	ldr	r3, [pc, #828]	@ (80035f0 <Controller_Step+0x13b0>)
 80032b2:	ed93 7b00 	vldr	d7, [r3]
 80032b6:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 80032ba:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032be:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80032c2:	ed83 7b00 	vstr	d7, [r3]
        du_acc[1] - du_prev[1],
 80032c6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032ca:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80032ce:	ed93 6b02 	vldr	d6, [r3, #8]
 80032d2:	4bc7      	ldr	r3, [pc, #796]	@ (80035f0 <Controller_Step+0x13b0>)
 80032d4:	ed93 7b02 	vldr	d7, [r3, #8]
 80032d8:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 80032dc:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032e0:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80032e4:	ed83 7b02 	vstr	d7, [r3, #8]
        du_acc[2] - du_prev[2]
 80032e8:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032ec:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80032f0:	ed93 6b04 	vldr	d6, [r3, #16]
 80032f4:	4bbe      	ldr	r3, [pc, #760]	@ (80035f0 <Controller_Step+0x13b0>)
 80032f6:	ed93 7b04 	vldr	d7, [r3, #16]
 80032fa:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 80032fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003302:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003306:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    const double ddu_max = jerkmax * dt;
 800330a:	4bba      	ldr	r3, [pc, #744]	@ (80035f4 <Controller_Step+0x13b4>)
 800330c:	ed93 7b00 	vldr	d7, [r3]
 8003310:	463b      	mov	r3, r7
 8003312:	ed93 6b00 	vldr	d6, [r3]
 8003316:	ee26 7b07 	vmul.f64	d7, d6, d7
 800331a:	ed87 7bb0 	vstr	d7, [r7, #704]	@ 0x2c0
 800331e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003322:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003326:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 800332a:	601a      	str	r2, [r3, #0]
    const double a0 = fabs(v[0]);
 800332c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003330:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	ed93 7b00 	vldr	d7, [r3]
 800333a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800333e:	eeb0 7bc7 	vabs.f64	d7, d7
 8003342:	ed83 7b00 	vstr	d7, [r3]
    const double a1 = fabs(v[1]);
 8003346:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800334a:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	3308      	adds	r3, #8
 8003352:	ed93 7b00 	vldr	d7, [r3]
 8003356:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800335a:	eeb0 7bc7 	vabs.f64	d7, d7
 800335e:	ed03 7b02 	vstr	d7, [r3, #-8]
    const double a2 = fabs(v[2]);
 8003362:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003366:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	3310      	adds	r3, #16
 800336e:	ed93 7b00 	vldr	d7, [r3]
 8003372:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003376:	eeb0 7bc7 	vabs.f64	d7, d7
 800337a:	ed83 7b00 	vstr	d7, [r3]
    double m = (a0 > a1) ? a0 : a1;
 800337e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003382:	461a      	mov	r2, r3
 8003384:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003388:	ed92 6b00 	vldr	d6, [r2]
 800338c:	ed13 7b02 	vldr	d7, [r3, #-8]
 8003390:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003398:	dd04      	ble.n	80033a4 <Controller_Step+0x1164>
 800339a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800339e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a2:	e003      	b.n	80033ac <Controller_Step+0x116c>
 80033a4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80033a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80033ac:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 80033b0:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (m > a2) ? m : a2;
 80033b4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80033b8:	461a      	mov	r2, r3
 80033ba:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80033be:	ed92 6b00 	vldr	d6, [r2]
 80033c2:	ed13 7b02 	vldr	d7, [r3, #-8]
 80033c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80033ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ce:	d504      	bpl.n	80033da <Controller_Step+0x119a>
 80033d0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80033d4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80033d8:	e003      	b.n	80033e2 <Controller_Step+0x11a2>
 80033da:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80033de:	e9d3 2300 	ldrd	r2, r3, [r3]
    const double ddu_inf = maxabs3(ddu);
 80033e2:	e9c7 23ae 	strd	r2, r3, [r7, #696]	@ 0x2b8

    if (ddu_inf > ddu_max && ddu_inf > 0.0) {
 80033e6:	ed97 6bae 	vldr	d6, [r7, #696]	@ 0x2b8
 80033ea:	ed97 7bb0 	vldr	d7, [r7, #704]	@ 0x2c0
 80033ee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80033f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f6:	dd3e      	ble.n	8003476 <Controller_Step+0x1236>
 80033f8:	ed97 7bae 	vldr	d7, [r7, #696]	@ 0x2b8
 80033fc:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8003400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003404:	dd37      	ble.n	8003476 <Controller_Step+0x1236>
        const double scale = ddu_max / ddu_inf;
 8003406:	ed97 5bb0 	vldr	d5, [r7, #704]	@ 0x2c0
 800340a:	ed97 6bae 	vldr	d6, [r7, #696]	@ 0x2b8
 800340e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003412:	ed87 7bac 	vstr	d7, [r7, #688]	@ 0x2b0
        ddu[0] *= scale;
 8003416:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800341a:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800341e:	ed93 6b00 	vldr	d6, [r3]
 8003422:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 8003426:	ee26 7b07 	vmul.f64	d7, d6, d7
 800342a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800342e:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003432:	ed83 7b00 	vstr	d7, [r3]
        ddu[1] *= scale;
 8003436:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800343a:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800343e:	ed93 6b02 	vldr	d6, [r3, #8]
 8003442:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 8003446:	ee26 7b07 	vmul.f64	d7, d6, d7
 800344a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800344e:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003452:	ed83 7b02 	vstr	d7, [r3, #8]
        ddu[2] *= scale;
 8003456:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800345a:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800345e:	ed93 6b04 	vldr	d6, [r3, #16]
 8003462:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 8003466:	ee26 7b07 	vmul.f64	d7, d6, d7
 800346a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800346e:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003472:	ed83 7b04 	vstr	d7, [r3, #16]
    }

    double du[3] = {
        du_prev[0] + ddu[0],
 8003476:	4b5e      	ldr	r3, [pc, #376]	@ (80035f0 <Controller_Step+0x13b0>)
 8003478:	ed93 6b00 	vldr	d6, [r3]
 800347c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003480:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003484:	ed93 7b00 	vldr	d7, [r3]
 8003488:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 800348c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003490:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003494:	ed83 7b00 	vstr	d7, [r3]
        du_prev[1] + ddu[1],
 8003498:	4b55      	ldr	r3, [pc, #340]	@ (80035f0 <Controller_Step+0x13b0>)
 800349a:	ed93 6b02 	vldr	d6, [r3, #8]
 800349e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034a2:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80034a6:	ed93 7b02 	vldr	d7, [r3, #8]
 80034aa:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 80034ae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034b2:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 80034b6:	ed83 7b02 	vstr	d7, [r3, #8]
        du_prev[2] + ddu[2]
 80034ba:	4b4d      	ldr	r3, [pc, #308]	@ (80035f0 <Controller_Step+0x13b0>)
 80034bc:	ed93 6b04 	vldr	d6, [r3, #16]
 80034c0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034c4:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80034c8:	ed93 7b04 	vldr	d7, [r3, #16]
 80034cc:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 80034d0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034d4:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 80034d8:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    double u_cmd[3] = {
        u_prev[0] + du[0],
 80034dc:	4b46      	ldr	r3, [pc, #280]	@ (80035f8 <Controller_Step+0x13b8>)
 80034de:	ed93 6b00 	vldr	d6, [r3]
 80034e2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034e6:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 80034ea:	ed93 7b00 	vldr	d7, [r3]
 80034ee:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 80034f2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034f6:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 80034fa:	ed83 7b00 	vstr	d7, [r3]
        u_prev[1] + du[1],
 80034fe:	4b3e      	ldr	r3, [pc, #248]	@ (80035f8 <Controller_Step+0x13b8>)
 8003500:	ed93 6b02 	vldr	d6, [r3, #8]
 8003504:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003508:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800350c:	ed93 7b02 	vldr	d7, [r3, #8]
 8003510:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 8003514:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003518:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 800351c:	ed83 7b02 	vstr	d7, [r3, #8]
        u_prev[2] + du[2]
 8003520:	4b35      	ldr	r3, [pc, #212]	@ (80035f8 <Controller_Step+0x13b8>)
 8003522:	ed93 6b04 	vldr	d6, [r3, #16]
 8003526:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800352a:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800352e:	ed93 7b04 	vldr	d7, [r3, #16]
 8003532:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 8003536:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800353a:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 800353e:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    // outputs
    speed[0] = u_cmd[0];
 8003542:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003546:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 800354a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800354e:	492b      	ldr	r1, [pc, #172]	@ (80035fc <Controller_Step+0x13bc>)
 8003550:	e9c1 2300 	strd	r2, r3, [r1]
    speed[1] = u_cmd[1];
 8003554:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003558:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 800355c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003560:	4926      	ldr	r1, [pc, #152]	@ (80035fc <Controller_Step+0x13bc>)
 8003562:	e9c1 2302 	strd	r2, r3, [r1, #8]
    speed[2] = u_cmd[2];
 8003566:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800356a:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 800356e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003572:	4922      	ldr	r1, [pc, #136]	@ (80035fc <Controller_Step+0x13bc>)
 8003574:	e9c1 2304 	strd	r2, r3, [r1, #16]

    // update persistent state
    du_prev[0] = du[0];
 8003578:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800357c:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003584:	491a      	ldr	r1, [pc, #104]	@ (80035f0 <Controller_Step+0x13b0>)
 8003586:	e9c1 2300 	strd	r2, r3, [r1]
    du_prev[1] = du[1];
 800358a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800358e:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003592:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003596:	4916      	ldr	r1, [pc, #88]	@ (80035f0 <Controller_Step+0x13b0>)
 8003598:	e9c1 2302 	strd	r2, r3, [r1, #8]
    du_prev[2] = du[2];
 800359c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035a0:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 80035a4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80035a8:	4911      	ldr	r1, [pc, #68]	@ (80035f0 <Controller_Step+0x13b0>)
 80035aa:	e9c1 2304 	strd	r2, r3, [r1, #16]

    u_prev[0]  = u_cmd[0];
 80035ae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035b2:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 80035b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ba:	490f      	ldr	r1, [pc, #60]	@ (80035f8 <Controller_Step+0x13b8>)
 80035bc:	e9c1 2300 	strd	r2, r3, [r1]
    u_prev[1]  = u_cmd[1];
 80035c0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035c4:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 80035c8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80035cc:	490a      	ldr	r1, [pc, #40]	@ (80035f8 <Controller_Step+0x13b8>)
 80035ce:	e9c1 2302 	strd	r2, r3, [r1, #8]
    u_prev[2]  = u_cmd[2];
 80035d2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035d6:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 80035da:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80035de:	4906      	ldr	r1, [pc, #24]	@ (80035f8 <Controller_Step+0x13b8>)
 80035e0:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80035e4:	e000      	b.n	80035e8 <Controller_Step+0x13a8>
    if (!x || !xd) return;
 80035e6:	bf00      	nop
}
 80035e8:	f507 7769 	add.w	r7, r7, #932	@ 0x3a4
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd90      	pop	{r4, r7, pc}
 80035f0:	24000478 	.word	0x24000478
 80035f4:	24000030 	.word	0x24000030
 80035f8:	24000498 	.word	0x24000498
 80035fc:	24000440 	.word	0x24000440

08003600 <vApplicationStackOverflowHook>:
  * @param  xTask: Task handle
  * @param  pcTaskName: Task name
  * @retval None
  */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  (void)xTask;
  printf("\r\n\r\n*** STACK OVERFLOW ***\r\n");
 800360a:	480c      	ldr	r0, [pc, #48]	@ (800363c <vApplicationStackOverflowHook+0x3c>)
 800360c:	f019 fdc6 	bl	801d19c <puts>
  printf("Task: %s\r\n", pcTaskName);
 8003610:	6839      	ldr	r1, [r7, #0]
 8003612:	480b      	ldr	r0, [pc, #44]	@ (8003640 <vApplicationStackOverflowHook+0x40>)
 8003614:	f019 fd5a 	bl	801d0cc <iprintf>
  printf("Increase stack size for this task\r\n");
 8003618:	480a      	ldr	r0, [pc, #40]	@ (8003644 <vApplicationStackOverflowHook+0x44>)
 800361a:	f019 fdbf 	bl	801d19c <puts>
  printf("System halted.\r\n\r\n");
 800361e:	480a      	ldr	r0, [pc, #40]	@ (8003648 <vApplicationStackOverflowHook+0x48>)
 8003620:	f019 fdbc 	bl	801d19c <puts>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003628:	f383 8811 	msr	BASEPRI, r3
 800362c:	f3bf 8f6f 	isb	sy
 8003630:	f3bf 8f4f 	dsb	sy
 8003634:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003636:	bf00      	nop
  taskDISABLE_INTERRUPTS();
  for(;;);
 8003638:	bf00      	nop
 800363a:	e7fd      	b.n	8003638 <vApplicationStackOverflowHook+0x38>
 800363c:	08020b98 	.word	0x08020b98
 8003640:	08020bb4 	.word	0x08020bb4
 8003644:	08020bc0 	.word	0x08020bc0
 8003648:	08020b84 	.word	0x08020b84

0800364c <UartStartRx>:
/* USER CODE BEGIN 0 */
static uint8_t rx1_byte;
static uint8_t rx2_byte;

void UartStartRx(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(&huart1, &rx1_byte, 1);
 8003650:	2201      	movs	r2, #1
 8003652:	4905      	ldr	r1, [pc, #20]	@ (8003668 <UartStartRx+0x1c>)
 8003654:	4805      	ldr	r0, [pc, #20]	@ (800366c <UartStartRx+0x20>)
 8003656:	f009 f8cf 	bl	800c7f8 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &rx2_byte, 1);
 800365a:	2201      	movs	r2, #1
 800365c:	4904      	ldr	r1, [pc, #16]	@ (8003670 <UartStartRx+0x24>)
 800365e:	4805      	ldr	r0, [pc, #20]	@ (8003674 <UartStartRx+0x28>)
 8003660:	f009 f8ca 	bl	800c7f8 <HAL_UART_Receive_IT>
}
 8003664:	bf00      	nop
 8003666:	bd80      	pop	{r7, pc}
 8003668:	24000724 	.word	0x24000724
 800366c:	240005f0 	.word	0x240005f0
 8003670:	24000725 	.word	0x24000725
 8003674:	24000684 	.word	0x24000684

08003678 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  if (huart == &huart1)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a10      	ldr	r2, [pc, #64]	@ (80036c4 <HAL_UART_RxCpltCallback+0x4c>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d10a      	bne.n	800369e <HAL_UART_RxCpltCallback+0x26>
  {
    CMD_OnUartRxByteFromISR(rx1_byte);
 8003688:	4b0f      	ldr	r3, [pc, #60]	@ (80036c8 <HAL_UART_RxCpltCallback+0x50>)
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	4618      	mov	r0, r3
 800368e:	f7fe fa21 	bl	8001ad4 <CMD_OnUartRxByteFromISR>
    (void)HAL_UART_Receive_IT(&huart1, &rx1_byte, 1);
 8003692:	2201      	movs	r2, #1
 8003694:	490c      	ldr	r1, [pc, #48]	@ (80036c8 <HAL_UART_RxCpltCallback+0x50>)
 8003696:	480b      	ldr	r0, [pc, #44]	@ (80036c4 <HAL_UART_RxCpltCallback+0x4c>)
 8003698:	f009 f8ae 	bl	800c7f8 <HAL_UART_Receive_IT>
  else if (huart == &huart2)
  {
    BNO_RVC_OnByte(rx2_byte);
    (void)HAL_UART_Receive_IT(&huart2, &rx2_byte, 1);
  }
}
 800369c:	e00d      	b.n	80036ba <HAL_UART_RxCpltCallback+0x42>
  else if (huart == &huart2)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a0a      	ldr	r2, [pc, #40]	@ (80036cc <HAL_UART_RxCpltCallback+0x54>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d109      	bne.n	80036ba <HAL_UART_RxCpltCallback+0x42>
    BNO_RVC_OnByte(rx2_byte);
 80036a6:	4b0a      	ldr	r3, [pc, #40]	@ (80036d0 <HAL_UART_RxCpltCallback+0x58>)
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fd fb3c 	bl	8000d28 <BNO_RVC_OnByte>
    (void)HAL_UART_Receive_IT(&huart2, &rx2_byte, 1);
 80036b0:	2201      	movs	r2, #1
 80036b2:	4907      	ldr	r1, [pc, #28]	@ (80036d0 <HAL_UART_RxCpltCallback+0x58>)
 80036b4:	4805      	ldr	r0, [pc, #20]	@ (80036cc <HAL_UART_RxCpltCallback+0x54>)
 80036b6:	f009 f89f 	bl	800c7f8 <HAL_UART_Receive_IT>
}
 80036ba:	bf00      	nop
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	240005f0 	.word	0x240005f0
 80036c8:	24000724 	.word	0x24000724
 80036cc:	24000684 	.word	0x24000684
 80036d0:	24000725 	.word	0x24000725

080036d4 <TIM_init>:
void TIM_init(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
// Initialize MD20A motor drivers: 0% duty cycle and forward direction
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80036d8:	4b21      	ldr	r3, [pc, #132]	@ (8003760 <TIM_init+0x8c>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2200      	movs	r2, #0
 80036de:	635a      	str	r2, [r3, #52]	@ 0x34
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80036e0:	4b1f      	ldr	r3, [pc, #124]	@ (8003760 <TIM_init+0x8c>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2200      	movs	r2, #0
 80036e6:	639a      	str	r2, [r3, #56]	@ 0x38
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80036e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003760 <TIM_init+0x8c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2200      	movs	r2, #0
 80036ee:	63da      	str	r2, [r3, #60]	@ 0x3c

// Set all direction pins to forward (HIGH)
HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_SET);
 80036f0:	2201      	movs	r2, #1
 80036f2:	2110      	movs	r1, #16
 80036f4:	481b      	ldr	r0, [pc, #108]	@ (8003764 <TIM_init+0x90>)
 80036f6:	f005 f8d7 	bl	80088a8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_SET);
 80036fa:	2201      	movs	r2, #1
 80036fc:	2120      	movs	r1, #32
 80036fe:	4819      	ldr	r0, [pc, #100]	@ (8003764 <TIM_init+0x90>)
 8003700:	f005 f8d2 	bl	80088a8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(DIR3_GPIO_Port, DIR3_Pin, GPIO_PIN_SET);
 8003704:	2201      	movs	r2, #1
 8003706:	2140      	movs	r1, #64	@ 0x40
 8003708:	4816      	ldr	r0, [pc, #88]	@ (8003764 <TIM_init+0x90>)
 800370a:	f005 f8cd 	bl	80088a8 <HAL_GPIO_WritePin>

HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800370e:	2100      	movs	r1, #0
 8003710:	4813      	ldr	r0, [pc, #76]	@ (8003760 <TIM_init+0x8c>)
 8003712:	f008 f813 	bl	800b73c <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8003716:	2104      	movs	r1, #4
 8003718:	4811      	ldr	r0, [pc, #68]	@ (8003760 <TIM_init+0x8c>)
 800371a:	f008 f80f 	bl	800b73c <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800371e:	2108      	movs	r1, #8
 8003720:	480f      	ldr	r0, [pc, #60]	@ (8003760 <TIM_init+0x8c>)
 8003722:	f008 f80b 	bl	800b73c <HAL_TIM_PWM_Start>

HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003726:	213c      	movs	r1, #60	@ 0x3c
 8003728:	480f      	ldr	r0, [pc, #60]	@ (8003768 <TIM_init+0x94>)
 800372a:	f008 f9bb 	bl	800baa4 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim3, CNT_MID);
 800372e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003732:	4b0d      	ldr	r3, [pc, #52]	@ (8003768 <TIM_init+0x94>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	625a      	str	r2, [r3, #36]	@ 0x24
HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003738:	213c      	movs	r1, #60	@ 0x3c
 800373a:	480c      	ldr	r0, [pc, #48]	@ (800376c <TIM_init+0x98>)
 800373c:	f008 f9b2 	bl	800baa4 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim4, CNT_MID);
 8003740:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003744:	4b09      	ldr	r3, [pc, #36]	@ (800376c <TIM_init+0x98>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	625a      	str	r2, [r3, #36]	@ 0x24
HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 800374a:	213c      	movs	r1, #60	@ 0x3c
 800374c:	4808      	ldr	r0, [pc, #32]	@ (8003770 <TIM_init+0x9c>)
 800374e:	f008 f9a9 	bl	800baa4 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim8, CNT_MID);
 8003752:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003756:	4b06      	ldr	r3, [pc, #24]	@ (8003770 <TIM_init+0x9c>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800375c:	bf00      	nop
 800375e:	bd80      	pop	{r7, pc}
 8003760:	240004c0 	.word	0x240004c0
 8003764:	58020000 	.word	0x58020000
 8003768:	2400050c 	.word	0x2400050c
 800376c:	24000558 	.word	0x24000558
 8003770:	240005a4 	.word	0x240005a4

08003774 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800377a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800377e:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8003780:	bf00      	nop
 8003782:	4b4d      	ldr	r3, [pc, #308]	@ (80038b8 <main+0x144>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d004      	beq.n	8003798 <main+0x24>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	1e5a      	subs	r2, r3, #1
 8003792:	607a      	str	r2, [r7, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	dcf4      	bgt.n	8003782 <main+0xe>
  if ( timeout < 0 )
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	da01      	bge.n	80037a2 <main+0x2e>
  {
  Error_Handler();
 800379e:	f000 fd7e 	bl	800429e <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80037a2:	f002 f9ab 	bl	8005afc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80037a6:	f000 f89f 	bl	80038e8 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80037aa:	4b43      	ldr	r3, [pc, #268]	@ (80038b8 <main+0x144>)
 80037ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037b0:	4a41      	ldr	r2, [pc, #260]	@ (80038b8 <main+0x144>)
 80037b2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80037b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80037ba:	4b3f      	ldr	r3, [pc, #252]	@ (80038b8 <main+0x144>)
 80037bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c4:	603b      	str	r3, [r7, #0]
 80037c6:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80037c8:	2000      	movs	r0, #0
 80037ca:	f005 f8c5 	bl	8008958 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80037ce:	2100      	movs	r1, #0
 80037d0:	2000      	movs	r0, #0
 80037d2:	f005 f8db 	bl	800898c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80037d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80037da:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80037dc:	bf00      	nop
 80037de:	4b36      	ldr	r3, [pc, #216]	@ (80038b8 <main+0x144>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d104      	bne.n	80037f4 <main+0x80>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	1e5a      	subs	r2, r3, #1
 80037ee:	607a      	str	r2, [r7, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	dcf4      	bgt.n	80037de <main+0x6a>
if ( timeout < 0 )
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	da01      	bge.n	80037fe <main+0x8a>
{
Error_Handler();
 80037fa:	f000 fd50 	bl	800429e <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80037fe:	f000 faff 	bl	8003e00 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8003802:	f000 fa65 	bl	8003cd0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8003806:	f000 f8ed 	bl	80039e4 <MX_TIM2_Init>
  MX_TIM4_Init();
 800380a:	f000 f9b1 	bl	8003b70 <MX_TIM4_Init>
  MX_TIM8_Init();
 800380e:	f000 fa05 	bl	8003c1c <MX_TIM8_Init>
  MX_TIM3_Init();
 8003812:	f000 f957 	bl	8003ac4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8003816:	f000 faa7 	bl	8003d68 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  CMD_Init(&huart1);
 800381a:	4828      	ldr	r0, [pc, #160]	@ (80038bc <main+0x148>)
 800381c:	f7fe f912 	bl	8001a44 <CMD_Init>
  BNO_RVC_Init();
 8003820:	f7fd fa66 	bl	8000cf0 <BNO_RVC_Init>
  UartStartRx();
 8003824:	f7ff ff12 	bl	800364c <UartStartRx>
  TIM_init();
 8003828:	f7ff ff54 	bl	80036d4 <TIM_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800382c:	f00c fa4a 	bl	800fcc4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003830:	4a23      	ldr	r2, [pc, #140]	@ (80038c0 <main+0x14c>)
 8003832:	2100      	movs	r1, #0
 8003834:	4823      	ldr	r0, [pc, #140]	@ (80038c4 <main+0x150>)
 8003836:	f00c faa4 	bl	800fd82 <osThreadNew>
 800383a:	4603      	mov	r3, r0
 800383c:	4a22      	ldr	r2, [pc, #136]	@ (80038c8 <main+0x154>)
 800383e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  CMD_StartTask();
 8003840:	f7fe f91a 	bl	8001a78 <CMD_StartTask>
  remote_id = osThreadNew(remote, NULL, &remote_att);
 8003844:	4a21      	ldr	r2, [pc, #132]	@ (80038cc <main+0x158>)
 8003846:	2100      	movs	r1, #0
 8003848:	4821      	ldr	r0, [pc, #132]	@ (80038d0 <main+0x15c>)
 800384a:	f00c fa9a 	bl	800fd82 <osThreadNew>
 800384e:	4603      	mov	r3, r0
 8003850:	4a20      	ldr	r2, [pc, #128]	@ (80038d4 <main+0x160>)
 8003852:	6013      	str	r3, [r2, #0]
  ethernet_id = osThreadNew(UDP_Client_Task, NULL, &ethernet_att);
 8003854:	4a20      	ldr	r2, [pc, #128]	@ (80038d8 <main+0x164>)
 8003856:	2100      	movs	r1, #0
 8003858:	4820      	ldr	r0, [pc, #128]	@ (80038dc <main+0x168>)
 800385a:	f00c fa92 	bl	800fd82 <osThreadNew>
 800385e:	4603      	mov	r3, r0
 8003860:	4a1f      	ldr	r2, [pc, #124]	@ (80038e0 <main+0x16c>)
 8003862:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8003864:	2000      	movs	r0, #0
 8003866:	f001 ff63 	bl	8005730 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 800386a:	2001      	movs	r0, #1
 800386c:	f001 ff60 	bl	8005730 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8003870:	2002      	movs	r0, #2
 8003872:	f001 ff5d 	bl	8005730 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8003876:	2101      	movs	r1, #1
 8003878:	2000      	movs	r0, #0
 800387a:	f001 fff9 	bl	8005870 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800387e:	4b19      	ldr	r3, [pc, #100]	@ (80038e4 <main+0x170>)
 8003880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003884:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8003886:	4b17      	ldr	r3, [pc, #92]	@ (80038e4 <main+0x170>)
 8003888:	2200      	movs	r2, #0
 800388a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800388c:	4b15      	ldr	r3, [pc, #84]	@ (80038e4 <main+0x170>)
 800388e:	2200      	movs	r2, #0
 8003890:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8003892:	4b14      	ldr	r3, [pc, #80]	@ (80038e4 <main+0x170>)
 8003894:	2200      	movs	r2, #0
 8003896:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8003898:	4b12      	ldr	r3, [pc, #72]	@ (80038e4 <main+0x170>)
 800389a:	2200      	movs	r2, #0
 800389c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800389e:	4911      	ldr	r1, [pc, #68]	@ (80038e4 <main+0x170>)
 80038a0:	2000      	movs	r0, #0
 80038a2:	f002 f869 	bl	8005978 <BSP_COM_Init>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <main+0x13c>
  {
    Error_Handler();
 80038ac:	f000 fcf7 	bl	800429e <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 80038b0:	f00c fa2c 	bl	800fd0c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80038b4:	bf00      	nop
 80038b6:	e7fd      	b.n	80038b4 <main+0x140>
 80038b8:	58024400 	.word	0x58024400
 80038bc:	240005f0 	.word	0x240005f0
 80038c0:	08023190 	.word	0x08023190
 80038c4:	08004281 	.word	0x08004281
 80038c8:	24000718 	.word	0x24000718
 80038cc:	080231b4 	.word	0x080231b4
 80038d0:	08004121 	.word	0x08004121
 80038d4:	2400071c 	.word	0x2400071c
 80038d8:	080231d8 	.word	0x080231d8
 80038dc:	080050c1 	.word	0x080050c1
 80038e0:	24000720 	.word	0x24000720
 80038e4:	240004b0 	.word	0x240004b0

080038e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b09c      	sub	sp, #112	@ 0x70
 80038ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80038ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038f2:	224c      	movs	r2, #76	@ 0x4c
 80038f4:	2100      	movs	r1, #0
 80038f6:	4618      	mov	r0, r3
 80038f8:	f019 fdb8 	bl	801d46c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80038fc:	1d3b      	adds	r3, r7, #4
 80038fe:	2220      	movs	r2, #32
 8003900:	2100      	movs	r1, #0
 8003902:	4618      	mov	r0, r3
 8003904:	f019 fdb2 	bl	801d46c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8003908:	2004      	movs	r0, #4
 800390a:	f005 f853 	bl	80089b4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800390e:	2300      	movs	r3, #0
 8003910:	603b      	str	r3, [r7, #0]
 8003912:	4b32      	ldr	r3, [pc, #200]	@ (80039dc <SystemClock_Config+0xf4>)
 8003914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003916:	4a31      	ldr	r2, [pc, #196]	@ (80039dc <SystemClock_Config+0xf4>)
 8003918:	f023 0301 	bic.w	r3, r3, #1
 800391c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800391e:	4b2f      	ldr	r3, [pc, #188]	@ (80039dc <SystemClock_Config+0xf4>)
 8003920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	603b      	str	r3, [r7, #0]
 8003928:	4b2d      	ldr	r3, [pc, #180]	@ (80039e0 <SystemClock_Config+0xf8>)
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003930:	4a2b      	ldr	r2, [pc, #172]	@ (80039e0 <SystemClock_Config+0xf8>)
 8003932:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003936:	6193      	str	r3, [r2, #24]
 8003938:	4b29      	ldr	r3, [pc, #164]	@ (80039e0 <SystemClock_Config+0xf8>)
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003940:	603b      	str	r3, [r7, #0]
 8003942:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003944:	bf00      	nop
 8003946:	4b26      	ldr	r3, [pc, #152]	@ (80039e0 <SystemClock_Config+0xf8>)
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800394e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003952:	d1f8      	bne.n	8003946 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003954:	2302      	movs	r3, #2
 8003956:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8003958:	2301      	movs	r3, #1
 800395a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800395c:	2340      	movs	r3, #64	@ 0x40
 800395e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003960:	2302      	movs	r3, #2
 8003962:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003964:	2300      	movs	r3, #0
 8003966:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8003968:	2305      	movs	r3, #5
 800396a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 46;
 800396c:	232e      	movs	r3, #46	@ 0x2e
 800396e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003970:	2302      	movs	r3, #2
 8003972:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8003974:	2305      	movs	r3, #5
 8003976:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003978:	2302      	movs	r3, #2
 800397a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800397c:	230c      	movs	r3, #12
 800397e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003980:	2300      	movs	r3, #0
 8003982:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 640;
 8003984:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8003988:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800398a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800398e:	4618      	mov	r0, r3
 8003990:	f005 f86a 	bl	8008a68 <HAL_RCC_OscConfig>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d001      	beq.n	800399e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800399a:	f000 fc80 	bl	800429e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800399e:	233f      	movs	r3, #63	@ 0x3f
 80039a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80039a2:	2303      	movs	r3, #3
 80039a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80039a6:	2300      	movs	r3, #0
 80039a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80039aa:	2308      	movs	r3, #8
 80039ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80039ae:	2340      	movs	r3, #64	@ 0x40
 80039b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80039b2:	2340      	movs	r3, #64	@ 0x40
 80039b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80039b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80039ba:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80039bc:	2340      	movs	r3, #64	@ 0x40
 80039be:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80039c0:	1d3b      	adds	r3, r7, #4
 80039c2:	2102      	movs	r1, #2
 80039c4:	4618      	mov	r0, r3
 80039c6:	f005 fca9 	bl	800931c <HAL_RCC_ClockConfig>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <SystemClock_Config+0xec>
  {
    Error_Handler();
 80039d0:	f000 fc65 	bl	800429e <Error_Handler>
  }
}
 80039d4:	bf00      	nop
 80039d6:	3770      	adds	r7, #112	@ 0x70
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	58000400 	.word	0x58000400
 80039e0:	58024800 	.word	0x58024800

080039e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b08a      	sub	sp, #40	@ 0x28
 80039e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039ea:	f107 031c 	add.w	r3, r7, #28
 80039ee:	2200      	movs	r2, #0
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	605a      	str	r2, [r3, #4]
 80039f4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039f6:	463b      	mov	r3, r7
 80039f8:	2200      	movs	r2, #0
 80039fa:	601a      	str	r2, [r3, #0]
 80039fc:	605a      	str	r2, [r3, #4]
 80039fe:	609a      	str	r2, [r3, #8]
 8003a00:	60da      	str	r2, [r3, #12]
 8003a02:	611a      	str	r2, [r3, #16]
 8003a04:	615a      	str	r2, [r3, #20]
 8003a06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003a08:	4b2d      	ldr	r3, [pc, #180]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003a0a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003a0e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003a10:	4b2b      	ldr	r3, [pc, #172]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a16:	4b2a      	ldr	r3, [pc, #168]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7371;
 8003a1c:	4b28      	ldr	r3, [pc, #160]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003a1e:	f641 42cb 	movw	r2, #7371	@ 0x1ccb
 8003a22:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a24:	4b26      	ldr	r3, [pc, #152]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003a2a:	4b25      	ldr	r3, [pc, #148]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003a2c:	2280      	movs	r2, #128	@ 0x80
 8003a2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003a30:	4823      	ldr	r0, [pc, #140]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003a32:	f007 fe2b 	bl	800b68c <HAL_TIM_PWM_Init>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d001      	beq.n	8003a40 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003a3c:	f000 fc2f 	bl	800429e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a40:	2300      	movs	r3, #0
 8003a42:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a44:	2300      	movs	r3, #0
 8003a46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003a48:	f107 031c 	add.w	r3, r7, #28
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	481c      	ldr	r0, [pc, #112]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003a50:	f008 fd66 	bl	800c520 <HAL_TIMEx_MasterConfigSynchronization>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8003a5a:	f000 fc20 	bl	800429e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a5e:	2360      	movs	r3, #96	@ 0x60
 8003a60:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003a62:	2300      	movs	r3, #0
 8003a64:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a66:	2300      	movs	r3, #0
 8003a68:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a6e:	463b      	mov	r3, r7
 8003a70:	2200      	movs	r2, #0
 8003a72:	4619      	mov	r1, r3
 8003a74:	4812      	ldr	r0, [pc, #72]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003a76:	f008 f8a3 	bl	800bbc0 <HAL_TIM_PWM_ConfigChannel>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003a80:	f000 fc0d 	bl	800429e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003a84:	463b      	mov	r3, r7
 8003a86:	2204      	movs	r2, #4
 8003a88:	4619      	mov	r1, r3
 8003a8a:	480d      	ldr	r0, [pc, #52]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003a8c:	f008 f898 	bl	800bbc0 <HAL_TIM_PWM_ConfigChannel>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d001      	beq.n	8003a9a <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8003a96:	f000 fc02 	bl	800429e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a9a:	463b      	mov	r3, r7
 8003a9c:	2208      	movs	r2, #8
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	4807      	ldr	r0, [pc, #28]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003aa2:	f008 f88d 	bl	800bbc0 <HAL_TIM_PWM_ConfigChannel>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8003aac:	f000 fbf7 	bl	800429e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003ab0:	4803      	ldr	r0, [pc, #12]	@ (8003ac0 <MX_TIM2_Init+0xdc>)
 8003ab2:	f000 fd15 	bl	80044e0 <HAL_TIM_MspPostInit>

}
 8003ab6:	bf00      	nop
 8003ab8:	3728      	adds	r7, #40	@ 0x28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	240004c0 	.word	0x240004c0

08003ac4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b08c      	sub	sp, #48	@ 0x30
 8003ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003aca:	f107 030c 	add.w	r3, r7, #12
 8003ace:	2224      	movs	r2, #36	@ 0x24
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f019 fcca 	bl	801d46c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ad8:	463b      	mov	r3, r7
 8003ada:	2200      	movs	r2, #0
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	605a      	str	r2, [r3, #4]
 8003ae0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003ae2:	4b21      	ldr	r3, [pc, #132]	@ (8003b68 <MX_TIM3_Init+0xa4>)
 8003ae4:	4a21      	ldr	r2, [pc, #132]	@ (8003b6c <MX_TIM3_Init+0xa8>)
 8003ae6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8003b68 <MX_TIM3_Init+0xa4>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003aee:	4b1e      	ldr	r3, [pc, #120]	@ (8003b68 <MX_TIM3_Init+0xa4>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003af4:	4b1c      	ldr	r3, [pc, #112]	@ (8003b68 <MX_TIM3_Init+0xa4>)
 8003af6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003afa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003afc:	4b1a      	ldr	r3, [pc, #104]	@ (8003b68 <MX_TIM3_Init+0xa4>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b02:	4b19      	ldr	r3, [pc, #100]	@ (8003b68 <MX_TIM3_Init+0xa4>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003b10:	2301      	movs	r3, #1
 8003b12:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003b14:	2300      	movs	r3, #0
 8003b16:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8003b18:	2304      	movs	r3, #4
 8003b1a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003b20:	2301      	movs	r3, #1
 8003b22:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003b24:	2300      	movs	r3, #0
 8003b26:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8003b28:	2304      	movs	r3, #4
 8003b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003b2c:	f107 030c 	add.w	r3, r7, #12
 8003b30:	4619      	mov	r1, r3
 8003b32:	480d      	ldr	r0, [pc, #52]	@ (8003b68 <MX_TIM3_Init+0xa4>)
 8003b34:	f007 ff10 	bl	800b958 <HAL_TIM_Encoder_Init>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d001      	beq.n	8003b42 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8003b3e:	f000 fbae 	bl	800429e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b42:	2300      	movs	r3, #0
 8003b44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b46:	2300      	movs	r3, #0
 8003b48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003b4a:	463b      	mov	r3, r7
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	4806      	ldr	r0, [pc, #24]	@ (8003b68 <MX_TIM3_Init+0xa4>)
 8003b50:	f008 fce6 	bl	800c520 <HAL_TIMEx_MasterConfigSynchronization>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d001      	beq.n	8003b5e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8003b5a:	f000 fba0 	bl	800429e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003b5e:	bf00      	nop
 8003b60:	3730      	adds	r7, #48	@ 0x30
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	2400050c 	.word	0x2400050c
 8003b6c:	40000400 	.word	0x40000400

08003b70 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b08c      	sub	sp, #48	@ 0x30
 8003b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003b76:	f107 030c 	add.w	r3, r7, #12
 8003b7a:	2224      	movs	r2, #36	@ 0x24
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f019 fc74 	bl	801d46c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b84:	463b      	mov	r3, r7
 8003b86:	2200      	movs	r2, #0
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	605a      	str	r2, [r3, #4]
 8003b8c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003b8e:	4b21      	ldr	r3, [pc, #132]	@ (8003c14 <MX_TIM4_Init+0xa4>)
 8003b90:	4a21      	ldr	r2, [pc, #132]	@ (8003c18 <MX_TIM4_Init+0xa8>)
 8003b92:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003b94:	4b1f      	ldr	r3, [pc, #124]	@ (8003c14 <MX_TIM4_Init+0xa4>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b9a:	4b1e      	ldr	r3, [pc, #120]	@ (8003c14 <MX_TIM4_Init+0xa4>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8003c14 <MX_TIM4_Init+0xa4>)
 8003ba2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003ba6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c14 <MX_TIM4_Init+0xa4>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bae:	4b19      	ldr	r3, [pc, #100]	@ (8003c14 <MX_TIM4_Init+0xa4>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8003bc4:	2304      	movs	r3, #4
 8003bc6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8003bd4:	2304      	movs	r3, #4
 8003bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003bd8:	f107 030c 	add.w	r3, r7, #12
 8003bdc:	4619      	mov	r1, r3
 8003bde:	480d      	ldr	r0, [pc, #52]	@ (8003c14 <MX_TIM4_Init+0xa4>)
 8003be0:	f007 feba 	bl	800b958 <HAL_TIM_Encoder_Init>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8003bea:	f000 fb58 	bl	800429e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003bf6:	463b      	mov	r3, r7
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	4806      	ldr	r0, [pc, #24]	@ (8003c14 <MX_TIM4_Init+0xa4>)
 8003bfc:	f008 fc90 	bl	800c520 <HAL_TIMEx_MasterConfigSynchronization>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d001      	beq.n	8003c0a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8003c06:	f000 fb4a 	bl	800429e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003c0a:	bf00      	nop
 8003c0c:	3730      	adds	r7, #48	@ 0x30
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	24000558 	.word	0x24000558
 8003c18:	40000800 	.word	0x40000800

08003c1c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b08c      	sub	sp, #48	@ 0x30
 8003c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003c22:	f107 030c 	add.w	r3, r7, #12
 8003c26:	2224      	movs	r2, #36	@ 0x24
 8003c28:	2100      	movs	r1, #0
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f019 fc1e 	bl	801d46c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c30:	463b      	mov	r3, r7
 8003c32:	2200      	movs	r2, #0
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	605a      	str	r2, [r3, #4]
 8003c38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003c3a:	4b23      	ldr	r3, [pc, #140]	@ (8003cc8 <MX_TIM8_Init+0xac>)
 8003c3c:	4a23      	ldr	r2, [pc, #140]	@ (8003ccc <MX_TIM8_Init+0xb0>)
 8003c3e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003c40:	4b21      	ldr	r3, [pc, #132]	@ (8003cc8 <MX_TIM8_Init+0xac>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c46:	4b20      	ldr	r3, [pc, #128]	@ (8003cc8 <MX_TIM8_Init+0xac>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8003cc8 <MX_TIM8_Init+0xac>)
 8003c4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003c52:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c54:	4b1c      	ldr	r3, [pc, #112]	@ (8003cc8 <MX_TIM8_Init+0xac>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8003cc8 <MX_TIM8_Init+0xac>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c60:	4b19      	ldr	r3, [pc, #100]	@ (8003cc8 <MX_TIM8_Init+0xac>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003c66:	2303      	movs	r3, #3
 8003c68:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003c72:	2300      	movs	r3, #0
 8003c74:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8003c76:	2304      	movs	r3, #4
 8003c78:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003c82:	2300      	movs	r3, #0
 8003c84:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8003c86:	2304      	movs	r3, #4
 8003c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8003c8a:	f107 030c 	add.w	r3, r7, #12
 8003c8e:	4619      	mov	r1, r3
 8003c90:	480d      	ldr	r0, [pc, #52]	@ (8003cc8 <MX_TIM8_Init+0xac>)
 8003c92:	f007 fe61 	bl	800b958 <HAL_TIM_Encoder_Init>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8003c9c:	f000 faff 	bl	800429e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003cac:	463b      	mov	r3, r7
 8003cae:	4619      	mov	r1, r3
 8003cb0:	4805      	ldr	r0, [pc, #20]	@ (8003cc8 <MX_TIM8_Init+0xac>)
 8003cb2:	f008 fc35 	bl	800c520 <HAL_TIMEx_MasterConfigSynchronization>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8003cbc:	f000 faef 	bl	800429e <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003cc0:	bf00      	nop
 8003cc2:	3730      	adds	r7, #48	@ 0x30
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	240005a4 	.word	0x240005a4
 8003ccc:	40010400 	.word	0x40010400

08003cd0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003cd4:	4b22      	ldr	r3, [pc, #136]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003cd6:	4a23      	ldr	r2, [pc, #140]	@ (8003d64 <MX_USART1_UART_Init+0x94>)
 8003cd8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003cda:	4b21      	ldr	r3, [pc, #132]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003cdc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003ce0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003cee:	4b1c      	ldr	r3, [pc, #112]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003cf6:	220c      	movs	r2, #12
 8003cf8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cfa:	4b19      	ldr	r3, [pc, #100]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d00:	4b17      	ldr	r3, [pc, #92]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d06:	4b16      	ldr	r3, [pc, #88]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003d0c:	4b14      	ldr	r3, [pc, #80]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d12:	4b13      	ldr	r3, [pc, #76]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003d18:	4811      	ldr	r0, [pc, #68]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003d1a:	f008 fc8f 	bl	800c63c <HAL_UART_Init>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003d24:	f000 fabb 	bl	800429e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003d28:	2100      	movs	r1, #0
 8003d2a:	480d      	ldr	r0, [pc, #52]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003d2c:	f00b f805 	bl	800ed3a <HAL_UARTEx_SetTxFifoThreshold>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003d36:	f000 fab2 	bl	800429e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003d3a:	2100      	movs	r1, #0
 8003d3c:	4808      	ldr	r0, [pc, #32]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003d3e:	f00b f83a 	bl	800edb6 <HAL_UARTEx_SetRxFifoThreshold>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d001      	beq.n	8003d4c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003d48:	f000 faa9 	bl	800429e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003d4c:	4804      	ldr	r0, [pc, #16]	@ (8003d60 <MX_USART1_UART_Init+0x90>)
 8003d4e:	f00a ffbb 	bl	800ecc8 <HAL_UARTEx_DisableFifoMode>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003d58:	f000 faa1 	bl	800429e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003d5c:	bf00      	nop
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	240005f0 	.word	0x240005f0
 8003d64:	40011000 	.word	0x40011000

08003d68 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003d6c:	4b22      	ldr	r3, [pc, #136]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003d6e:	4a23      	ldr	r2, [pc, #140]	@ (8003dfc <MX_USART2_UART_Init+0x94>)
 8003d70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003d72:	4b21      	ldr	r3, [pc, #132]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003d74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003d78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003d80:	4b1d      	ldr	r3, [pc, #116]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003d86:	4b1c      	ldr	r3, [pc, #112]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003d8e:	220c      	movs	r2, #12
 8003d90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d92:	4b19      	ldr	r3, [pc, #100]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d98:	4b17      	ldr	r3, [pc, #92]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d9e:	4b16      	ldr	r3, [pc, #88]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003da4:	4b14      	ldr	r3, [pc, #80]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003daa:	4b13      	ldr	r3, [pc, #76]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003db0:	4811      	ldr	r0, [pc, #68]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003db2:	f008 fc43 	bl	800c63c <HAL_UART_Init>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003dbc:	f000 fa6f 	bl	800429e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	480d      	ldr	r0, [pc, #52]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003dc4:	f00a ffb9 	bl	800ed3a <HAL_UARTEx_SetTxFifoThreshold>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003dce:	f000 fa66 	bl	800429e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	4808      	ldr	r0, [pc, #32]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003dd6:	f00a ffee 	bl	800edb6 <HAL_UARTEx_SetRxFifoThreshold>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d001      	beq.n	8003de4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003de0:	f000 fa5d 	bl	800429e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003de4:	4804      	ldr	r0, [pc, #16]	@ (8003df8 <MX_USART2_UART_Init+0x90>)
 8003de6:	f00a ff6f 	bl	800ecc8 <HAL_UARTEx_DisableFifoMode>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d001      	beq.n	8003df4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003df0:	f000 fa55 	bl	800429e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003df4:	bf00      	nop
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	24000684 	.word	0x24000684
 8003dfc:	40004400 	.word	0x40004400

08003e00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b08c      	sub	sp, #48	@ 0x30
 8003e04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e06:	f107 031c 	add.w	r3, r7, #28
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	605a      	str	r2, [r3, #4]
 8003e10:	609a      	str	r2, [r3, #8]
 8003e12:	60da      	str	r2, [r3, #12]
 8003e14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e16:	4b4c      	ldr	r3, [pc, #304]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e1c:	4a4a      	ldr	r2, [pc, #296]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e1e:	f043 0304 	orr.w	r3, r3, #4
 8003e22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e26:	4b48      	ldr	r3, [pc, #288]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e2c:	f003 0304 	and.w	r3, r3, #4
 8003e30:	61bb      	str	r3, [r7, #24]
 8003e32:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e34:	4b44      	ldr	r3, [pc, #272]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e3a:	4a43      	ldr	r2, [pc, #268]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e3c:	f043 0301 	orr.w	r3, r3, #1
 8003e40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e44:	4b40      	ldr	r3, [pc, #256]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	617b      	str	r3, [r7, #20]
 8003e50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e52:	4b3d      	ldr	r3, [pc, #244]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e58:	4a3b      	ldr	r2, [pc, #236]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e5a:	f043 0310 	orr.w	r3, r3, #16
 8003e5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e62:	4b39      	ldr	r3, [pc, #228]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e68:	f003 0310 	and.w	r3, r3, #16
 8003e6c:	613b      	str	r3, [r7, #16]
 8003e6e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e70:	4b35      	ldr	r3, [pc, #212]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e76:	4a34      	ldr	r2, [pc, #208]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e78:	f043 0302 	orr.w	r3, r3, #2
 8003e7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e80:	4b31      	ldr	r3, [pc, #196]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e8e:	4b2e      	ldr	r3, [pc, #184]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e94:	4a2c      	ldr	r2, [pc, #176]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003e96:	f043 0308 	orr.w	r3, r3, #8
 8003e9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e9e:	4b2a      	ldr	r3, [pc, #168]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003ea0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ea4:	f003 0308 	and.w	r3, r3, #8
 8003ea8:	60bb      	str	r3, [r7, #8]
 8003eaa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003eac:	4b26      	ldr	r3, [pc, #152]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003eae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003eb2:	4a25      	ldr	r2, [pc, #148]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003eb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003eb8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ebc:	4b22      	ldr	r3, [pc, #136]	@ (8003f48 <MX_GPIO_Init+0x148>)
 8003ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ec6:	607b      	str	r3, [r7, #4]
 8003ec8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : IMU_INT_PIN_Pin */
  GPIO_InitStruct.Pin = IMU_INT_PIN_Pin;
 8003eca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ece:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003ed0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003ed4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(IMU_INT_PIN_GPIO_Port, &GPIO_InitStruct);
 8003eda:	f107 031c 	add.w	r3, r7, #28
 8003ede:	4619      	mov	r1, r3
 8003ee0:	481a      	ldr	r0, [pc, #104]	@ (8003f4c <MX_GPIO_Init+0x14c>)
 8003ee2:	f004 fb31 	bl	8008548 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8003ee6:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8003eea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eec:	2302      	movs	r3, #2
 8003eee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8003ef8:	230a      	movs	r3, #10
 8003efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003efc:	f107 031c 	add.w	r3, r7, #28
 8003f00:	4619      	mov	r1, r3
 8003f02:	4813      	ldr	r0, [pc, #76]	@ (8003f50 <MX_GPIO_Init+0x150>)
 8003f04:	f004 fb20 	bl	8008548 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8003f08:	2200      	movs	r2, #0
 8003f0a:	2105      	movs	r1, #5
 8003f0c:	2028      	movs	r0, #40	@ 0x28
 8003f0e:	f001 ff82 	bl	8005e16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003f12:	2028      	movs	r0, #40	@ 0x28
 8003f14:	f001 ff99 	bl	8005e4a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  // Initialize MD20A direction pins as outputs (default HIGH for forward)
  GPIO_InitStruct.Pin = DIR1_Pin | DIR2_Pin | DIR3_Pin;
 8003f18:	2370      	movs	r3, #112	@ 0x70
 8003f1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f20:	2300      	movs	r3, #0
 8003f22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f24:	2300      	movs	r3, #0
 8003f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f28:	f107 031c 	add.w	r3, r7, #28
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	4808      	ldr	r0, [pc, #32]	@ (8003f50 <MX_GPIO_Init+0x150>)
 8003f30:	f004 fb0a 	bl	8008548 <HAL_GPIO_Init>
  
  // Set all to forward initially
  HAL_GPIO_WritePin(GPIOA, DIR1_Pin | DIR2_Pin | DIR3_Pin, GPIO_PIN_SET);
 8003f34:	2201      	movs	r2, #1
 8003f36:	2170      	movs	r1, #112	@ 0x70
 8003f38:	4805      	ldr	r0, [pc, #20]	@ (8003f50 <MX_GPIO_Init+0x150>)
 8003f3a:	f004 fcb5 	bl	80088a8 <HAL_GPIO_WritePin>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003f3e:	bf00      	nop
 8003f40:	3730      	adds	r7, #48	@ 0x30
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	58024400 	.word	0x58024400
 8003f4c:	58021000 	.word	0x58021000
 8003f50:	58020000 	.word	0x58020000

08003f54 <BSP_PB_Callback>:

/* USER CODE BEGIN 4 */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	71fb      	strb	r3, [r7, #7]
	static int on = 0;
	if (on == 0)
 8003f5e:	4b2b      	ldr	r3, [pc, #172]	@ (800400c <BSP_PB_Callback+0xb8>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d115      	bne.n	8003f92 <BSP_PB_Callback+0x3e>
	{
		speed[0] = 3;
 8003f66:	492a      	ldr	r1, [pc, #168]	@ (8004010 <BSP_PB_Callback+0xbc>)
 8003f68:	f04f 0200 	mov.w	r2, #0
 8003f6c:	4b29      	ldr	r3, [pc, #164]	@ (8004014 <BSP_PB_Callback+0xc0>)
 8003f6e:	e9c1 2300 	strd	r2, r3, [r1]
		speed[1] = 3;
 8003f72:	4927      	ldr	r1, [pc, #156]	@ (8004010 <BSP_PB_Callback+0xbc>)
 8003f74:	f04f 0200 	mov.w	r2, #0
 8003f78:	4b26      	ldr	r3, [pc, #152]	@ (8004014 <BSP_PB_Callback+0xc0>)
 8003f7a:	e9c1 2302 	strd	r2, r3, [r1, #8]
		speed[2] = 3;
 8003f7e:	4924      	ldr	r1, [pc, #144]	@ (8004010 <BSP_PB_Callback+0xbc>)
 8003f80:	f04f 0200 	mov.w	r2, #0
 8003f84:	4b23      	ldr	r3, [pc, #140]	@ (8004014 <BSP_PB_Callback+0xc0>)
 8003f86:	e9c1 2304 	strd	r2, r3, [r1, #16]
		on = 1;
 8003f8a:	4b20      	ldr	r3, [pc, #128]	@ (800400c <BSP_PB_Callback+0xb8>)
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	e035      	b.n	8003ffe <BSP_PB_Callback+0xaa>
	}
	else if (on == 1)
 8003f92:	4b1e      	ldr	r3, [pc, #120]	@ (800400c <BSP_PB_Callback+0xb8>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d115      	bne.n	8003fc6 <BSP_PB_Callback+0x72>
	{
		speed[0] = 6;
 8003f9a:	491d      	ldr	r1, [pc, #116]	@ (8004010 <BSP_PB_Callback+0xbc>)
 8003f9c:	f04f 0200 	mov.w	r2, #0
 8003fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8004018 <BSP_PB_Callback+0xc4>)
 8003fa2:	e9c1 2300 	strd	r2, r3, [r1]
		speed[1] = 6;
 8003fa6:	491a      	ldr	r1, [pc, #104]	@ (8004010 <BSP_PB_Callback+0xbc>)
 8003fa8:	f04f 0200 	mov.w	r2, #0
 8003fac:	4b1a      	ldr	r3, [pc, #104]	@ (8004018 <BSP_PB_Callback+0xc4>)
 8003fae:	e9c1 2302 	strd	r2, r3, [r1, #8]
		speed[2] = 6;
 8003fb2:	4917      	ldr	r1, [pc, #92]	@ (8004010 <BSP_PB_Callback+0xbc>)
 8003fb4:	f04f 0200 	mov.w	r2, #0
 8003fb8:	4b17      	ldr	r3, [pc, #92]	@ (8004018 <BSP_PB_Callback+0xc4>)
 8003fba:	e9c1 2304 	strd	r2, r3, [r1, #16]
		on = 2;
 8003fbe:	4b13      	ldr	r3, [pc, #76]	@ (800400c <BSP_PB_Callback+0xb8>)
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	601a      	str	r2, [r3, #0]
 8003fc4:	e01b      	b.n	8003ffe <BSP_PB_Callback+0xaa>
	}
	else if (on == 2)
 8003fc6:	4b11      	ldr	r3, [pc, #68]	@ (800400c <BSP_PB_Callback+0xb8>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d117      	bne.n	8003ffe <BSP_PB_Callback+0xaa>
	{
		speed[0] = 0;
 8003fce:	4910      	ldr	r1, [pc, #64]	@ (8004010 <BSP_PB_Callback+0xbc>)
 8003fd0:	f04f 0200 	mov.w	r2, #0
 8003fd4:	f04f 0300 	mov.w	r3, #0
 8003fd8:	e9c1 2300 	strd	r2, r3, [r1]
		speed[1] = 0;
 8003fdc:	490c      	ldr	r1, [pc, #48]	@ (8004010 <BSP_PB_Callback+0xbc>)
 8003fde:	f04f 0200 	mov.w	r2, #0
 8003fe2:	f04f 0300 	mov.w	r3, #0
 8003fe6:	e9c1 2302 	strd	r2, r3, [r1, #8]
		speed[2] = 0;
 8003fea:	4909      	ldr	r1, [pc, #36]	@ (8004010 <BSP_PB_Callback+0xbc>)
 8003fec:	f04f 0200 	mov.w	r2, #0
 8003ff0:	f04f 0300 	mov.w	r3, #0
 8003ff4:	e9c1 2304 	strd	r2, r3, [r1, #16]
		on = 0;
 8003ff8:	4b04      	ldr	r3, [pc, #16]	@ (800400c <BSP_PB_Callback+0xb8>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, NEUTRAL);
		on = 0;
	}*/


	BSP_LED_Toggle(LED_RED);
 8003ffe:	2002      	movs	r0, #2
 8004000:	f001 fc0c 	bl	800581c <BSP_LED_Toggle>
}
 8004004:	bf00      	nop
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	240007a8 	.word	0x240007a8
 8004010:	24000440 	.word	0x24000440
 8004014:	40080000 	.word	0x40080000
 8004018:	40180000 	.word	0x40180000
 800401c:	00000000 	.word	0x00000000

08004020 <enc>:
double x[3] = {0},xd[5] = {0},u_out[3] = {0};
double vd[3] = {0};
static void enc(double dt, double rpm[3])
{
 8004020:	b480      	push	{r7}
 8004022:	b08b      	sub	sp, #44	@ 0x2c
 8004024:	af00      	add	r7, sp, #0
 8004026:	ed87 0b02 	vstr	d0, [r7, #8]
 800402a:	6078      	str	r0, [r7, #4]
	int32_t cnt1	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim3);
 800402c:	4b38      	ldr	r3, [pc, #224]	@ (8004110 <enc+0xf0>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004032:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t delta1 = cnt1 - CNT_MID;
 8004034:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800403a:	1a9b      	subs	r3, r3, r2
 800403c:	623b      	str	r3, [r7, #32]
	__HAL_TIM_SET_COUNTER(&htim3, CNT_MID);
 800403e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004042:	4b33      	ldr	r3, [pc, #204]	@ (8004110 <enc+0xf0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	625a      	str	r2, [r3, #36]	@ 0x24

	int32_t cnt2	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim4);
 8004048:	4b32      	ldr	r3, [pc, #200]	@ (8004114 <enc+0xf4>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800404e:	61fb      	str	r3, [r7, #28]
	int32_t delta2 = cnt2 - CNT_MID;
 8004050:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	1a9b      	subs	r3, r3, r2
 8004058:	61bb      	str	r3, [r7, #24]
	__HAL_TIM_SET_COUNTER(&htim4, CNT_MID);
 800405a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800405e:	4b2d      	ldr	r3, [pc, #180]	@ (8004114 <enc+0xf4>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	625a      	str	r2, [r3, #36]	@ 0x24

	int32_t cnt3	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim8);
 8004064:	4b2c      	ldr	r3, [pc, #176]	@ (8004118 <enc+0xf8>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406a:	617b      	str	r3, [r7, #20]
	int32_t delta3 = cnt3 - CNT_MID;
 800406c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	1a9b      	subs	r3, r3, r2
 8004074:	613b      	str	r3, [r7, #16]
	__HAL_TIM_SET_COUNTER(&htim8, CNT_MID);
 8004076:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800407a:	4b27      	ldr	r3, [pc, #156]	@ (8004118 <enc+0xf8>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	625a      	str	r2, [r3, #36]	@ 0x24

	rpm[0] = (delta1 * 60) / (CPR * dt);
 8004080:	6a3a      	ldr	r2, [r7, #32]
 8004082:	4613      	mov	r3, r2
 8004084:	011b      	lsls	r3, r3, #4
 8004086:	1a9b      	subs	r3, r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	ee07 3a90 	vmov	s15, r3
 800408e:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8004092:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 8004108 <enc+0xe8>
 8004096:	ed97 7b02 	vldr	d7, [r7, #8]
 800409a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800409e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	ed83 7b00 	vstr	d7, [r3]
	rpm[1] = (delta2 * 60) / (CPR * dt);
 80040a8:	69ba      	ldr	r2, [r7, #24]
 80040aa:	4613      	mov	r3, r2
 80040ac:	011b      	lsls	r3, r3, #4
 80040ae:	1a9b      	subs	r3, r3, r2
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	ee07 3a90 	vmov	s15, r3
 80040b6:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80040ba:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8004108 <enc+0xe8>
 80040be:	ed97 7b02 	vldr	d7, [r7, #8]
 80040c2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	3308      	adds	r3, #8
 80040ca:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80040ce:	ed83 7b00 	vstr	d7, [r3]
	rpm[2] = (delta3 * 60) / (CPR * dt);
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	4613      	mov	r3, r2
 80040d6:	011b      	lsls	r3, r3, #4
 80040d8:	1a9b      	subs	r3, r3, r2
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	ee07 3a90 	vmov	s15, r3
 80040e0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80040e4:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 8004108 <enc+0xe8>
 80040e8:	ed97 7b02 	vldr	d7, [r7, #8]
 80040ec:	ee26 6b07 	vmul.f64	d6, d6, d7
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	3310      	adds	r3, #16
 80040f4:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80040f8:	ed83 7b00 	vstr	d7, [r3]

}
 80040fc:	bf00      	nop
 80040fe:	372c      	adds	r7, #44	@ 0x2c
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr
 8004108:	00000000 	.word	0x00000000
 800410c:	4095e000 	.word	0x4095e000
 8004110:	2400050c 	.word	0x2400050c
 8004114:	24000558 	.word	0x24000558
 8004118:	240005a4 	.word	0x240005a4
 800411c:	00000000 	.word	0x00000000

08004120 <remote>:
#include "math.h"
double yaw = 0,yawrate = 0,ax = 0,ay = 0,az = 0;
static int counter = 0;
static double twopion60 = 2*M_PI/60;
void remote(void *argument)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b08c      	sub	sp, #48	@ 0x30
 8004124:	af02      	add	r7, sp, #8
 8004126:	6078      	str	r0, [r7, #4]
	int tick = 10;
 8004128:	230a      	movs	r3, #10
 800412a:	623b      	str	r3, [r7, #32]
	const TickType_t period = pdMS_TO_TICKS(tick); // 100 Hz
 800412c:	6a3b      	ldr	r3, [r7, #32]
 800412e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004132:	fb02 f303 	mul.w	r3, r2, r3
 8004136:	4a3a      	ldr	r2, [pc, #232]	@ (8004220 <remote+0x100>)
 8004138:	fba2 2303 	umull	r2, r3, r2, r3
 800413c:	099b      	lsrs	r3, r3, #6
 800413e:	61fb      	str	r3, [r7, #28]
	TickType_t lastWakeTime = xTaskGetTickCount();
 8004140:	f00e fc6e 	bl	8012a20 <xTaskGetTickCount>
 8004144:	4603      	mov	r3, r0
 8004146:	60bb      	str	r3, [r7, #8]
  const TickType_t posePeriod = pdMS_TO_TICKS(200); // 5 Hz pose heartbeat
 8004148:	23c8      	movs	r3, #200	@ 0xc8
 800414a:	61bb      	str	r3, [r7, #24]
  TickType_t lastPoseTick = xTaskGetTickCount();
 800414c:	f00e fc68 	bl	8012a20 <xTaskGetTickCount>
 8004150:	6278      	str	r0, [r7, #36]	@ 0x24

    const float dt = (float)(period * portTICK_PERIOD_MS) * 1e-3f;
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	ee07 3a90 	vmov	s15, r3
 8004158:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800415c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8004224 <remote+0x104>
 8004160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004164:	edc7 7a05 	vstr	s15, [r7, #20]
	
    //CMD_Send("Remote task started\n");
	uint16_t loop_cnt = 0;
 8004168:	2300      	movs	r3, #0
 800416a:	827b      	strh	r3, [r7, #18]
	for (;;)
	{
	    vTaskDelayUntil(&lastWakeTime, period);
 800416c:	f107 0308 	add.w	r3, r7, #8
 8004170:	69f9      	ldr	r1, [r7, #28]
 8004172:	4618      	mov	r0, r3
 8004174:	f00e fa82 	bl	801267c <vTaskDelayUntil>
	    
	    static double rpm[3] = {0};

	    // Get IMU data with linear acceleration (gravity compensated)
	    BNO_RVC_UpdateMain(&yaw, &yawrate, &ax, &ay, &az);
 8004178:	4b2b      	ldr	r3, [pc, #172]	@ (8004228 <remote+0x108>)
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	4b2b      	ldr	r3, [pc, #172]	@ (800422c <remote+0x10c>)
 800417e:	4a2c      	ldr	r2, [pc, #176]	@ (8004230 <remote+0x110>)
 8004180:	492c      	ldr	r1, [pc, #176]	@ (8004234 <remote+0x114>)
 8004182:	482d      	ldr	r0, [pc, #180]	@ (8004238 <remote+0x118>)
 8004184:	f7fc ff5c 	bl	8001040 <BNO_RVC_UpdateMain>

	    enc(dt,rpm);
 8004188:	edd7 7a05 	vldr	s15, [r7, #20]
 800418c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004190:	482a      	ldr	r0, [pc, #168]	@ (800423c <remote+0x11c>)
 8004192:	eeb0 0b47 	vmov.f64	d0, d7
 8004196:	f7ff ff43 	bl	8004020 <enc>
	    
	    // Use manual velocity commands
	    vd[0] = vxd;
 800419a:	4b29      	ldr	r3, [pc, #164]	@ (8004240 <remote+0x120>)
 800419c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a0:	4928      	ldr	r1, [pc, #160]	@ (8004244 <remote+0x124>)
 80041a2:	e9c1 2300 	strd	r2, r3, [r1]
	    vd[1] = vyd;
 80041a6:	4b28      	ldr	r3, [pc, #160]	@ (8004248 <remote+0x128>)
 80041a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ac:	4925      	ldr	r1, [pc, #148]	@ (8004244 <remote+0x124>)
 80041ae:	e9c1 2302 	strd	r2, r3, [r1, #8]
	    vd[2] = yawrated;
 80041b2:	4b26      	ldr	r3, [pc, #152]	@ (800424c <remote+0x12c>)
 80041b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b8:	4922      	ldr	r1, [pc, #136]	@ (8004244 <remote+0x124>)
 80041ba:	e9c1 2304 	strd	r2, r3, [r1, #16]
	    x[2] = yaw*pion180;
 80041be:	4b1e      	ldr	r3, [pc, #120]	@ (8004238 <remote+0x118>)
 80041c0:	ed93 7b00 	vldr	d7, [r3]
 80041c4:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 8004218 <remote+0xf8>
 80041c8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80041cc:	4b20      	ldr	r3, [pc, #128]	@ (8004250 <remote+0x130>)
 80041ce:	ed83 7b04 	vstr	d7, [r3, #16]
	    Controller_Step(x, xd, vd, 0, dt);  // selector=0 for velocity control
 80041d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80041d6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041da:	eeb0 0b47 	vmov.f64	d0, d7
 80041de:	2300      	movs	r3, #0
 80041e0:	4a18      	ldr	r2, [pc, #96]	@ (8004244 <remote+0x124>)
 80041e2:	491c      	ldr	r1, [pc, #112]	@ (8004254 <remote+0x134>)
 80041e4:	481a      	ldr	r0, [pc, #104]	@ (8004250 <remote+0x130>)
 80041e6:	f7fe f82b 	bl	8002240 <Controller_Step>
	    
	    PWM(rpm,dt);
 80041ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80041ee:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041f2:	eeb0 0b47 	vmov.f64	d0, d7
 80041f6:	4811      	ldr	r0, [pc, #68]	@ (800423c <remote+0x11c>)
 80041f8:	f7fd f83e 	bl	8001278 <PWM>

      // Push zero pose to Pi5 at 5 Hz to keep link alive and avoid stale data
      TickType_t nowTick = xTaskGetTickCount();
 80041fc:	f00e fc10 	bl	8012a20 <xTaskGetTickCount>
 8004200:	60f8      	str	r0, [r7, #12]
      if ((nowTick - lastPoseTick) >= posePeriod)
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	69ba      	ldr	r2, [r7, #24]
 800420a:	429a      	cmp	r2, r3
 800420c:	d8ae      	bhi.n	800416c <remote+0x4c>
      {
      	UDP_Client_SendZeroPose();
 800420e:	f000 fe3b 	bl	8004e88 <UDP_Client_SendZeroPose>
      	lastPoseTick = nowTick;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	627b      	str	r3, [r7, #36]	@ 0x24
	{
 8004216:	e7a9      	b.n	800416c <remote+0x4c>
 8004218:	a226e211 	.word	0xa226e211
 800421c:	3f91df46 	.word	0x3f91df46
 8004220:	10624dd3 	.word	0x10624dd3
 8004224:	3a83126f 	.word	0x3a83126f
 8004228:	240007a0 	.word	0x240007a0
 800422c:	24000798 	.word	0x24000798
 8004230:	24000790 	.word	0x24000790
 8004234:	24000788 	.word	0x24000788
 8004238:	24000780 	.word	0x24000780
 800423c:	240007b0 	.word	0x240007b0
 8004240:	24000458 	.word	0x24000458
 8004244:	24000768 	.word	0x24000768
 8004248:	24000460 	.word	0x24000460
 800424c:	24000468 	.word	0x24000468
 8004250:	24000728 	.word	0x24000728
 8004254:	24000740 	.word	0x24000740

08004258 <_write>:

		vTaskDelayUntil(&lastWakeTime, period);
	}
}

int _write(int file, char *ptr, int len) {
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hcom_uart[COM1], (uint8_t*)ptr, len, 50);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	b29a      	uxth	r2, r3
 8004268:	2332      	movs	r3, #50	@ 0x32
 800426a:	68b9      	ldr	r1, [r7, #8]
 800426c:	4803      	ldr	r0, [pc, #12]	@ (800427c <_write+0x24>)
 800426e:	f008 fa35 	bl	800c6dc <HAL_UART_Transmit>
    return len;
 8004272:	687b      	ldr	r3, [r7, #4]
}
 8004274:	4618      	mov	r0, r3
 8004276:	3710      	adds	r7, #16
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	24000c50 	.word	0x24000c50

08004280 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8004288:	f00a fe22 	bl	800eed0 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
   for(;;)
  {

	  BSP_LED_Toggle(LED_GREEN);
 800428c:	2000      	movs	r0, #0
 800428e:	f001 fac5 	bl	800581c <BSP_LED_Toggle>
	  osDelay(333);
 8004292:	f240 104d 	movw	r0, #333	@ 0x14d
 8004296:	f00b fe06 	bl	800fea6 <osDelay>
	  BSP_LED_Toggle(LED_GREEN);
 800429a:	bf00      	nop
 800429c:	e7f6      	b.n	800428c <StartDefaultTask+0xc>

0800429e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800429e:	b480      	push	{r7}
 80042a0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80042a2:	b672      	cpsid	i
}
 80042a4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80042a6:	bf00      	nop
 80042a8:	e7fd      	b.n	80042a6 <Error_Handler+0x8>
	...

080042ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042b2:	4b0c      	ldr	r3, [pc, #48]	@ (80042e4 <HAL_MspInit+0x38>)
 80042b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042b8:	4a0a      	ldr	r2, [pc, #40]	@ (80042e4 <HAL_MspInit+0x38>)
 80042ba:	f043 0302 	orr.w	r3, r3, #2
 80042be:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80042c2:	4b08      	ldr	r3, [pc, #32]	@ (80042e4 <HAL_MspInit+0x38>)
 80042c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042c8:	f003 0302 	and.w	r3, r3, #2
 80042cc:	607b      	str	r3, [r7, #4]
 80042ce:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80042d0:	2200      	movs	r2, #0
 80042d2:	210f      	movs	r1, #15
 80042d4:	f06f 0001 	mvn.w	r0, #1
 80042d8:	f001 fd9d 	bl	8005e16 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042dc:	bf00      	nop
 80042de:	3708      	adds	r7, #8
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	58024400 	.word	0x58024400

080042e8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042f8:	d10e      	bne.n	8004318 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80042fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004324 <HAL_TIM_PWM_MspInit+0x3c>)
 80042fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004300:	4a08      	ldr	r2, [pc, #32]	@ (8004324 <HAL_TIM_PWM_MspInit+0x3c>)
 8004302:	f043 0301 	orr.w	r3, r3, #1
 8004306:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800430a:	4b06      	ldr	r3, [pc, #24]	@ (8004324 <HAL_TIM_PWM_MspInit+0x3c>)
 800430c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	60fb      	str	r3, [r7, #12]
 8004316:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8004318:	bf00      	nop
 800431a:	3714      	adds	r7, #20
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr
 8004324:	58024400 	.word	0x58024400

08004328 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b08e      	sub	sp, #56	@ 0x38
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004330:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004334:	2200      	movs	r2, #0
 8004336:	601a      	str	r2, [r3, #0]
 8004338:	605a      	str	r2, [r3, #4]
 800433a:	609a      	str	r2, [r3, #8]
 800433c:	60da      	str	r2, [r3, #12]
 800433e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a5e      	ldr	r2, [pc, #376]	@ (80044c0 <HAL_TIM_Encoder_MspInit+0x198>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d14d      	bne.n	80043e6 <HAL_TIM_Encoder_MspInit+0xbe>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800434a:	4b5e      	ldr	r3, [pc, #376]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 800434c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004350:	4a5c      	ldr	r2, [pc, #368]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004352:	f043 0302 	orr.w	r3, r3, #2
 8004356:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800435a:	4b5a      	ldr	r3, [pc, #360]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 800435c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	623b      	str	r3, [r7, #32]
 8004366:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004368:	4b56      	ldr	r3, [pc, #344]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 800436a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800436e:	4a55      	ldr	r2, [pc, #340]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004370:	f043 0301 	orr.w	r3, r3, #1
 8004374:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004378:	4b52      	ldr	r3, [pc, #328]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 800437a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800437e:	f003 0301 	and.w	r3, r3, #1
 8004382:	61fb      	str	r3, [r7, #28]
 8004384:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004386:	4b4f      	ldr	r3, [pc, #316]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004388:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800438c:	4a4d      	ldr	r2, [pc, #308]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 800438e:	f043 0302 	orr.w	r3, r3, #2
 8004392:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004396:	4b4b      	ldr	r3, [pc, #300]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	61bb      	str	r3, [r7, #24]
 80043a2:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC1_1_Pin;
 80043a4:	2340      	movs	r3, #64	@ 0x40
 80043a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043a8:	2302      	movs	r3, #2
 80043aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043ac:	2300      	movs	r3, #0
 80043ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043b0:	2300      	movs	r3, #0
 80043b2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80043b4:	2302      	movs	r3, #2
 80043b6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENC1_1_GPIO_Port, &GPIO_InitStruct);
 80043b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043bc:	4619      	mov	r1, r3
 80043be:	4842      	ldr	r0, [pc, #264]	@ (80044c8 <HAL_TIM_Encoder_MspInit+0x1a0>)
 80043c0:	f004 f8c2 	bl	8008548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC1_2_Pin;
 80043c4:	2320      	movs	r3, #32
 80043c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043c8:	2302      	movs	r3, #2
 80043ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043cc:	2300      	movs	r3, #0
 80043ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043d0:	2300      	movs	r3, #0
 80043d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80043d4:	2302      	movs	r3, #2
 80043d6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ENC1_2_GPIO_Port, &GPIO_InitStruct);
 80043d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043dc:	4619      	mov	r1, r3
 80043de:	483b      	ldr	r0, [pc, #236]	@ (80044cc <HAL_TIM_Encoder_MspInit+0x1a4>)
 80043e0:	f004 f8b2 	bl	8008548 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80043e4:	e067      	b.n	80044b6 <HAL_TIM_Encoder_MspInit+0x18e>
  else if(htim_encoder->Instance==TIM4)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a39      	ldr	r2, [pc, #228]	@ (80044d0 <HAL_TIM_Encoder_MspInit+0x1a8>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d12f      	bne.n	8004450 <HAL_TIM_Encoder_MspInit+0x128>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80043f0:	4b34      	ldr	r3, [pc, #208]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 80043f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80043f6:	4a33      	ldr	r2, [pc, #204]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 80043f8:	f043 0304 	orr.w	r3, r3, #4
 80043fc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004400:	4b30      	ldr	r3, [pc, #192]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004402:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004406:	f003 0304 	and.w	r3, r3, #4
 800440a:	617b      	str	r3, [r7, #20]
 800440c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800440e:	4b2d      	ldr	r3, [pc, #180]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004414:	4a2b      	ldr	r2, [pc, #172]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004416:	f043 0308 	orr.w	r3, r3, #8
 800441a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800441e:	4b29      	ldr	r3, [pc, #164]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004424:	f003 0308 	and.w	r3, r3, #8
 8004428:	613b      	str	r3, [r7, #16]
 800442a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENC2_1_Pin|ENC2_2_Pin;
 800442c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8004430:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004432:	2302      	movs	r3, #2
 8004434:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004436:	2300      	movs	r3, #0
 8004438:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800443a:	2300      	movs	r3, #0
 800443c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800443e:	2302      	movs	r3, #2
 8004440:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004442:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004446:	4619      	mov	r1, r3
 8004448:	4822      	ldr	r0, [pc, #136]	@ (80044d4 <HAL_TIM_Encoder_MspInit+0x1ac>)
 800444a:	f004 f87d 	bl	8008548 <HAL_GPIO_Init>
}
 800444e:	e032      	b.n	80044b6 <HAL_TIM_Encoder_MspInit+0x18e>
  else if(htim_encoder->Instance==TIM8)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a20      	ldr	r2, [pc, #128]	@ (80044d8 <HAL_TIM_Encoder_MspInit+0x1b0>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d12d      	bne.n	80044b6 <HAL_TIM_Encoder_MspInit+0x18e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800445a:	4b1a      	ldr	r3, [pc, #104]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 800445c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004460:	4a18      	ldr	r2, [pc, #96]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004462:	f043 0302 	orr.w	r3, r3, #2
 8004466:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800446a:	4b16      	ldr	r3, [pc, #88]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 800446c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004470:	f003 0302 	and.w	r3, r3, #2
 8004474:	60fb      	str	r3, [r7, #12]
 8004476:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004478:	4b12      	ldr	r3, [pc, #72]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 800447a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800447e:	4a11      	ldr	r2, [pc, #68]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 8004480:	f043 0304 	orr.w	r3, r3, #4
 8004484:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004488:	4b0e      	ldr	r3, [pc, #56]	@ (80044c4 <HAL_TIM_Encoder_MspInit+0x19c>)
 800448a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800448e:	f003 0304 	and.w	r3, r3, #4
 8004492:	60bb      	str	r3, [r7, #8]
 8004494:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC3_1_Pin|ENC3_2_Pin;
 8004496:	23c0      	movs	r3, #192	@ 0xc0
 8004498:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800449a:	2302      	movs	r3, #2
 800449c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800449e:	2300      	movs	r3, #0
 80044a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044a2:	2300      	movs	r3, #0
 80044a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80044a6:	2303      	movs	r3, #3
 80044a8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044ae:	4619      	mov	r1, r3
 80044b0:	480a      	ldr	r0, [pc, #40]	@ (80044dc <HAL_TIM_Encoder_MspInit+0x1b4>)
 80044b2:	f004 f849 	bl	8008548 <HAL_GPIO_Init>
}
 80044b6:	bf00      	nop
 80044b8:	3738      	adds	r7, #56	@ 0x38
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40000400 	.word	0x40000400
 80044c4:	58024400 	.word	0x58024400
 80044c8:	58020000 	.word	0x58020000
 80044cc:	58020400 	.word	0x58020400
 80044d0:	40000800 	.word	0x40000800
 80044d4:	58020c00 	.word	0x58020c00
 80044d8:	40010400 	.word	0x40010400
 80044dc:	58020800 	.word	0x58020800

080044e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b08a      	sub	sp, #40	@ 0x28
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044e8:	f107 0314 	add.w	r3, r7, #20
 80044ec:	2200      	movs	r2, #0
 80044ee:	601a      	str	r2, [r3, #0]
 80044f0:	605a      	str	r2, [r3, #4]
 80044f2:	609a      	str	r2, [r3, #8]
 80044f4:	60da      	str	r2, [r3, #12]
 80044f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004500:	d13e      	bne.n	8004580 <HAL_TIM_MspPostInit+0xa0>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004502:	4b21      	ldr	r3, [pc, #132]	@ (8004588 <HAL_TIM_MspPostInit+0xa8>)
 8004504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004508:	4a1f      	ldr	r2, [pc, #124]	@ (8004588 <HAL_TIM_MspPostInit+0xa8>)
 800450a:	f043 0301 	orr.w	r3, r3, #1
 800450e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004512:	4b1d      	ldr	r3, [pc, #116]	@ (8004588 <HAL_TIM_MspPostInit+0xa8>)
 8004514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004518:	f003 0301 	and.w	r3, r3, #1
 800451c:	613b      	str	r3, [r7, #16]
 800451e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004520:	4b19      	ldr	r3, [pc, #100]	@ (8004588 <HAL_TIM_MspPostInit+0xa8>)
 8004522:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004526:	4a18      	ldr	r2, [pc, #96]	@ (8004588 <HAL_TIM_MspPostInit+0xa8>)
 8004528:	f043 0302 	orr.w	r3, r3, #2
 800452c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004530:	4b15      	ldr	r3, [pc, #84]	@ (8004588 <HAL_TIM_MspPostInit+0xa8>)
 8004532:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	60fb      	str	r3, [r7, #12]
 800453c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PWM1_Pin;
 800453e:	2301      	movs	r3, #1
 8004540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004542:	2302      	movs	r3, #2
 8004544:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004546:	2300      	movs	r3, #0
 8004548:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800454a:	2300      	movs	r3, #0
 800454c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800454e:	2301      	movs	r3, #1
 8004550:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM1_GPIO_Port, &GPIO_InitStruct);
 8004552:	f107 0314 	add.w	r3, r7, #20
 8004556:	4619      	mov	r1, r3
 8004558:	480c      	ldr	r0, [pc, #48]	@ (800458c <HAL_TIM_MspPostInit+0xac>)
 800455a:	f003 fff5 	bl	8008548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM3_Pin|PWM2_Pin;
 800455e:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8004562:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004564:	2302      	movs	r3, #2
 8004566:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004568:	2300      	movs	r3, #0
 800456a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800456c:	2300      	movs	r3, #0
 800456e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004570:	2301      	movs	r3, #1
 8004572:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004574:	f107 0314 	add.w	r3, r7, #20
 8004578:	4619      	mov	r1, r3
 800457a:	4805      	ldr	r0, [pc, #20]	@ (8004590 <HAL_TIM_MspPostInit+0xb0>)
 800457c:	f003 ffe4 	bl	8008548 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004580:	bf00      	nop
 8004582:	3728      	adds	r7, #40	@ 0x28
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	58024400 	.word	0x58024400
 800458c:	58020000 	.word	0x58020000
 8004590:	58020400 	.word	0x58020400

08004594 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b0be      	sub	sp, #248	@ 0xf8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800459c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80045a0:	2200      	movs	r2, #0
 80045a2:	601a      	str	r2, [r3, #0]
 80045a4:	605a      	str	r2, [r3, #4]
 80045a6:	609a      	str	r2, [r3, #8]
 80045a8:	60da      	str	r2, [r3, #12]
 80045aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80045ac:	f107 0320 	add.w	r3, r7, #32
 80045b0:	22c0      	movs	r2, #192	@ 0xc0
 80045b2:	2100      	movs	r1, #0
 80045b4:	4618      	mov	r0, r3
 80045b6:	f018 ff59 	bl	801d46c <memset>
  if(huart->Instance==USART1)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a71      	ldr	r2, [pc, #452]	@ (8004784 <HAL_UART_MspInit+0x1f0>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d164      	bne.n	800468e <HAL_UART_MspInit+0xfa>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80045c4:	f04f 0201 	mov.w	r2, #1
 80045c8:	f04f 0300 	mov.w	r3, #0
 80045cc:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80045d0:	2300      	movs	r3, #0
 80045d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80045d6:	f107 0320 	add.w	r3, r7, #32
 80045da:	4618      	mov	r0, r3
 80045dc:	f005 fa2a 	bl	8009a34 <HAL_RCCEx_PeriphCLKConfig>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80045e6:	f7ff fe5a 	bl	800429e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80045ea:	4b67      	ldr	r3, [pc, #412]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 80045ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045f0:	4a65      	ldr	r2, [pc, #404]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 80045f2:	f043 0310 	orr.w	r3, r3, #16
 80045f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80045fa:	4b63      	ldr	r3, [pc, #396]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 80045fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004600:	f003 0310 	and.w	r3, r3, #16
 8004604:	61fb      	str	r3, [r7, #28]
 8004606:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004608:	4b5f      	ldr	r3, [pc, #380]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 800460a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800460e:	4a5e      	ldr	r2, [pc, #376]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 8004610:	f043 0302 	orr.w	r3, r3, #2
 8004614:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004618:	4b5b      	ldr	r3, [pc, #364]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 800461a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800461e:	f003 0302 	and.w	r3, r3, #2
 8004622:	61bb      	str	r3, [r7, #24]
 8004624:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = BT_RX_Pin;
 8004626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800462a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800462e:	2302      	movs	r3, #2
 8004630:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004634:	2300      	movs	r3, #0
 8004636:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800463a:	2300      	movs	r3, #0
 800463c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004640:	2304      	movs	r3, #4
 8004642:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(BT_RX_GPIO_Port, &GPIO_InitStruct);
 8004646:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800464a:	4619      	mov	r1, r3
 800464c:	484f      	ldr	r0, [pc, #316]	@ (800478c <HAL_UART_MspInit+0x1f8>)
 800464e:	f003 ff7b 	bl	8008548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BT_TX_Pin;
 8004652:	2340      	movs	r3, #64	@ 0x40
 8004654:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004658:	2302      	movs	r3, #2
 800465a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800465e:	2300      	movs	r3, #0
 8004660:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004664:	2300      	movs	r3, #0
 8004666:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800466a:	2307      	movs	r3, #7
 800466c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(BT_TX_GPIO_Port, &GPIO_InitStruct);
 8004670:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004674:	4619      	mov	r1, r3
 8004676:	4845      	ldr	r0, [pc, #276]	@ (800478c <HAL_UART_MspInit+0x1f8>)
 8004678:	f003 ff66 	bl	8008548 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800467c:	2200      	movs	r2, #0
 800467e:	2105      	movs	r1, #5
 8004680:	2025      	movs	r0, #37	@ 0x25
 8004682:	f001 fbc8 	bl	8005e16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004686:	2025      	movs	r0, #37	@ 0x25
 8004688:	f001 fbdf 	bl	8005e4a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800468c:	e076      	b.n	800477c <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a3f      	ldr	r2, [pc, #252]	@ (8004790 <HAL_UART_MspInit+0x1fc>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d171      	bne.n	800477c <HAL_UART_MspInit+0x1e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004698:	f04f 0202 	mov.w	r2, #2
 800469c:	f04f 0300 	mov.w	r3, #0
 80046a0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80046a4:	2300      	movs	r3, #0
 80046a6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80046aa:	f107 0320 	add.w	r3, r7, #32
 80046ae:	4618      	mov	r0, r3
 80046b0:	f005 f9c0 	bl	8009a34 <HAL_RCCEx_PeriphCLKConfig>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <HAL_UART_MspInit+0x12a>
      Error_Handler();
 80046ba:	f7ff fdf0 	bl	800429e <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80046be:	4b32      	ldr	r3, [pc, #200]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 80046c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046c4:	4a30      	ldr	r2, [pc, #192]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 80046c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80046ce:	4b2e      	ldr	r3, [pc, #184]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 80046d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d8:	617b      	str	r3, [r7, #20]
 80046da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046dc:	4b2a      	ldr	r3, [pc, #168]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 80046de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046e2:	4a29      	ldr	r2, [pc, #164]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 80046e4:	f043 0301 	orr.w	r3, r3, #1
 80046e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80046ec:	4b26      	ldr	r3, [pc, #152]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 80046ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	613b      	str	r3, [r7, #16]
 80046f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80046fa:	4b23      	ldr	r3, [pc, #140]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 80046fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004700:	4a21      	ldr	r2, [pc, #132]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 8004702:	f043 0308 	orr.w	r3, r3, #8
 8004706:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800470a:	4b1f      	ldr	r3, [pc, #124]	@ (8004788 <HAL_UART_MspInit+0x1f4>)
 800470c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004710:	f003 0308 	and.w	r3, r3, #8
 8004714:	60fb      	str	r3, [r7, #12]
 8004716:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMU_RX_Pin;
 8004718:	2308      	movs	r3, #8
 800471a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800471e:	2302      	movs	r3, #2
 8004720:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004724:	2300      	movs	r3, #0
 8004726:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800472a:	2300      	movs	r3, #0
 800472c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004730:	2307      	movs	r3, #7
 8004732:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(IMU_RX_GPIO_Port, &GPIO_InitStruct);
 8004736:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800473a:	4619      	mov	r1, r3
 800473c:	4815      	ldr	r0, [pc, #84]	@ (8004794 <HAL_UART_MspInit+0x200>)
 800473e:	f003 ff03 	bl	8008548 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IMU_TX_Pin;
 8004742:	2320      	movs	r3, #32
 8004744:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004748:	2302      	movs	r3, #2
 800474a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800474e:	2300      	movs	r3, #0
 8004750:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004754:	2300      	movs	r3, #0
 8004756:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800475a:	2307      	movs	r3, #7
 800475c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(IMU_TX_GPIO_Port, &GPIO_InitStruct);
 8004760:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004764:	4619      	mov	r1, r3
 8004766:	480c      	ldr	r0, [pc, #48]	@ (8004798 <HAL_UART_MspInit+0x204>)
 8004768:	f003 feee 	bl	8008548 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800476c:	2200      	movs	r2, #0
 800476e:	2105      	movs	r1, #5
 8004770:	2026      	movs	r0, #38	@ 0x26
 8004772:	f001 fb50 	bl	8005e16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004776:	2026      	movs	r0, #38	@ 0x26
 8004778:	f001 fb67 	bl	8005e4a <HAL_NVIC_EnableIRQ>
}
 800477c:	bf00      	nop
 800477e:	37f8      	adds	r7, #248	@ 0xf8
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	40011000 	.word	0x40011000
 8004788:	58024400 	.word	0x58024400
 800478c:	58020400 	.word	0x58020400
 8004790:	40004400 	.word	0x40004400
 8004794:	58020000 	.word	0x58020000
 8004798:	58020c00 	.word	0x58020c00

0800479c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80047a0:	bf00      	nop
 80047a2:	e7fd      	b.n	80047a0 <NMI_Handler+0x4>

080047a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047a8:	bf00      	nop
 80047aa:	e7fd      	b.n	80047a8 <HardFault_Handler+0x4>

080047ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80047ac:	b480      	push	{r7}
 80047ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80047b0:	bf00      	nop
 80047b2:	e7fd      	b.n	80047b0 <MemManage_Handler+0x4>

080047b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80047b4:	b480      	push	{r7}
 80047b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80047b8:	bf00      	nop
 80047ba:	e7fd      	b.n	80047b8 <BusFault_Handler+0x4>

080047bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80047bc:	b480      	push	{r7}
 80047be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80047c0:	bf00      	nop
 80047c2:	e7fd      	b.n	80047c0 <UsageFault_Handler+0x4>

080047c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047c4:	b480      	push	{r7}
 80047c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047c8:	bf00      	nop
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047d6:	f001 fa03 	bl	8005be0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80047da:	f00e fcaf 	bl	801313c <xTaskGetSchedulerState>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d001      	beq.n	80047e8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80047e4:	f00c fbd8 	bl	8010f98 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047e8:	bf00      	nop
 80047ea:	bd80      	pop	{r7, pc}

080047ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80047f0:	4802      	ldr	r0, [pc, #8]	@ (80047fc <USART1_IRQHandler+0x10>)
 80047f2:	f008 f84d 	bl	800c890 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80047f6:	bf00      	nop
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	240005f0 	.word	0x240005f0

08004800 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004804:	4802      	ldr	r0, [pc, #8]	@ (8004810 <USART2_IRQHandler+0x10>)
 8004806:	f008 f843 	bl	800c890 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800480a:	bf00      	nop
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	24000684 	.word	0x24000684

08004814 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8004818:	2000      	movs	r0, #0
 800481a:	f001 f89b 	bl	8005954 <BSP_PB_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_PIN_Pin);
 800481e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004822:	f004 f874 	bl	800890e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004826:	bf00      	nop
 8004828:	bd80      	pop	{r7, pc}
	...

0800482c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8004830:	4802      	ldr	r0, [pc, #8]	@ (800483c <ETH_IRQHandler+0x10>)
 8004832:	f002 fc6f 	bl	8007114 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8004836:	bf00      	nop
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	24000d68 	.word	0x24000d68

08004840 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004840:	b480      	push	{r7}
 8004842:	af00      	add	r7, sp, #0
  return 1;
 8004844:	2301      	movs	r3, #1
}
 8004846:	4618      	mov	r0, r3
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <_kill>:

int _kill(int pid, int sig)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800485a:	4b05      	ldr	r3, [pc, #20]	@ (8004870 <_kill+0x20>)
 800485c:	2216      	movs	r2, #22
 800485e:	601a      	str	r2, [r3, #0]
  return -1;
 8004860:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004864:	4618      	mov	r0, r3
 8004866:	370c      	adds	r7, #12
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	2401c968 	.word	0x2401c968

08004874 <_exit>:

void _exit (int status)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800487c:	f04f 31ff 	mov.w	r1, #4294967295
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f7ff ffe5 	bl	8004850 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004886:	bf00      	nop
 8004888:	e7fd      	b.n	8004886 <_exit+0x12>

0800488a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800488a:	b580      	push	{r7, lr}
 800488c:	b086      	sub	sp, #24
 800488e:	af00      	add	r7, sp, #0
 8004890:	60f8      	str	r0, [r7, #12]
 8004892:	60b9      	str	r1, [r7, #8]
 8004894:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004896:	2300      	movs	r3, #0
 8004898:	617b      	str	r3, [r7, #20]
 800489a:	e00a      	b.n	80048b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800489c:	f3af 8000 	nop.w
 80048a0:	4601      	mov	r1, r0
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	1c5a      	adds	r2, r3, #1
 80048a6:	60ba      	str	r2, [r7, #8]
 80048a8:	b2ca      	uxtb	r2, r1
 80048aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	3301      	adds	r3, #1
 80048b0:	617b      	str	r3, [r7, #20]
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	dbf0      	blt.n	800489c <_read+0x12>
  }

  return len;
 80048ba:	687b      	ldr	r3, [r7, #4]
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3718      	adds	r7, #24
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80048cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80048ec:	605a      	str	r2, [r3, #4]
  return 0;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	370c      	adds	r7, #12
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <_isatty>:

int _isatty(int file)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004904:	2301      	movs	r3, #1
}
 8004906:	4618      	mov	r0, r3
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004912:	b480      	push	{r7}
 8004914:	b085      	sub	sp, #20
 8004916:	af00      	add	r7, sp, #0
 8004918:	60f8      	str	r0, [r7, #12]
 800491a:	60b9      	str	r1, [r7, #8]
 800491c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	3714      	adds	r7, #20
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800492c:	b480      	push	{r7}
 800492e:	b087      	sub	sp, #28
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004934:	4a14      	ldr	r2, [pc, #80]	@ (8004988 <_sbrk+0x5c>)
 8004936:	4b15      	ldr	r3, [pc, #84]	@ (800498c <_sbrk+0x60>)
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004940:	4b13      	ldr	r3, [pc, #76]	@ (8004990 <_sbrk+0x64>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d102      	bne.n	800494e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004948:	4b11      	ldr	r3, [pc, #68]	@ (8004990 <_sbrk+0x64>)
 800494a:	4a12      	ldr	r2, [pc, #72]	@ (8004994 <_sbrk+0x68>)
 800494c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800494e:	4b10      	ldr	r3, [pc, #64]	@ (8004990 <_sbrk+0x64>)
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4413      	add	r3, r2
 8004956:	693a      	ldr	r2, [r7, #16]
 8004958:	429a      	cmp	r2, r3
 800495a:	d205      	bcs.n	8004968 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800495c:	4b0e      	ldr	r3, [pc, #56]	@ (8004998 <_sbrk+0x6c>)
 800495e:	220c      	movs	r2, #12
 8004960:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004962:	f04f 33ff 	mov.w	r3, #4294967295
 8004966:	e009      	b.n	800497c <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8004968:	4b09      	ldr	r3, [pc, #36]	@ (8004990 <_sbrk+0x64>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800496e:	4b08      	ldr	r3, [pc, #32]	@ (8004990 <_sbrk+0x64>)
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4413      	add	r3, r2
 8004976:	4a06      	ldr	r2, [pc, #24]	@ (8004990 <_sbrk+0x64>)
 8004978:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800497a:	68fb      	ldr	r3, [r7, #12]
}
 800497c:	4618      	mov	r0, r3
 800497e:	371c      	adds	r7, #28
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr
 8004988:	24080000 	.word	0x24080000
 800498c:	00000400 	.word	0x00000400
 8004990:	240007c8 	.word	0x240007c8
 8004994:	2401cad0 	.word	0x2401cad0
 8004998:	2401c968 	.word	0x2401c968

0800499c <time_elapsed>:
static TrajectoryKnot s_last_traj_knots[UDP_MAX_TRAJ_KNOTS];
static volatile uint16_t s_last_traj_count = 0;
static volatile bool s_last_traj_valid = false;

static bool time_elapsed(uint32_t now, uint32_t start, uint32_t interval_ms)
{
 800499c:	b480      	push	{r7}
 800499e:	b085      	sub	sp, #20
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	607a      	str	r2, [r7, #4]
    return (uint32_t)(now - start) >= interval_ms;
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	bf94      	ite	ls
 80049b4:	2301      	movls	r3, #1
 80049b6:	2300      	movhi	r3, #0
 80049b8:	b2db      	uxtb	r3, r3
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3714      	adds	r7, #20
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr

080049c6 <pack_message>:

static void pack_message(uint16_t msg_type, uint32_t seq, const void *payload, uint32_t payload_len, uint8_t *out_buffer)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b086      	sub	sp, #24
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	607a      	str	r2, [r7, #4]
 80049d0:	603b      	str	r3, [r7, #0]
 80049d2:	4603      	mov	r3, r0
 80049d4:	81fb      	strh	r3, [r7, #14]
    MessageHeader *hdr = (MessageHeader *)out_buffer;
 80049d6:	6a3b      	ldr	r3, [r7, #32]
 80049d8:	617b      	str	r3, [r7, #20]
    hdr->magic = MAGIC;
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	2200      	movs	r2, #0
 80049de:	f042 0249 	orr.w	r2, r2, #73	@ 0x49
 80049e2:	701a      	strb	r2, [r3, #0]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f042 024e 	orr.w	r2, r2, #78	@ 0x4e
 80049ea:	705a      	strb	r2, [r3, #1]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f042 024d 	orr.w	r2, r2, #77	@ 0x4d
 80049f2:	709a      	strb	r2, [r3, #2]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f042 024f 	orr.w	r2, r2, #79	@ 0x4f
 80049fa:	70da      	strb	r2, [r3, #3]
    hdr->version = VERSION;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f042 0201 	orr.w	r2, r2, #1
 8004a04:	711a      	strb	r2, [r3, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	715a      	strb	r2, [r3, #5]
    hdr->msg_type = msg_type;
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	89fa      	ldrh	r2, [r7, #14]
 8004a0e:	80da      	strh	r2, [r3, #6]
    hdr->seq = seq;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	609a      	str	r2, [r3, #8]
    hdr->t_ms = HAL_GetTick();
 8004a16:	f001 f8f7 	bl	8005c08 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	60da      	str	r2, [r3, #12]
    hdr->payload_len = payload_len;
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	683a      	ldr	r2, [r7, #0]
 8004a24:	611a      	str	r2, [r3, #16]
    hdr->crc32 = 0;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	751a      	strb	r2, [r3, #20]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	755a      	strb	r2, [r3, #21]
 8004a30:	2200      	movs	r2, #0
 8004a32:	759a      	strb	r2, [r3, #22]
 8004a34:	2200      	movs	r2, #0
 8004a36:	75da      	strb	r2, [r3, #23]

    if (payload_len > 0 && payload != NULL)
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d009      	beq.n	8004a52 <pack_message+0x8c>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d006      	beq.n	8004a52 <pack_message+0x8c>
    {
        memcpy(out_buffer + HEADER_SIZE, payload, payload_len);
 8004a44:	6a3b      	ldr	r3, [r7, #32]
 8004a46:	3318      	adds	r3, #24
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	6879      	ldr	r1, [r7, #4]
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f018 fe09 	bl	801d664 <memcpy>
    }
}
 8004a52:	bf00      	nop
 8004a54:	3718      	adds	r7, #24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
	...

08004a5c <parse_message>:

static bool parse_message(const uint8_t *buffer, uint32_t len, MessageHeader *out_hdr, const uint8_t **out_payload)
{
 8004a5c:	b4b0      	push	{r4, r5, r7}
 8004a5e:	b087      	sub	sp, #28
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	607a      	str	r2, [r7, #4]
 8004a68:	603b      	str	r3, [r7, #0]
    if (len < HEADER_SIZE)
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	2b17      	cmp	r3, #23
 8004a6e:	d801      	bhi.n	8004a74 <parse_message+0x18>
    {
        return false;
 8004a70:	2300      	movs	r3, #0
 8004a72:	e02f      	b.n	8004ad4 <parse_message+0x78>
    }

    const MessageHeader *hdr = (const MessageHeader *)buffer;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	617b      	str	r3, [r7, #20]
    if (hdr->magic != MAGIC || hdr->version != VERSION)
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a18      	ldr	r2, [pc, #96]	@ (8004ae0 <parse_message+0x84>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d104      	bne.n	8004a8c <parse_message+0x30>
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	889b      	ldrh	r3, [r3, #4]
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d001      	beq.n	8004a90 <parse_message+0x34>
    {
        return false;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	e021      	b.n	8004ad4 <parse_message+0x78>
    }

    if ((HEADER_SIZE + hdr->payload_len) > len)
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	3318      	adds	r3, #24
 8004a96:	68ba      	ldr	r2, [r7, #8]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d201      	bcs.n	8004aa0 <parse_message+0x44>
    {
        return false;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	e019      	b.n	8004ad4 <parse_message+0x78>
    }

    if (out_hdr)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00d      	beq.n	8004ac2 <parse_message+0x66>
    {
        *out_hdr = *hdr;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	6810      	ldr	r0, [r2, #0]
 8004aac:	6851      	ldr	r1, [r2, #4]
 8004aae:	6895      	ldr	r5, [r2, #8]
 8004ab0:	68d4      	ldr	r4, [r2, #12]
 8004ab2:	6018      	str	r0, [r3, #0]
 8004ab4:	6059      	str	r1, [r3, #4]
 8004ab6:	609d      	str	r5, [r3, #8]
 8004ab8:	60dc      	str	r4, [r3, #12]
 8004aba:	6910      	ldr	r0, [r2, #16]
 8004abc:	6951      	ldr	r1, [r2, #20]
 8004abe:	6118      	str	r0, [r3, #16]
 8004ac0:	6159      	str	r1, [r3, #20]
    }
    if (out_payload)
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d004      	beq.n	8004ad2 <parse_message+0x76>
    {
        *out_payload = buffer + HEADER_SIZE;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f103 0218 	add.w	r2, r3, #24
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	601a      	str	r2, [r3, #0]
    }

    return true;
 8004ad2:	2301      	movs	r3, #1
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	371c      	adds	r7, #28
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bcb0      	pop	{r4, r5, r7}
 8004adc:	4770      	bx	lr
 8004ade:	bf00      	nop
 8004ae0:	4f4d4e49 	.word	0x4f4d4e49

08004ae4 <handle_traj_message>:

static void handle_traj_message(const uint8_t *payload, uint32_t payload_len)
{
 8004ae4:	b5b0      	push	{r4, r5, r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
    if (payload_len < sizeof(TrajectoryHeader))
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2b13      	cmp	r3, #19
 8004af2:	d935      	bls.n	8004b60 <handle_traj_message+0x7c>
    {
        return;
    }

    const TrajectoryHeader *hdr = (const TrajectoryHeader *)payload;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	613b      	str	r3, [r7, #16]
    uint32_t expected_size = sizeof(TrajectoryHeader) + (uint32_t)hdr->n_knots * sizeof(TrajectoryKnot);
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	891b      	ldrh	r3, [r3, #8]
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	011b      	lsls	r3, r3, #4
 8004b00:	3314      	adds	r3, #20
 8004b02:	60fb      	str	r3, [r7, #12]
    if (payload_len < expected_size)
 8004b04:	683a      	ldr	r2, [r7, #0]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d32b      	bcc.n	8004b64 <handle_traj_message+0x80>
    {
        return;
    }

    uint16_t count = hdr->n_knots;
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	7a1a      	ldrb	r2, [r3, #8]
 8004b10:	7a5b      	ldrb	r3, [r3, #9]
 8004b12:	021b      	lsls	r3, r3, #8
 8004b14:	4313      	orrs	r3, r2
 8004b16:	82fb      	strh	r3, [r7, #22]
    if (count > UDP_MAX_TRAJ_KNOTS)
 8004b18:	8afb      	ldrh	r3, [r7, #22]
 8004b1a:	2b40      	cmp	r3, #64	@ 0x40
 8004b1c:	d901      	bls.n	8004b22 <handle_traj_message+0x3e>
    {
        count = UDP_MAX_TRAJ_KNOTS;
 8004b1e:	2340      	movs	r3, #64	@ 0x40
 8004b20:	82fb      	strh	r3, [r7, #22]
    }

    taskENTER_CRITICAL();
 8004b22:	f00c f9a9 	bl	8010e78 <vPortEnterCritical>
    s_last_traj_hdr = *hdr;
 8004b26:	4a11      	ldr	r2, [pc, #68]	@ (8004b6c <handle_traj_message+0x88>)
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	4614      	mov	r4, r2
 8004b2c:	461d      	mov	r5, r3
 8004b2e:	6828      	ldr	r0, [r5, #0]
 8004b30:	6869      	ldr	r1, [r5, #4]
 8004b32:	68aa      	ldr	r2, [r5, #8]
 8004b34:	68eb      	ldr	r3, [r5, #12]
 8004b36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004b38:	6928      	ldr	r0, [r5, #16]
 8004b3a:	6020      	str	r0, [r4, #0]
    memcpy(s_last_traj_knots, payload + sizeof(TrajectoryHeader), count * sizeof(TrajectoryKnot));
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f103 0114 	add.w	r1, r3, #20
 8004b42:	8afb      	ldrh	r3, [r7, #22]
 8004b44:	011b      	lsls	r3, r3, #4
 8004b46:	461a      	mov	r2, r3
 8004b48:	4809      	ldr	r0, [pc, #36]	@ (8004b70 <handle_traj_message+0x8c>)
 8004b4a:	f018 fd8b 	bl	801d664 <memcpy>
    s_last_traj_count = count;
 8004b4e:	4a09      	ldr	r2, [pc, #36]	@ (8004b74 <handle_traj_message+0x90>)
 8004b50:	8afb      	ldrh	r3, [r7, #22]
 8004b52:	8013      	strh	r3, [r2, #0]
    s_last_traj_valid = true;
 8004b54:	4b08      	ldr	r3, [pc, #32]	@ (8004b78 <handle_traj_message+0x94>)
 8004b56:	2201      	movs	r2, #1
 8004b58:	701a      	strb	r2, [r3, #0]
    taskEXIT_CRITICAL();
 8004b5a:	f00c f9bf 	bl	8010edc <vPortExitCritical>
 8004b5e:	e002      	b.n	8004b66 <handle_traj_message+0x82>
        return;
 8004b60:	bf00      	nop
 8004b62:	e000      	b.n	8004b66 <handle_traj_message+0x82>
        return;
 8004b64:	bf00      	nop
}
 8004b66:	3718      	adds	r7, #24
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bdb0      	pop	{r4, r5, r7, pc}
 8004b6c:	24000814 	.word	0x24000814
 8004b70:	24000828 	.word	0x24000828
 8004b74:	24000c28 	.word	0x24000c28
 8004b78:	24000c2a 	.word	0x24000c2a

08004b7c <handle_cmd_ack>:

static void handle_cmd_ack(const MessageHeader *hdr, const uint8_t *payload, uint32_t payload_len)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b086      	sub	sp, #24
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	607a      	str	r2, [r7, #4]
    if (payload_len < sizeof(CommandPayload))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2b03      	cmp	r3, #3
 8004b8c:	d91a      	bls.n	8004bc4 <handle_cmd_ack+0x48>
    {
        return;
    }

    const CommandPayload *cmd = (const CommandPayload *)payload;
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	617b      	str	r3, [r7, #20]
    if (cmd->cmd_id != s_cmd_id)
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	881b      	ldrh	r3, [r3, #0]
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd4 <handle_cmd_ack+0x58>)
 8004b9a:	881b      	ldrh	r3, [r3, #0]
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d112      	bne.n	8004bc8 <handle_cmd_ack+0x4c>
    {
        return;
    }

    if (hdr->seq != s_cmd_seq)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	689a      	ldr	r2, [r3, #8]
 8004ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8004bd8 <handle_cmd_ack+0x5c>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d10e      	bne.n	8004bcc <handle_cmd_ack+0x50>
    {
        return;
    }

    taskENTER_CRITICAL();
 8004bae:	f00c f963 	bl	8010e78 <vPortEnterCritical>
    s_cmd_pending = false;
 8004bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8004bdc <handle_cmd_ack+0x60>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	701a      	strb	r2, [r3, #0]
    s_cmd_retry_left = 0;
 8004bb8:	4b09      	ldr	r3, [pc, #36]	@ (8004be0 <handle_cmd_ack+0x64>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]
    taskEXIT_CRITICAL();
 8004bbe:	f00c f98d 	bl	8010edc <vPortExitCritical>
 8004bc2:	e004      	b.n	8004bce <handle_cmd_ack+0x52>
        return;
 8004bc4:	bf00      	nop
 8004bc6:	e002      	b.n	8004bce <handle_cmd_ack+0x52>
        return;
 8004bc8:	bf00      	nop
 8004bca:	e000      	b.n	8004bce <handle_cmd_ack+0x52>
        return;
 8004bcc:	bf00      	nop
}
 8004bce:	3718      	adds	r7, #24
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	240007e8 	.word	0x240007e8
 8004bd8:	240007e4 	.word	0x240007e4
 8004bdc:	240007e0 	.word	0x240007e0
 8004be0:	240007f0 	.word	0x240007f0

08004be4 <handle_received_message>:

static void handle_received_message(const MessageHeader *hdr, const uint8_t *payload, uint32_t payload_len)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
    if (hdr->msg_type == MSG_TYPE_TRAJ)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	88db      	ldrh	r3, [r3, #6]
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	2b0a      	cmp	r3, #10
 8004bf8:	d104      	bne.n	8004c04 <handle_received_message+0x20>
    {
        handle_traj_message(payload, payload_len);
 8004bfa:	6879      	ldr	r1, [r7, #4]
 8004bfc:	68b8      	ldr	r0, [r7, #8]
 8004bfe:	f7ff ff71 	bl	8004ae4 <handle_traj_message>
    }
    else if (hdr->msg_type == MSG_TYPE_CMD)
    {
        handle_cmd_ack(hdr, payload, payload_len);
    }
}
 8004c02:	e009      	b.n	8004c18 <handle_received_message+0x34>
    else if (hdr->msg_type == MSG_TYPE_CMD)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	88db      	ldrh	r3, [r3, #6]
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	2b14      	cmp	r3, #20
 8004c0c:	d104      	bne.n	8004c18 <handle_received_message+0x34>
        handle_cmd_ack(hdr, payload, payload_len);
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	68b9      	ldr	r1, [r7, #8]
 8004c12:	68f8      	ldr	r0, [r7, #12]
 8004c14:	f7ff ffb2 	bl	8004b7c <handle_cmd_ack>
}
 8004c18:	bf00      	nop
 8004c1a:	3710      	adds	r7, #16
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <udp_receive_nonblocking>:

static void udp_receive_nonblocking(void)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	f5ad 6dc5 	sub.w	sp, sp, #1576	@ 0x628
 8004c26:	af02      	add	r7, sp, #8
    if (s_udp_socket < 0)
 8004c28:	4b3f      	ldr	r3, [pc, #252]	@ (8004d28 <udp_receive_nonblocking+0x108>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	db72      	blt.n	8004d16 <udp_receive_nonblocking+0xf6>
    uint8_t temp_buf[UDP_RX_BUFFER_SIZE];

    for (;;)
    {
        struct sockaddr_in src;
        socklen_t slen = sizeof(src);
 8004c30:	f507 63c4 	add.w	r3, r7, #1568	@ 0x620
 8004c34:	f5a3 63c0 	sub.w	r3, r3, #1536	@ 0x600
 8004c38:	2210      	movs	r2, #16
 8004c3a:	601a      	str	r2, [r3, #0]
        int received = recvfrom(s_udp_socket, temp_buf, sizeof(temp_buf), MSG_DONTWAIT, (struct sockaddr *)&src, &slen);
 8004c3c:	4b3a      	ldr	r3, [pc, #232]	@ (8004d28 <udp_receive_nonblocking+0x108>)
 8004c3e:	6818      	ldr	r0, [r3, #0]
 8004c40:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8004c44:	f107 0320 	add.w	r3, r7, #32
 8004c48:	9301      	str	r3, [sp, #4]
 8004c4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c4e:	9300      	str	r3, [sp, #0]
 8004c50:	2308      	movs	r3, #8
 8004c52:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004c56:	f014 fc89 	bl	801956c <lwip_recvfrom>
 8004c5a:	f8c7 0618 	str.w	r0, [r7, #1560]	@ 0x618
        if (received <= 0)
 8004c5e:	f8d7 3618 	ldr.w	r3, [r7, #1560]	@ 0x618
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	dc0f      	bgt.n	8004c86 <udp_receive_nonblocking+0x66>
        {
            if (received < 0)
 8004c66:	f8d7 3618 	ldr.w	r3, [r7, #1560]	@ 0x618
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	da55      	bge.n	8004d1a <udp_receive_nonblocking+0xfa>
            {
                int err = errno;
 8004c6e:	4b2f      	ldr	r3, [pc, #188]	@ (8004d2c <udp_receive_nonblocking+0x10c>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f8c7 3610 	str.w	r3, [r7, #1552]	@ 0x610
                if (err == EWOULDBLOCK || err == EAGAIN)
 8004c76:	f8d7 3610 	ldr.w	r3, [r7, #1552]	@ 0x610
 8004c7a:	2b0b      	cmp	r3, #11
 8004c7c:	d04f      	beq.n	8004d1e <udp_receive_nonblocking+0xfe>
 8004c7e:	f8d7 3610 	ldr.w	r3, [r7, #1552]	@ 0x610
 8004c82:	2b0b      	cmp	r3, #11
                {
                    return;
                }
            }
            return;
 8004c84:	e049      	b.n	8004d1a <udp_receive_nonblocking+0xfa>
        }

        uint32_t offset = 0;
 8004c86:	2300      	movs	r3, #0
 8004c88:	f8c7 361c 	str.w	r3, [r7, #1564]	@ 0x61c
        while (offset + HEADER_SIZE <= (uint32_t)received)
 8004c8c:	e038      	b.n	8004d00 <udp_receive_nonblocking+0xe0>
        {
            MessageHeader hdr;
            const uint8_t *payload = NULL;
 8004c8e:	f507 63c4 	add.w	r3, r7, #1568	@ 0x620
 8004c92:	f2a3 631c 	subw	r3, r3, #1564	@ 0x61c
 8004c96:	2200      	movs	r2, #0
 8004c98:	601a      	str	r2, [r3, #0]
            if (!parse_message(temp_buf + offset, (uint32_t)received - offset, &hdr, &payload))
 8004c9a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8004c9e:	f8d7 361c 	ldr.w	r3, [r7, #1564]	@ 0x61c
 8004ca2:	18d0      	adds	r0, r2, r3
 8004ca4:	f8d7 2618 	ldr.w	r2, [r7, #1560]	@ 0x618
 8004ca8:	f8d7 361c 	ldr.w	r3, [r7, #1564]	@ 0x61c
 8004cac:	1ad1      	subs	r1, r2, r3
 8004cae:	1d3b      	adds	r3, r7, #4
 8004cb0:	f107 0208 	add.w	r2, r7, #8
 8004cb4:	f7ff fed2 	bl	8004a5c <parse_message>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	f083 0301 	eor.w	r3, r3, #1
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d126      	bne.n	8004d12 <udp_receive_nonblocking+0xf2>
            {
                break;
            }

            uint32_t total = HEADER_SIZE + hdr.payload_len;
 8004cc4:	f507 63c4 	add.w	r3, r7, #1568	@ 0x620
 8004cc8:	f5a3 63c3 	sub.w	r3, r3, #1560	@ 0x618
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	3318      	adds	r3, #24
 8004cd0:	f8c7 3614 	str.w	r3, [r7, #1556]	@ 0x614
            handle_received_message(&hdr, payload, hdr.payload_len);
 8004cd4:	f507 63c4 	add.w	r3, r7, #1568	@ 0x620
 8004cd8:	f2a3 631c 	subw	r3, r3, #1564	@ 0x61c
 8004cdc:	6819      	ldr	r1, [r3, #0]
 8004cde:	f507 63c4 	add.w	r3, r7, #1568	@ 0x620
 8004ce2:	f5a3 63c3 	sub.w	r3, r3, #1560	@ 0x618
 8004ce6:	691a      	ldr	r2, [r3, #16]
 8004ce8:	f107 0308 	add.w	r3, r7, #8
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7ff ff79 	bl	8004be4 <handle_received_message>
            offset += total;
 8004cf2:	f8d7 261c 	ldr.w	r2, [r7, #1564]	@ 0x61c
 8004cf6:	f8d7 3614 	ldr.w	r3, [r7, #1556]	@ 0x614
 8004cfa:	4413      	add	r3, r2
 8004cfc:	f8c7 361c 	str.w	r3, [r7, #1564]	@ 0x61c
        while (offset + HEADER_SIZE <= (uint32_t)received)
 8004d00:	f8d7 361c 	ldr.w	r3, [r7, #1564]	@ 0x61c
 8004d04:	f103 0218 	add.w	r2, r3, #24
 8004d08:	f8d7 3618 	ldr.w	r3, [r7, #1560]	@ 0x618
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d9be      	bls.n	8004c8e <udp_receive_nonblocking+0x6e>
 8004d10:	e78e      	b.n	8004c30 <udp_receive_nonblocking+0x10>
                break;
 8004d12:	bf00      	nop
    {
 8004d14:	e78c      	b.n	8004c30 <udp_receive_nonblocking+0x10>
        return;
 8004d16:	bf00      	nop
 8004d18:	e002      	b.n	8004d20 <udp_receive_nonblocking+0x100>
            return;
 8004d1a:	bf00      	nop
 8004d1c:	e000      	b.n	8004d20 <udp_receive_nonblocking+0x100>
                    return;
 8004d1e:	bf00      	nop
        }
    }
}
 8004d20:	f507 67c4 	add.w	r7, r7, #1568	@ 0x620
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	24000058 	.word	0x24000058
 8004d2c:	2401c968 	.word	0x2401c968

08004d30 <udp_send_nonblocking>:

static void udp_send_nonblocking(const uint8_t *data, uint32_t len)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b088      	sub	sp, #32
 8004d34:	af02      	add	r7, sp, #8
 8004d36:	6078      	str	r0, [r7, #4]
 8004d38:	6039      	str	r1, [r7, #0]
    if (s_udp_socket < 0)
 8004d3a:	4b1c      	ldr	r3, [pc, #112]	@ (8004dac <udp_send_nonblocking+0x7c>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	db2e      	blt.n	8004da0 <udp_send_nonblocking+0x70>
        return;
    }

    static uint32_t last_err_log_ms = 0;

    int sent = sendto(s_udp_socket, data, len, MSG_DONTWAIT, (struct sockaddr *)&s_dst_addr, sizeof(s_dst_addr));
 8004d42:	4b1a      	ldr	r3, [pc, #104]	@ (8004dac <udp_send_nonblocking+0x7c>)
 8004d44:	6818      	ldr	r0, [r3, #0]
 8004d46:	2310      	movs	r3, #16
 8004d48:	9301      	str	r3, [sp, #4]
 8004d4a:	4b19      	ldr	r3, [pc, #100]	@ (8004db0 <udp_send_nonblocking+0x80>)
 8004d4c:	9300      	str	r3, [sp, #0]
 8004d4e:	2308      	movs	r3, #8
 8004d50:	683a      	ldr	r2, [r7, #0]
 8004d52:	6879      	ldr	r1, [r7, #4]
 8004d54:	f014 fc80 	bl	8019658 <lwip_sendto>
 8004d58:	6178      	str	r0, [r7, #20]
    if (sent < 0)
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	da22      	bge.n	8004da6 <udp_send_nonblocking+0x76>
    {
        int err = errno;
 8004d60:	4b14      	ldr	r3, [pc, #80]	@ (8004db4 <udp_send_nonblocking+0x84>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	613b      	str	r3, [r7, #16]
        if (err == EWOULDBLOCK || err == EAGAIN)
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	2b0b      	cmp	r3, #11
 8004d6a:	d01b      	beq.n	8004da4 <udp_send_nonblocking+0x74>
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	2b0b      	cmp	r3, #11
 8004d70:	d018      	beq.n	8004da4 <udp_send_nonblocking+0x74>
        {
            return;
        }

        uint32_t now = HAL_GetTick();
 8004d72:	f000 ff49 	bl	8005c08 <HAL_GetTick>
 8004d76:	60f8      	str	r0, [r7, #12]
        if (time_elapsed(now, last_err_log_ms, 2000u))
 8004d78:	4b0f      	ldr	r3, [pc, #60]	@ (8004db8 <udp_send_nonblocking+0x88>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004d80:	4619      	mov	r1, r3
 8004d82:	68f8      	ldr	r0, [r7, #12]
 8004d84:	f7ff fe0a 	bl	800499c <time_elapsed>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00b      	beq.n	8004da6 <udp_send_nonblocking+0x76>
        {
            printf("udp: sendto failed err=%d len=%lu\r\n", err, (unsigned long)len);
 8004d8e:	683a      	ldr	r2, [r7, #0]
 8004d90:	6939      	ldr	r1, [r7, #16]
 8004d92:	480a      	ldr	r0, [pc, #40]	@ (8004dbc <udp_send_nonblocking+0x8c>)
 8004d94:	f018 f99a 	bl	801d0cc <iprintf>
            last_err_log_ms = now;
 8004d98:	4a07      	ldr	r2, [pc, #28]	@ (8004db8 <udp_send_nonblocking+0x88>)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6013      	str	r3, [r2, #0]
 8004d9e:	e002      	b.n	8004da6 <udp_send_nonblocking+0x76>
        return;
 8004da0:	bf00      	nop
 8004da2:	e000      	b.n	8004da6 <udp_send_nonblocking+0x76>
            return;
 8004da4:	bf00      	nop
        }
    }
}
 8004da6:	3718      	adds	r7, #24
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	24000058 	.word	0x24000058
 8004db0:	240007cc 	.word	0x240007cc
 8004db4:	2401c968 	.word	0x2401c968
 8004db8:	24000c2c 	.word	0x24000c2c
 8004dbc:	08020c14 	.word	0x08020c14

08004dc0 <send_pose_payload>:

static void send_pose_payload(const PosePayload *pose)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b092      	sub	sp, #72	@ 0x48
 8004dc4:	af02      	add	r7, sp, #8
 8004dc6:	6078      	str	r0, [r7, #4]
    if (!pose)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d02b      	beq.n	8004e26 <send_pose_payload+0x66>
    {
        return;
    }

    if (s_udp_socket < 0 || !netif_is_link_up(&gnetif))
 8004dce:	4b18      	ldr	r3, [pc, #96]	@ (8004e30 <send_pose_payload+0x70>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	db06      	blt.n	8004de4 <send_pose_payload+0x24>
 8004dd6:	4b17      	ldr	r3, [pc, #92]	@ (8004e34 <send_pose_payload+0x74>)
 8004dd8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004ddc:	f003 0304 	and.w	r3, r3, #4
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d10c      	bne.n	8004dfe <send_pose_payload+0x3e>
    {
        printf("udp: not sending pose, socket=%d link=%d\r\n", s_udp_socket, netif_is_link_up(&gnetif));
 8004de4:	4b12      	ldr	r3, [pc, #72]	@ (8004e30 <send_pose_payload+0x70>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a12      	ldr	r2, [pc, #72]	@ (8004e34 <send_pose_payload+0x74>)
 8004dea:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 8004dee:	0892      	lsrs	r2, r2, #2
 8004df0:	f002 0201 	and.w	r2, r2, #1
 8004df4:	4619      	mov	r1, r3
 8004df6:	4810      	ldr	r0, [pc, #64]	@ (8004e38 <send_pose_payload+0x78>)
 8004df8:	f018 f968 	bl	801d0cc <iprintf>
        return;
 8004dfc:	e014      	b.n	8004e28 <send_pose_payload+0x68>
    }

    uint8_t buffer[HEADER_SIZE + sizeof(PosePayload)];
    pack_message(MSG_TYPE_POSE, s_pose_seq++, pose, sizeof(*pose), buffer);
 8004dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8004e3c <send_pose_payload+0x7c>)
 8004e00:	6819      	ldr	r1, [r3, #0]
 8004e02:	1c4b      	adds	r3, r1, #1
 8004e04:	4a0d      	ldr	r2, [pc, #52]	@ (8004e3c <send_pose_payload+0x7c>)
 8004e06:	6013      	str	r3, [r2, #0]
 8004e08:	f107 030c 	add.w	r3, r7, #12
 8004e0c:	9300      	str	r3, [sp, #0]
 8004e0e:	231c      	movs	r3, #28
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	2001      	movs	r0, #1
 8004e14:	f7ff fdd7 	bl	80049c6 <pack_message>

    udp_send_nonblocking(buffer, sizeof(buffer));
 8004e18:	f107 030c 	add.w	r3, r7, #12
 8004e1c:	2134      	movs	r1, #52	@ 0x34
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7ff ff86 	bl	8004d30 <udp_send_nonblocking>
 8004e24:	e000      	b.n	8004e28 <send_pose_payload+0x68>
        return;
 8004e26:	bf00      	nop
}
 8004e28:	3740      	adds	r7, #64	@ 0x40
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	24000058 	.word	0x24000058
 8004e34:	24000ce8 	.word	0x24000ce8
 8004e38:	08020c38 	.word	0x08020c38
 8004e3c:	240007dc 	.word	0x240007dc

08004e40 <queue_pose>:

static void queue_pose(const PosePayload *pose)
{
 8004e40:	b5b0      	push	{r4, r5, r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
    if (!pose)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d014      	beq.n	8004e78 <queue_pose+0x38>
    {
        return;
    }

    taskENTER_CRITICAL();
 8004e4e:	f00c f813 	bl	8010e78 <vPortEnterCritical>
    s_pending_pose = *pose;
 8004e52:	4a0b      	ldr	r2, [pc, #44]	@ (8004e80 <queue_pose+0x40>)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	4614      	mov	r4, r2
 8004e58:	461d      	mov	r5, r3
 8004e5a:	6828      	ldr	r0, [r5, #0]
 8004e5c:	6869      	ldr	r1, [r5, #4]
 8004e5e:	68aa      	ldr	r2, [r5, #8]
 8004e60:	68eb      	ldr	r3, [r5, #12]
 8004e62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e64:	6928      	ldr	r0, [r5, #16]
 8004e66:	6969      	ldr	r1, [r5, #20]
 8004e68:	69aa      	ldr	r2, [r5, #24]
 8004e6a:	c407      	stmia	r4!, {r0, r1, r2}
    s_pose_pending = true;
 8004e6c:	4b05      	ldr	r3, [pc, #20]	@ (8004e84 <queue_pose+0x44>)
 8004e6e:	2201      	movs	r2, #1
 8004e70:	701a      	strb	r2, [r3, #0]
    taskEXIT_CRITICAL();
 8004e72:	f00c f833 	bl	8010edc <vPortExitCritical>
 8004e76:	e000      	b.n	8004e7a <queue_pose+0x3a>
        return;
 8004e78:	bf00      	nop
}
 8004e7a:	3708      	adds	r7, #8
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bdb0      	pop	{r4, r5, r7, pc}
 8004e80:	240007f4 	.word	0x240007f4
 8004e84:	24000810 	.word	0x24000810

08004e88 <UDP_Client_SendZeroPose>:

void UDP_Client_SendZeroPose(void)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b088      	sub	sp, #32
 8004e8c:	af00      	add	r7, sp, #0
    PosePayload pose;
    pose.pose_t_ms = HAL_GetTick();
 8004e8e:	f000 febb 	bl	8005c08 <HAL_GetTick>
 8004e92:	4603      	mov	r3, r0
 8004e94:	607b      	str	r3, [r7, #4]
    pose.x = 0.0f;
 8004e96:	f04f 0300 	mov.w	r3, #0
 8004e9a:	60bb      	str	r3, [r7, #8]
    pose.y = 0.0f;
 8004e9c:	f04f 0300 	mov.w	r3, #0
 8004ea0:	60fb      	str	r3, [r7, #12]
    pose.yaw = 0.0f;
 8004ea2:	f04f 0300 	mov.w	r3, #0
 8004ea6:	613b      	str	r3, [r7, #16]
    pose.vx = 0.0f;
 8004ea8:	f04f 0300 	mov.w	r3, #0
 8004eac:	617b      	str	r3, [r7, #20]
    pose.vy = 0.0f;
 8004eae:	f04f 0300 	mov.w	r3, #0
 8004eb2:	61bb      	str	r3, [r7, #24]
    pose.wz = 0.0f;
 8004eb4:	f04f 0300 	mov.w	r3, #0
 8004eb8:	61fb      	str	r3, [r7, #28]

    queue_pose(&pose);
 8004eba:	1d3b      	adds	r3, r7, #4
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7ff ffbf 	bl	8004e40 <queue_pose>
}
 8004ec2:	bf00      	nop
 8004ec4:	3720      	adds	r7, #32
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <send_cmd_to_pi5>:

static void send_cmd_to_pi5(uint16_t cmd_id, uint32_t seq)
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b08c      	sub	sp, #48	@ 0x30
 8004ece:	af02      	add	r7, sp, #8
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	6039      	str	r1, [r7, #0]
 8004ed4:	80fb      	strh	r3, [r7, #6]
    CommandPayload payload;
    payload.cmd_id = cmd_id;
 8004ed6:	88fb      	ldrh	r3, [r7, #6]
 8004ed8:	84bb      	strh	r3, [r7, #36]	@ 0x24
    payload.arg_len = 0;
 8004eda:	2300      	movs	r3, #0
 8004edc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    uint8_t buffer[HEADER_SIZE + sizeof(CommandPayload)];
    pack_message(MSG_TYPE_CMD, seq, &payload, sizeof(payload), buffer);
 8004ede:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8004ee2:	f107 0308 	add.w	r3, r7, #8
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	2304      	movs	r3, #4
 8004eea:	6839      	ldr	r1, [r7, #0]
 8004eec:	2014      	movs	r0, #20
 8004eee:	f7ff fd6a 	bl	80049c6 <pack_message>

    udp_send_nonblocking(buffer, sizeof(buffer));
 8004ef2:	f107 0308 	add.w	r3, r7, #8
 8004ef6:	211c      	movs	r1, #28
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff ff19 	bl	8004d30 <udp_send_nonblocking>
}
 8004efe:	bf00      	nop
 8004f00:	3728      	adds	r7, #40	@ 0x28
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
	...

08004f08 <udp_bind_socket>:

static int udp_bind_socket(int sock)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b086      	sub	sp, #24
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
    struct sockaddr_in local_addr;
    memset(&local_addr, 0, sizeof(local_addr));
 8004f10:	f107 0308 	add.w	r3, r7, #8
 8004f14:	2210      	movs	r2, #16
 8004f16:	2100      	movs	r1, #0
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f018 faa7 	bl	801d46c <memset>
    local_addr.sin_family = AF_INET;
 8004f1e:	2302      	movs	r3, #2
 8004f20:	727b      	strb	r3, [r7, #9]
    local_addr.sin_port = 0;  // Let system assign port for sending
 8004f22:	2300      	movs	r3, #0
 8004f24:	817b      	strh	r3, [r7, #10]
    local_addr.sin_addr.s_addr = INADDR_ANY;
 8004f26:	2300      	movs	r3, #0
 8004f28:	60fb      	str	r3, [r7, #12]

    if (bind(sock, (struct sockaddr *)&local_addr, sizeof(local_addr)) < 0)
 8004f2a:	f107 0308 	add.w	r3, r7, #8
 8004f2e:	2210      	movs	r2, #16
 8004f30:	4619      	mov	r1, r3
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f014 f914 	bl	8019160 <lwip_bind>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	da08      	bge.n	8004f50 <udp_bind_socket+0x48>
    {
        printf("udp: bind failed, errno=%d\r\n", errno);
 8004f3e:	4b08      	ldr	r3, [pc, #32]	@ (8004f60 <udp_bind_socket+0x58>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4619      	mov	r1, r3
 8004f44:	4807      	ldr	r0, [pc, #28]	@ (8004f64 <udp_bind_socket+0x5c>)
 8004f46:	f018 f8c1 	bl	801d0cc <iprintf>
        return -1;
 8004f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f4e:	e003      	b.n	8004f58 <udp_bind_socket+0x50>
    }

    printf("udp: socket bound\r\n");
 8004f50:	4805      	ldr	r0, [pc, #20]	@ (8004f68 <udp_bind_socket+0x60>)
 8004f52:	f018 f923 	bl	801d19c <puts>
    return 0;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3718      	adds	r7, #24
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	2401c968 	.word	0x2401c968
 8004f64:	08020c64 	.word	0x08020c64
 8004f68:	08020c84 	.word	0x08020c84

08004f6c <udp_setup_nonblocking_socket>:

static int udp_setup_nonblocking_socket(void)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b08a      	sub	sp, #40	@ 0x28
 8004f70:	af02      	add	r7, sp, #8
    int sock = socket(AF_INET, SOCK_DGRAM, 0);
 8004f72:	2200      	movs	r2, #0
 8004f74:	2102      	movs	r1, #2
 8004f76:	2002      	movs	r0, #2
 8004f78:	f014 fc26 	bl	80197c8 <lwip_socket>
 8004f7c:	61f8      	str	r0, [r7, #28]
    if (sock < 0)
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	da08      	bge.n	8004f96 <udp_setup_nonblocking_socket+0x2a>
    {
        printf("udp: socket creation failed, errno=%d\r\n", errno);
 8004f84:	4b27      	ldr	r3, [pc, #156]	@ (8005024 <udp_setup_nonblocking_socket+0xb8>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4619      	mov	r1, r3
 8004f8a:	4827      	ldr	r0, [pc, #156]	@ (8005028 <udp_setup_nonblocking_socket+0xbc>)
 8004f8c:	f018 f89e 	bl	801d0cc <iprintf>
        return -1;
 8004f90:	f04f 33ff 	mov.w	r3, #4294967295
 8004f94:	e042      	b.n	800501c <udp_setup_nonblocking_socket+0xb0>
    }

    int flags = lwip_fcntl(sock, F_GETFL, 0);
 8004f96:	2200      	movs	r2, #0
 8004f98:	2103      	movs	r1, #3
 8004f9a:	69f8      	ldr	r0, [r7, #28]
 8004f9c:	f014 ffb4 	bl	8019f08 <lwip_fcntl>
 8004fa0:	61b8      	str	r0, [r7, #24]
    (void)lwip_fcntl(sock, F_SETFL, flags | O_NONBLOCK);
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004fa8:	461a      	mov	r2, r3
 8004faa:	2104      	movs	r1, #4
 8004fac:	69f8      	ldr	r0, [r7, #28]
 8004fae:	f014 ffab 	bl	8019f08 <lwip_fcntl>

    int reuse = 1;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	617b      	str	r3, [r7, #20]
    (void)setsockopt(sock, SOL_SOCKET, SO_REUSEADDR, &reuse, sizeof(reuse));
 8004fb6:	f107 0314 	add.w	r3, r7, #20
 8004fba:	2204      	movs	r2, #4
 8004fbc:	9200      	str	r2, [sp, #0]
 8004fbe:	2204      	movs	r2, #4
 8004fc0:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8004fc4:	69f8      	ldr	r0, [r7, #28]
 8004fc6:	f014 fe15 	bl	8019bf4 <lwip_setsockopt>

    struct timeval tv;
    tv.tv_sec = 0;
 8004fca:	f04f 0200 	mov.w	r2, #0
 8004fce:	f04f 0300 	mov.w	r3, #0
 8004fd2:	e9c7 2300 	strd	r2, r3, [r7]
    tv.tv_usec = 200000;
 8004fd6:	4b15      	ldr	r3, [pc, #84]	@ (800502c <udp_setup_nonblocking_socket+0xc0>)
 8004fd8:	60bb      	str	r3, [r7, #8]
    (void)setsockopt(sock, SOL_SOCKET, SO_RCVTIMEO, &tv, sizeof(tv));
 8004fda:	463b      	mov	r3, r7
 8004fdc:	2210      	movs	r2, #16
 8004fde:	9200      	str	r2, [sp, #0]
 8004fe0:	f241 0206 	movw	r2, #4102	@ 0x1006
 8004fe4:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8004fe8:	69f8      	ldr	r0, [r7, #28]
 8004fea:	f014 fe03 	bl	8019bf4 <lwip_setsockopt>
    (void)setsockopt(sock, SOL_SOCKET, SO_SNDTIMEO, &tv, sizeof(tv));
 8004fee:	463b      	mov	r3, r7
 8004ff0:	2210      	movs	r2, #16
 8004ff2:	9200      	str	r2, [sp, #0]
 8004ff4:	f241 0205 	movw	r2, #4101	@ 0x1005
 8004ff8:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8004ffc:	69f8      	ldr	r0, [r7, #28]
 8004ffe:	f014 fdf9 	bl	8019bf4 <lwip_setsockopt>

    if (udp_bind_socket(sock) < 0)
 8005002:	69f8      	ldr	r0, [r7, #28]
 8005004:	f7ff ff80 	bl	8004f08 <udp_bind_socket>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	da05      	bge.n	800501a <udp_setup_nonblocking_socket+0xae>
    {
        lwip_close(sock);
 800500e:	69f8      	ldr	r0, [r7, #28]
 8005010:	f014 f914 	bl	801923c <lwip_close>
        return -1;
 8005014:	f04f 33ff 	mov.w	r3, #4294967295
 8005018:	e000      	b.n	800501c <udp_setup_nonblocking_socket+0xb0>
    }

    return sock;
 800501a:	69fb      	ldr	r3, [r7, #28]
}
 800501c:	4618      	mov	r0, r3
 800501e:	3720      	adds	r7, #32
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	2401c968 	.word	0x2401c968
 8005028:	08020c98 	.word	0x08020c98
 800502c:	00030d40 	.word	0x00030d40

08005030 <udp_prepare_dest_addr>:

static void udp_prepare_dest_addr(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	af00      	add	r7, sp, #0
    memset(&s_dst_addr, 0, sizeof(s_dst_addr));
 8005034:	2210      	movs	r2, #16
 8005036:	2100      	movs	r1, #0
 8005038:	480a      	ldr	r0, [pc, #40]	@ (8005064 <udp_prepare_dest_addr+0x34>)
 800503a:	f018 fa17 	bl	801d46c <memset>
    s_dst_addr.sin_family = AF_INET;
 800503e:	4b09      	ldr	r3, [pc, #36]	@ (8005064 <udp_prepare_dest_addr+0x34>)
 8005040:	2202      	movs	r2, #2
 8005042:	705a      	strb	r2, [r3, #1]
    s_dst_addr.sin_port = htons(PI5_PORT);
 8005044:	f242 3028 	movw	r0, #9000	@ 0x2328
 8005048:	f00f fb6c 	bl	8014724 <lwip_htons>
 800504c:	4603      	mov	r3, r0
 800504e:	461a      	mov	r2, r3
 8005050:	4b04      	ldr	r3, [pc, #16]	@ (8005064 <udp_prepare_dest_addr+0x34>)
 8005052:	805a      	strh	r2, [r3, #2]
    s_dst_addr.sin_addr.s_addr = inet_addr(PI5_IP_ADDR);
 8005054:	4804      	ldr	r0, [pc, #16]	@ (8005068 <udp_prepare_dest_addr+0x38>)
 8005056:	f011 f928 	bl	80162aa <ipaddr_addr>
 800505a:	4603      	mov	r3, r0
 800505c:	4a01      	ldr	r2, [pc, #4]	@ (8005064 <udp_prepare_dest_addr+0x34>)
 800505e:	6053      	str	r3, [r2, #4]
}
 8005060:	bf00      	nop
 8005062:	bd80      	pop	{r7, pc}
 8005064:	240007cc 	.word	0x240007cc
 8005068:	08020cc0 	.word	0x08020cc0

0800506c <UDP_Client_RequestCmd>:

void UDP_Client_RequestCmd(CommandID cmd_id)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
 8005072:	4603      	mov	r3, r0
 8005074:	71fb      	strb	r3, [r7, #7]
    taskENTER_CRITICAL();
 8005076:	f00b feff 	bl	8010e78 <vPortEnterCritical>
    s_cmd_id = (uint16_t)cmd_id;
 800507a:	79fb      	ldrb	r3, [r7, #7]
 800507c:	b29a      	uxth	r2, r3
 800507e:	4b0b      	ldr	r3, [pc, #44]	@ (80050ac <UDP_Client_RequestCmd+0x40>)
 8005080:	801a      	strh	r2, [r3, #0]
    s_cmd_seq++;
 8005082:	4b0b      	ldr	r3, [pc, #44]	@ (80050b0 <UDP_Client_RequestCmd+0x44>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	3301      	adds	r3, #1
 8005088:	4a09      	ldr	r2, [pc, #36]	@ (80050b0 <UDP_Client_RequestCmd+0x44>)
 800508a:	6013      	str	r3, [r2, #0]
    s_cmd_pending = true;
 800508c:	4b09      	ldr	r3, [pc, #36]	@ (80050b4 <UDP_Client_RequestCmd+0x48>)
 800508e:	2201      	movs	r2, #1
 8005090:	701a      	strb	r2, [r3, #0]
    s_cmd_retry_left = UDP_CMD_RETRY_COUNT;
 8005092:	4b09      	ldr	r3, [pc, #36]	@ (80050b8 <UDP_Client_RequestCmd+0x4c>)
 8005094:	2203      	movs	r2, #3
 8005096:	601a      	str	r2, [r3, #0]
    s_cmd_last_tx_ms = 0;
 8005098:	4b08      	ldr	r3, [pc, #32]	@ (80050bc <UDP_Client_RequestCmd+0x50>)
 800509a:	2200      	movs	r2, #0
 800509c:	601a      	str	r2, [r3, #0]
    taskEXIT_CRITICAL();
 800509e:	f00b ff1d 	bl	8010edc <vPortExitCritical>
}
 80050a2:	bf00      	nop
 80050a4:	3708      	adds	r7, #8
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	240007e8 	.word	0x240007e8
 80050b0:	240007e4 	.word	0x240007e4
 80050b4:	240007e0 	.word	0x240007e0
 80050b8:	240007f0 	.word	0x240007f0
 80050bc:	240007ec 	.word	0x240007ec

080050c0 <UDP_Client_Task>:

    return true;
}

void UDP_Client_Task(void *argument)
{
 80050c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050c2:	b097      	sub	sp, #92	@ 0x5c
 80050c4:	af06      	add	r7, sp, #24
 80050c6:	6078      	str	r0, [r7, #4]
    (void)argument;

    uint32_t next_socket_retry = 0;
 80050c8:	2300      	movs	r3, #0
 80050ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t retry_ms = UDP_SOCKET_RETRY_MIN_MS;
 80050cc:	2364      	movs	r3, #100	@ 0x64
 80050ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    bool last_link_up = false;
 80050d0:	2300      	movs	r3, #0
 80050d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    udp_prepare_dest_addr();
 80050d6:	f7ff ffab 	bl	8005030 <udp_prepare_dest_addr>

    for (;;)
    {
        uint32_t now = HAL_GetTick();
 80050da:	f000 fd95 	bl	8005c08 <HAL_GetTick>
 80050de:	6338      	str	r0, [r7, #48]	@ 0x30

        if (s_udp_socket < 0)
 80050e0:	4b79      	ldr	r3, [pc, #484]	@ (80052c8 <UDP_Client_Task+0x208>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	da4f      	bge.n	8005188 <UDP_Client_Task+0xc8>
        {
            if (time_elapsed(now, next_socket_retry, 0))
 80050e8:	2200      	movs	r2, #0
 80050ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050ee:	f7ff fc55 	bl	800499c <time_elapsed>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d043      	beq.n	8005180 <UDP_Client_Task+0xc0>
            {
                int sock = udp_setup_nonblocking_socket();
 80050f8:	f7ff ff38 	bl	8004f6c <udp_setup_nonblocking_socket>
 80050fc:	62b8      	str	r0, [r7, #40]	@ 0x28
                if (sock >= 0)
 80050fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005100:	2b00      	cmp	r3, #0
 8005102:	db23      	blt.n	800514c <UDP_Client_Task+0x8c>
                {
                    s_udp_socket = sock;
 8005104:	4a70      	ldr	r2, [pc, #448]	@ (80052c8 <UDP_Client_Task+0x208>)
 8005106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005108:	6013      	str	r3, [r2, #0]
                    retry_ms = UDP_SOCKET_RETRY_MIN_MS;
 800510a:	2364      	movs	r3, #100	@ 0x64
 800510c:	63bb      	str	r3, [r7, #56]	@ 0x38
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
                           netif_is_link_up(&gnetif) ? "up" : "down",
 800510e:	4b6f      	ldr	r3, [pc, #444]	@ (80052cc <UDP_Client_Task+0x20c>)
 8005110:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005114:	089b      	lsrs	r3, r3, #2
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	b2db      	uxtb	r3, r3
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
 800511c:	2b00      	cmp	r3, #0
 800511e:	d001      	beq.n	8005124 <UDP_Client_Task+0x64>
 8005120:	496b      	ldr	r1, [pc, #428]	@ (80052d0 <UDP_Client_Task+0x210>)
 8005122:	e000      	b.n	8005126 <UDP_Client_Task+0x66>
 8005124:	496b      	ldr	r1, [pc, #428]	@ (80052d4 <UDP_Client_Task+0x214>)
                           ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr));
 8005126:	4b6c      	ldr	r3, [pc, #432]	@ (80052d8 <UDP_Client_Task+0x218>)
 8005128:	781b      	ldrb	r3, [r3, #0]
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
 800512a:	4618      	mov	r0, r3
                           ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr));
 800512c:	4b6b      	ldr	r3, [pc, #428]	@ (80052dc <UDP_Client_Task+0x21c>)
 800512e:	781b      	ldrb	r3, [r3, #0]
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
 8005130:	461c      	mov	r4, r3
                           ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr));
 8005132:	4b6b      	ldr	r3, [pc, #428]	@ (80052e0 <UDP_Client_Task+0x220>)
 8005134:	781b      	ldrb	r3, [r3, #0]
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
 8005136:	461a      	mov	r2, r3
                           ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr));
 8005138:	4b6a      	ldr	r3, [pc, #424]	@ (80052e4 <UDP_Client_Task+0x224>)
 800513a:	781b      	ldrb	r3, [r3, #0]
                    printf("udp: socket created and bound, link %s, ip %u.%u.%u.%u\r\n",
 800513c:	9301      	str	r3, [sp, #4]
 800513e:	9200      	str	r2, [sp, #0]
 8005140:	4623      	mov	r3, r4
 8005142:	4602      	mov	r2, r0
 8005144:	4868      	ldr	r0, [pc, #416]	@ (80052e8 <UDP_Client_Task+0x228>)
 8005146:	f017 ffc1 	bl	801d0cc <iprintf>
 800514a:	e019      	b.n	8005180 <UDP_Client_Task+0xc0>
                }
                else
                {
                    printf("udp: socket setup failed, errno=%d\r\n", errno);
 800514c:	4b67      	ldr	r3, [pc, #412]	@ (80052ec <UDP_Client_Task+0x22c>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4619      	mov	r1, r3
 8005152:	4867      	ldr	r0, [pc, #412]	@ (80052f0 <UDP_Client_Task+0x230>)
 8005154:	f017 ffba 	bl	801d0cc <iprintf>
                    if (retry_ms < UDP_SOCKET_RETRY_MAX_MS)
 8005158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800515a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800515e:	4293      	cmp	r3, r2
 8005160:	d80a      	bhi.n	8005178 <UDP_Client_Task+0xb8>
                    {
                        retry_ms *= 2u;
 8005162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005164:	005b      	lsls	r3, r3, #1
 8005166:	63bb      	str	r3, [r7, #56]	@ 0x38
                        if (retry_ms > UDP_SOCKET_RETRY_MAX_MS)
 8005168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800516a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800516e:	4293      	cmp	r3, r2
 8005170:	d902      	bls.n	8005178 <UDP_Client_Task+0xb8>
                        {
                            retry_ms = UDP_SOCKET_RETRY_MAX_MS;
 8005172:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005176:	63bb      	str	r3, [r7, #56]	@ 0x38
                        }
                    }
                    next_socket_retry = now + retry_ms;
 8005178:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800517a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800517c:	4413      	add	r3, r2
 800517e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                }
            }

            osDelay(UDP_TASK_DELAY_MS);
 8005180:	2005      	movs	r0, #5
 8005182:	f00a fe90 	bl	800fea6 <osDelay>
            continue;
 8005186:	e09e      	b.n	80052c6 <UDP_Client_Task+0x206>
        }

        /* Log link state only on change and send a single gratuitous ARP on link-up. */
        bool link_up = netif_is_link_up(&gnetif);
 8005188:	4b50      	ldr	r3, [pc, #320]	@ (80052cc <UDP_Client_Task+0x20c>)
 800518a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800518e:	089b      	lsrs	r3, r3, #2
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	2b00      	cmp	r3, #0
 8005196:	bf14      	ite	ne
 8005198:	2301      	movne	r3, #1
 800519a:	2300      	moveq	r3, #0
 800519c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (link_up != last_link_up)
 80051a0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80051a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d03d      	beq.n	8005228 <UDP_Client_Task+0x168>
        {
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 80051ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d001      	beq.n	80051b8 <UDP_Client_Task+0xf8>
 80051b4:	4946      	ldr	r1, [pc, #280]	@ (80052d0 <UDP_Client_Task+0x210>)
 80051b6:	e000      	b.n	80051ba <UDP_Client_Task+0xfa>
 80051b8:	4946      	ldr	r1, [pc, #280]	@ (80052d4 <UDP_Client_Task+0x214>)
                   link_up ? "up" : "down",
                   ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr),
 80051ba:	4b47      	ldr	r3, [pc, #284]	@ (80052d8 <UDP_Client_Task+0x218>)
 80051bc:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 80051be:	469c      	mov	ip, r3
                   ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr),
 80051c0:	4b46      	ldr	r3, [pc, #280]	@ (80052dc <UDP_Client_Task+0x21c>)
 80051c2:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 80051c4:	469e      	mov	lr, r3
                   ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr),
 80051c6:	4b46      	ldr	r3, [pc, #280]	@ (80052e0 <UDP_Client_Task+0x220>)
 80051c8:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 80051ca:	461a      	mov	r2, r3
                   ip4_addr1(&gnetif.ip_addr), ip4_addr2(&gnetif.ip_addr), ip4_addr3(&gnetif.ip_addr), ip4_addr4(&gnetif.ip_addr),
 80051cc:	4b45      	ldr	r3, [pc, #276]	@ (80052e4 <UDP_Client_Task+0x224>)
 80051ce:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 80051d0:	4618      	mov	r0, r3
                   ip4_addr1(&gnetif.gw), ip4_addr2(&gnetif.gw), ip4_addr3(&gnetif.gw), ip4_addr4(&gnetif.gw));
 80051d2:	4b48      	ldr	r3, [pc, #288]	@ (80052f4 <UDP_Client_Task+0x234>)
 80051d4:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 80051d6:	461c      	mov	r4, r3
                   ip4_addr1(&gnetif.gw), ip4_addr2(&gnetif.gw), ip4_addr3(&gnetif.gw), ip4_addr4(&gnetif.gw));
 80051d8:	4b47      	ldr	r3, [pc, #284]	@ (80052f8 <UDP_Client_Task+0x238>)
 80051da:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 80051dc:	461d      	mov	r5, r3
                   ip4_addr1(&gnetif.gw), ip4_addr2(&gnetif.gw), ip4_addr3(&gnetif.gw), ip4_addr4(&gnetif.gw));
 80051de:	4b47      	ldr	r3, [pc, #284]	@ (80052fc <UDP_Client_Task+0x23c>)
 80051e0:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 80051e2:	461e      	mov	r6, r3
                   ip4_addr1(&gnetif.gw), ip4_addr2(&gnetif.gw), ip4_addr3(&gnetif.gw), ip4_addr4(&gnetif.gw));
 80051e4:	4b46      	ldr	r3, [pc, #280]	@ (8005300 <UDP_Client_Task+0x240>)
 80051e6:	781b      	ldrb	r3, [r3, #0]
            printf("netif link %s ip %u.%u.%u.%u gw %u.%u.%u.%u\r\n",
 80051e8:	9305      	str	r3, [sp, #20]
 80051ea:	9604      	str	r6, [sp, #16]
 80051ec:	9503      	str	r5, [sp, #12]
 80051ee:	9402      	str	r4, [sp, #8]
 80051f0:	9001      	str	r0, [sp, #4]
 80051f2:	9200      	str	r2, [sp, #0]
 80051f4:	4673      	mov	r3, lr
 80051f6:	4662      	mov	r2, ip
 80051f8:	4842      	ldr	r0, [pc, #264]	@ (8005304 <UDP_Client_Task+0x244>)
 80051fa:	f017 ff67 	bl	801d0cc <iprintf>

            if (link_up)
 80051fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005202:	2b00      	cmp	r3, #0
 8005204:	d00c      	beq.n	8005220 <UDP_Client_Task+0x160>
            {
                err_t arp_err = etharp_gratuitous(&gnetif);
 8005206:	4934      	ldr	r1, [pc, #208]	@ (80052d8 <UDP_Client_Task+0x218>)
 8005208:	4830      	ldr	r0, [pc, #192]	@ (80052cc <UDP_Client_Task+0x20c>)
 800520a:	f010 fa13 	bl	8015634 <etharp_request>
 800520e:	4603      	mov	r3, r0
 8005210:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                printf("netif gratuitous ARP sent (err=%d)\r\n", (int)arp_err);
 8005214:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8005218:	4619      	mov	r1, r3
 800521a:	483b      	ldr	r0, [pc, #236]	@ (8005308 <UDP_Client_Task+0x248>)
 800521c:	f017 ff56 	bl	801d0cc <iprintf>
            }

            last_link_up = link_up;
 8005220:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005224:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }

        if (s_cmd_pending)
 8005228:	4b38      	ldr	r3, [pc, #224]	@ (800530c <UDP_Client_Task+0x24c>)
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	b2db      	uxtb	r3, r3
 800522e:	2b00      	cmp	r3, #0
 8005230:	d025      	beq.n	800527e <UDP_Client_Task+0x1be>
        {
            if (s_cmd_retry_left > 0 && time_elapsed(now, s_cmd_last_tx_ms, UDP_CMD_RETRY_INTERVAL_MS))
 8005232:	4b37      	ldr	r3, [pc, #220]	@ (8005310 <UDP_Client_Task+0x250>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d021      	beq.n	800527e <UDP_Client_Task+0x1be>
 800523a:	4b36      	ldr	r3, [pc, #216]	@ (8005314 <UDP_Client_Task+0x254>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2264      	movs	r2, #100	@ 0x64
 8005240:	4619      	mov	r1, r3
 8005242:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005244:	f7ff fbaa 	bl	800499c <time_elapsed>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d017      	beq.n	800527e <UDP_Client_Task+0x1be>
            {
                send_cmd_to_pi5(s_cmd_id, s_cmd_seq);
 800524e:	4b32      	ldr	r3, [pc, #200]	@ (8005318 <UDP_Client_Task+0x258>)
 8005250:	881b      	ldrh	r3, [r3, #0]
 8005252:	b29b      	uxth	r3, r3
 8005254:	4a31      	ldr	r2, [pc, #196]	@ (800531c <UDP_Client_Task+0x25c>)
 8005256:	6812      	ldr	r2, [r2, #0]
 8005258:	4611      	mov	r1, r2
 800525a:	4618      	mov	r0, r3
 800525c:	f7ff fe35 	bl	8004eca <send_cmd_to_pi5>
                s_cmd_last_tx_ms = now;
 8005260:	4a2c      	ldr	r2, [pc, #176]	@ (8005314 <UDP_Client_Task+0x254>)
 8005262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005264:	6013      	str	r3, [r2, #0]
                s_cmd_retry_left--;
 8005266:	4b2a      	ldr	r3, [pc, #168]	@ (8005310 <UDP_Client_Task+0x250>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	3b01      	subs	r3, #1
 800526c:	4a28      	ldr	r2, [pc, #160]	@ (8005310 <UDP_Client_Task+0x250>)
 800526e:	6013      	str	r3, [r2, #0]
                if (s_cmd_retry_left == 0)
 8005270:	4b27      	ldr	r3, [pc, #156]	@ (8005310 <UDP_Client_Task+0x250>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d102      	bne.n	800527e <UDP_Client_Task+0x1be>
                {
                    s_cmd_pending = false;
 8005278:	4b24      	ldr	r3, [pc, #144]	@ (800530c <UDP_Client_Task+0x24c>)
 800527a:	2200      	movs	r2, #0
 800527c:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        /* Only this task touches the UDP socket; drain any queued pose. */
        if (link_up && s_pose_pending)
 800527e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005282:	2b00      	cmp	r3, #0
 8005284:	d01a      	beq.n	80052bc <UDP_Client_Task+0x1fc>
 8005286:	4b26      	ldr	r3, [pc, #152]	@ (8005320 <UDP_Client_Task+0x260>)
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d015      	beq.n	80052bc <UDP_Client_Task+0x1fc>
        {
            PosePayload pose;
            taskENTER_CRITICAL();
 8005290:	f00b fdf2 	bl	8010e78 <vPortEnterCritical>
            pose = s_pending_pose;
 8005294:	4b23      	ldr	r3, [pc, #140]	@ (8005324 <UDP_Client_Task+0x264>)
 8005296:	f107 040c 	add.w	r4, r7, #12
 800529a:	461d      	mov	r5, r3
 800529c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800529e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80052a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80052a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            s_pose_pending = false;
 80052a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005320 <UDP_Client_Task+0x260>)
 80052aa:	2200      	movs	r2, #0
 80052ac:	701a      	strb	r2, [r3, #0]
            taskEXIT_CRITICAL();
 80052ae:	f00b fe15 	bl	8010edc <vPortExitCritical>

            send_pose_payload(&pose);
 80052b2:	f107 030c 	add.w	r3, r7, #12
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7ff fd82 	bl	8004dc0 <send_pose_payload>
        }

        udp_receive_nonblocking();
 80052bc:	f7ff fcb0 	bl	8004c20 <udp_receive_nonblocking>
        osDelay(UDP_TASK_DELAY_MS);
 80052c0:	2005      	movs	r0, #5
 80052c2:	f00a fdf0 	bl	800fea6 <osDelay>
    {
 80052c6:	e708      	b.n	80050da <UDP_Client_Task+0x1a>
 80052c8:	24000058 	.word	0x24000058
 80052cc:	24000ce8 	.word	0x24000ce8
 80052d0:	08020cd0 	.word	0x08020cd0
 80052d4:	08020cd4 	.word	0x08020cd4
 80052d8:	24000cec 	.word	0x24000cec
 80052dc:	24000ced 	.word	0x24000ced
 80052e0:	24000cee 	.word	0x24000cee
 80052e4:	24000cef 	.word	0x24000cef
 80052e8:	08020cdc 	.word	0x08020cdc
 80052ec:	2401c968 	.word	0x2401c968
 80052f0:	08020d18 	.word	0x08020d18
 80052f4:	24000cf4 	.word	0x24000cf4
 80052f8:	24000cf5 	.word	0x24000cf5
 80052fc:	24000cf6 	.word	0x24000cf6
 8005300:	24000cf7 	.word	0x24000cf7
 8005304:	08020d40 	.word	0x08020d40
 8005308:	08020d70 	.word	0x08020d70
 800530c:	240007e0 	.word	0x240007e0
 8005310:	240007f0 	.word	0x240007f0
 8005314:	240007ec 	.word	0x240007ec
 8005318:	240007e8 	.word	0x240007e8
 800531c:	240007e4 	.word	0x240007e4
 8005320:	24000810 	.word	0x24000810
 8005324:	240007f4 	.word	0x240007f4

08005328 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005328:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005364 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800532c:	f7fb fc78 	bl	8000c20 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005330:	f7fb fbc8 	bl	8000ac4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005334:	480c      	ldr	r0, [pc, #48]	@ (8005368 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005336:	490d      	ldr	r1, [pc, #52]	@ (800536c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005338:	4a0d      	ldr	r2, [pc, #52]	@ (8005370 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800533a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800533c:	e002      	b.n	8005344 <LoopCopyDataInit>

0800533e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800533e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005340:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005342:	3304      	adds	r3, #4

08005344 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005344:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005346:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005348:	d3f9      	bcc.n	800533e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800534a:	4a0a      	ldr	r2, [pc, #40]	@ (8005374 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800534c:	4c0a      	ldr	r4, [pc, #40]	@ (8005378 <LoopFillZerobss+0x22>)
  movs r3, #0
 800534e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005350:	e001      	b.n	8005356 <LoopFillZerobss>

08005352 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005352:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005354:	3204      	adds	r2, #4

08005356 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005356:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005358:	d3fb      	bcc.n	8005352 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800535a:	f018 f95f 	bl	801d61c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800535e:	f7fe fa09 	bl	8003774 <main>
  bx  lr
 8005362:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005364:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005368:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800536c:	24000270 	.word	0x24000270
  ldr r2, =_sidata
 8005370:	080239b0 	.word	0x080239b0
  ldr r2, =_sbss
 8005374:	24000270 	.word	0x24000270
  ldr r4, =_ebss
 8005378:	2401cad0 	.word	0x2401cad0

0800537c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800537c:	e7fe      	b.n	800537c <ADC3_IRQHandler>

0800537e <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 800537e:	b580      	push	{r7, lr}
 8005380:	b084      	sub	sp, #16
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d105      	bne.n	8005398 <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800538c:	b672      	cpsid	i
}
 800538e:	bf00      	nop
 8005390:	f7fe ff85 	bl	800429e <Error_Handler>
 8005394:	bf00      	nop
 8005396:	e7fd      	b.n	8005394 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8005398:	2300      	movs	r3, #0
 800539a:	60fb      	str	r3, [r7, #12]
 800539c:	e007      	b.n	80053ae <stm32_lock_init+0x30>
  {
    lock->basepri[i] = 0;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	2100      	movs	r1, #0
 80053a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	3301      	adds	r3, #1
 80053ac:	60fb      	str	r3, [r7, #12]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d9f4      	bls.n	800539e <stm32_lock_init+0x20>
  }
  lock->nesting_level = 0;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	721a      	strb	r2, [r3, #8]
}
 80053ba:	bf00      	nop
 80053bc:	3710      	adds	r7, #16
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b084      	sub	sp, #16
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d105      	bne.n	80053dc <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80053d0:	b672      	cpsid	i
}
 80053d2:	bf00      	nop
 80053d4:	f7fe ff63 	bl	800429e <Error_Handler>
 80053d8:	bf00      	nop
 80053da:	e7fd      	b.n	80053d8 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	7a1b      	ldrb	r3, [r3, #8]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d905      	bls.n	80053f0 <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 80053e4:	b672      	cpsid	i
}
 80053e6:	bf00      	nop
 80053e8:	f7fe ff59 	bl	800429e <Error_Handler>
 80053ec:	bf00      	nop
 80053ee:	e7fd      	b.n	80053ec <stm32_lock_acquire+0x2a>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	7a1b      	ldrb	r3, [r3, #8]
 80053f4:	1c5a      	adds	r2, r3, #1
 80053f6:	b2d1      	uxtb	r1, r2
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	7211      	strb	r1, [r2, #8]
 80053fc:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80053fe:	f3ef 8211 	mrs	r2, BASEPRI
 8005402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005406:	f383 8811 	msr	BASEPRI, r3
 800540a:	f3bf 8f6f 	isb	sy
 800540e:	f3bf 8f4f 	dsb	sy
 8005412:	60fa      	str	r2, [r7, #12]
 8005414:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005416:	68fa      	ldr	r2, [r7, #12]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800541e:	bf00      	nop
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}

08005426 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8005426:	b580      	push	{r7, lr}
 8005428:	b084      	sub	sp, #16
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d105      	bne.n	8005440 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8005434:	b672      	cpsid	i
}
 8005436:	bf00      	nop
 8005438:	f7fe ff31 	bl	800429e <Error_Handler>
 800543c:	bf00      	nop
 800543e:	e7fd      	b.n	800543c <stm32_lock_release+0x16>
  lock->nesting_level--;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	7a1b      	ldrb	r3, [r3, #8]
 8005444:	3b01      	subs	r3, #1
 8005446:	b2da      	uxtb	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	7a1b      	ldrb	r3, [r3, #8]
 8005450:	2b01      	cmp	r3, #1
 8005452:	d905      	bls.n	8005460 <stm32_lock_release+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 8005454:	b672      	cpsid	i
}
 8005456:	bf00      	nop
 8005458:	f7fe ff21 	bl	800429e <Error_Handler>
 800545c:	bf00      	nop
 800545e:	e7fd      	b.n	800545c <stm32_lock_release+0x36>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	7a1b      	ldrb	r3, [r3, #8]
 8005464:	461a      	mov	r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800546c:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005474:	bf00      	nop
}
 8005476:	bf00      	nop
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
	...

08005480 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b082      	sub	sp, #8
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d103      	bne.n	8005496 <__retarget_lock_init_recursive+0x16>
  {
    errno = EINVAL;
 800548e:	4b0f      	ldr	r3, [pc, #60]	@ (80054cc <__retarget_lock_init_recursive+0x4c>)
 8005490:	2216      	movs	r2, #22
 8005492:	601a      	str	r2, [r3, #0]
    return;
 8005494:	e016      	b.n	80054c4 <__retarget_lock_init_recursive+0x44>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8005496:	200c      	movs	r0, #12
 8005498:	f015 ff20 	bl	801b2dc <malloc>
 800549c:	4603      	mov	r3, r0
 800549e:	461a      	mov	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d005      	beq.n	80054b8 <__retarget_lock_init_recursive+0x38>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7ff ff64 	bl	800537e <stm32_lock_init>
    return;
 80054b6:	e005      	b.n	80054c4 <__retarget_lock_init_recursive+0x44>
  __ASM volatile ("cpsid i" : : : "memory");
 80054b8:	b672      	cpsid	i
}
 80054ba:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 80054bc:	f7fe feef 	bl	800429e <Error_Handler>
 80054c0:	bf00      	nop
 80054c2:	e7fd      	b.n	80054c0 <__retarget_lock_init_recursive+0x40>
}
 80054c4:	3708      	adds	r7, #8
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	2401c968 	.word	0x2401c968

080054d0 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d105      	bne.n	80054ea <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80054de:	b672      	cpsid	i
}
 80054e0:	bf00      	nop
 80054e2:	f7fe fedc 	bl	800429e <Error_Handler>
 80054e6:	bf00      	nop
 80054e8:	e7fd      	b.n	80054e6 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4618      	mov	r0, r3
 80054ee:	f7ff ff68 	bl	80053c2 <stm32_lock_acquire>
}
 80054f2:	bf00      	nop
 80054f4:	3708      	adds	r7, #8
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b082      	sub	sp, #8
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d105      	bne.n	8005514 <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8005508:	b672      	cpsid	i
}
 800550a:	bf00      	nop
 800550c:	f7fe fec7 	bl	800429e <Error_Handler>
 8005510:	bf00      	nop
 8005512:	e7fd      	b.n	8005510 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4618      	mov	r0, r3
 8005518:	f7ff ff85 	bl	8005426 <stm32_lock_release>
}
 800551c:	bf00      	nop
 800551e:	3708      	adds	r7, #8
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d00b      	beq.n	800554c <LAN8742_RegisterBusIO+0x28>
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d007      	beq.n	800554c <LAN8742_RegisterBusIO+0x28>
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d003      	beq.n	800554c <LAN8742_RegisterBusIO+0x28>
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d102      	bne.n	8005552 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800554c:	f04f 33ff 	mov.w	r3, #4294967295
 8005550:	e014      	b.n	800557c <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	685a      	ldr	r2, [r3, #4]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	68da      	ldr	r2, [r3, #12]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	689a      	ldr	r2, [r3, #8]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	691a      	ldr	r2, [r3, #16]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 800557a:	2300      	movs	r3, #0
}
 800557c:	4618      	mov	r0, r3
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8005588:	b580      	push	{r7, lr}
 800558a:	b086      	sub	sp, #24
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8005590:	2300      	movs	r3, #0
 8005592:	60fb      	str	r3, [r7, #12]
 8005594:	2300      	movs	r3, #0
 8005596:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8005598:	2300      	movs	r3, #0
 800559a:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d139      	bne.n	8005618 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2220      	movs	r2, #32
 80055b6:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80055b8:	2300      	movs	r3, #0
 80055ba:	617b      	str	r3, [r7, #20]
 80055bc:	e01c      	b.n	80055f8 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	f107 020c 	add.w	r2, r7, #12
 80055c6:	2112      	movs	r1, #18
 80055c8:	6978      	ldr	r0, [r7, #20]
 80055ca:	4798      	blx	r3
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	da03      	bge.n	80055da <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80055d2:	f06f 0304 	mvn.w	r3, #4
 80055d6:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80055d8:	e00b      	b.n	80055f2 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f003 031f 	and.w	r3, r3, #31
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d105      	bne.n	80055f2 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	697a      	ldr	r2, [r7, #20]
 80055ea:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80055ec:	2300      	movs	r3, #0
 80055ee:	613b      	str	r3, [r7, #16]
         break;
 80055f0:	e005      	b.n	80055fe <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	3301      	adds	r3, #1
 80055f6:	617b      	str	r3, [r7, #20]
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	2b1f      	cmp	r3, #31
 80055fc:	d9df      	bls.n	80055be <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2b1f      	cmp	r3, #31
 8005604:	d902      	bls.n	800560c <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8005606:	f06f 0302 	mvn.w	r3, #2
 800560a:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d102      	bne.n	8005618 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8005618:	693b      	ldr	r3, [r7, #16]
 }
 800561a:	4618      	mov	r0, r3
 800561c:	3718      	adds	r7, #24
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}

08005622 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8005622:	b580      	push	{r7, lr}
 8005624:	b084      	sub	sp, #16
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800562a:	2300      	movs	r3, #0
 800562c:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	6810      	ldr	r0, [r2, #0]
 8005636:	f107 020c 	add.w	r2, r7, #12
 800563a:	2101      	movs	r1, #1
 800563c:	4798      	blx	r3
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	da02      	bge.n	800564a <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8005644:	f06f 0304 	mvn.w	r3, #4
 8005648:	e06e      	b.n	8005728 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	6810      	ldr	r0, [r2, #0]
 8005652:	f107 020c 	add.w	r2, r7, #12
 8005656:	2101      	movs	r1, #1
 8005658:	4798      	blx	r3
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	da02      	bge.n	8005666 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8005660:	f06f 0304 	mvn.w	r3, #4
 8005664:	e060      	b.n	8005728 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f003 0304 	and.w	r3, r3, #4
 800566c:	2b00      	cmp	r3, #0
 800566e:	d101      	bne.n	8005674 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8005670:	2301      	movs	r3, #1
 8005672:	e059      	b.n	8005728 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	695b      	ldr	r3, [r3, #20]
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	6810      	ldr	r0, [r2, #0]
 800567c:	f107 020c 	add.w	r2, r7, #12
 8005680:	2100      	movs	r1, #0
 8005682:	4798      	blx	r3
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	da02      	bge.n	8005690 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 800568a:	f06f 0304 	mvn.w	r3, #4
 800568e:	e04b      	b.n	8005728 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d11b      	bne.n	80056d2 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d006      	beq.n	80056b2 <LAN8742_GetLinkState+0x90>
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80056ae:	2302      	movs	r3, #2
 80056b0:	e03a      	b.n	8005728 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d001      	beq.n	80056c0 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80056bc:	2303      	movs	r3, #3
 80056be:	e033      	b.n	8005728 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80056ca:	2304      	movs	r3, #4
 80056cc:	e02c      	b.n	8005728 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80056ce:	2305      	movs	r3, #5
 80056d0:	e02a      	b.n	8005728 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	6810      	ldr	r0, [r2, #0]
 80056da:	f107 020c 	add.w	r2, r7, #12
 80056de:	211f      	movs	r1, #31
 80056e0:	4798      	blx	r3
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	da02      	bge.n	80056ee <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80056e8:	f06f 0304 	mvn.w	r3, #4
 80056ec:	e01c      	b.n	8005728 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d101      	bne.n	80056fc <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80056f8:	2306      	movs	r3, #6
 80056fa:	e015      	b.n	8005728 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f003 031c 	and.w	r3, r3, #28
 8005702:	2b18      	cmp	r3, #24
 8005704:	d101      	bne.n	800570a <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8005706:	2302      	movs	r3, #2
 8005708:	e00e      	b.n	8005728 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f003 031c 	and.w	r3, r3, #28
 8005710:	2b08      	cmp	r3, #8
 8005712:	d101      	bne.n	8005718 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8005714:	2303      	movs	r3, #3
 8005716:	e007      	b.n	8005728 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f003 031c 	and.w	r3, r3, #28
 800571e:	2b14      	cmp	r3, #20
 8005720:	d101      	bne.n	8005726 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8005722:	2304      	movs	r3, #4
 8005724:	e000      	b.n	8005728 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8005726:	2305      	movs	r3, #5
    }
  }
}
 8005728:	4618      	mov	r0, r3
 800572a:	3710      	adds	r7, #16
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}

08005730 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b08c      	sub	sp, #48	@ 0x30
 8005734:	af00      	add	r7, sp, #0
 8005736:	4603      	mov	r3, r0
 8005738:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800573a:	2300      	movs	r3, #0
 800573c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800573e:	79fb      	ldrb	r3, [r7, #7]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d009      	beq.n	8005758 <BSP_LED_Init+0x28>
 8005744:	79fb      	ldrb	r3, [r7, #7]
 8005746:	2b01      	cmp	r3, #1
 8005748:	d006      	beq.n	8005758 <BSP_LED_Init+0x28>
 800574a:	79fb      	ldrb	r3, [r7, #7]
 800574c:	2b02      	cmp	r3, #2
 800574e:	d003      	beq.n	8005758 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005750:	f06f 0301 	mvn.w	r3, #1
 8005754:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005756:	e055      	b.n	8005804 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8005758:	79fb      	ldrb	r3, [r7, #7]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10f      	bne.n	800577e <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 800575e:	4b2c      	ldr	r3, [pc, #176]	@ (8005810 <BSP_LED_Init+0xe0>)
 8005760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005764:	4a2a      	ldr	r2, [pc, #168]	@ (8005810 <BSP_LED_Init+0xe0>)
 8005766:	f043 0302 	orr.w	r3, r3, #2
 800576a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800576e:	4b28      	ldr	r3, [pc, #160]	@ (8005810 <BSP_LED_Init+0xe0>)
 8005770:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005774:	f003 0302 	and.w	r3, r3, #2
 8005778:	617b      	str	r3, [r7, #20]
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	e021      	b.n	80057c2 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 800577e:	79fb      	ldrb	r3, [r7, #7]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d10f      	bne.n	80057a4 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8005784:	4b22      	ldr	r3, [pc, #136]	@ (8005810 <BSP_LED_Init+0xe0>)
 8005786:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800578a:	4a21      	ldr	r2, [pc, #132]	@ (8005810 <BSP_LED_Init+0xe0>)
 800578c:	f043 0310 	orr.w	r3, r3, #16
 8005790:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005794:	4b1e      	ldr	r3, [pc, #120]	@ (8005810 <BSP_LED_Init+0xe0>)
 8005796:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800579a:	f003 0310 	and.w	r3, r3, #16
 800579e:	613b      	str	r3, [r7, #16]
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	e00e      	b.n	80057c2 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80057a4:	4b1a      	ldr	r3, [pc, #104]	@ (8005810 <BSP_LED_Init+0xe0>)
 80057a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057aa:	4a19      	ldr	r2, [pc, #100]	@ (8005810 <BSP_LED_Init+0xe0>)
 80057ac:	f043 0302 	orr.w	r3, r3, #2
 80057b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80057b4:	4b16      	ldr	r3, [pc, #88]	@ (8005810 <BSP_LED_Init+0xe0>)
 80057b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057ba:	f003 0302 	and.w	r3, r3, #2
 80057be:	60fb      	str	r3, [r7, #12]
 80057c0:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80057c2:	79fb      	ldrb	r3, [r7, #7]
 80057c4:	4a13      	ldr	r2, [pc, #76]	@ (8005814 <BSP_LED_Init+0xe4>)
 80057c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057ca:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80057cc:	2301      	movs	r3, #1
 80057ce:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80057d0:	2300      	movs	r3, #0
 80057d2:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057d4:	2303      	movs	r3, #3
 80057d6:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80057d8:	79fb      	ldrb	r3, [r7, #7]
 80057da:	4a0f      	ldr	r2, [pc, #60]	@ (8005818 <BSP_LED_Init+0xe8>)
 80057dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057e0:	f107 0218 	add.w	r2, r7, #24
 80057e4:	4611      	mov	r1, r2
 80057e6:	4618      	mov	r0, r3
 80057e8:	f002 feae 	bl	8008548 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80057ec:	79fb      	ldrb	r3, [r7, #7]
 80057ee:	4a0a      	ldr	r2, [pc, #40]	@ (8005818 <BSP_LED_Init+0xe8>)
 80057f0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80057f4:	79fb      	ldrb	r3, [r7, #7]
 80057f6:	4a07      	ldr	r2, [pc, #28]	@ (8005814 <BSP_LED_Init+0xe4>)
 80057f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057fc:	2200      	movs	r2, #0
 80057fe:	4619      	mov	r1, r3
 8005800:	f003 f852 	bl	80088a8 <HAL_GPIO_WritePin>
  }

  return ret;
 8005804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005806:	4618      	mov	r0, r3
 8005808:	3730      	adds	r7, #48	@ 0x30
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	58024400 	.word	0x58024400
 8005814:	080231fc 	.word	0x080231fc
 8005818:	24000060 	.word	0x24000060

0800581c <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	4603      	mov	r3, r0
 8005824:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8005826:	2300      	movs	r3, #0
 8005828:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800582a:	79fb      	ldrb	r3, [r7, #7]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d009      	beq.n	8005844 <BSP_LED_Toggle+0x28>
 8005830:	79fb      	ldrb	r3, [r7, #7]
 8005832:	2b01      	cmp	r3, #1
 8005834:	d006      	beq.n	8005844 <BSP_LED_Toggle+0x28>
 8005836:	79fb      	ldrb	r3, [r7, #7]
 8005838:	2b02      	cmp	r3, #2
 800583a:	d003      	beq.n	8005844 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800583c:	f06f 0301 	mvn.w	r3, #1
 8005840:	60fb      	str	r3, [r7, #12]
 8005842:	e00b      	b.n	800585c <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8005844:	79fb      	ldrb	r3, [r7, #7]
 8005846:	4a08      	ldr	r2, [pc, #32]	@ (8005868 <BSP_LED_Toggle+0x4c>)
 8005848:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800584c:	79fb      	ldrb	r3, [r7, #7]
 800584e:	4907      	ldr	r1, [pc, #28]	@ (800586c <BSP_LED_Toggle+0x50>)
 8005850:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005854:	4619      	mov	r1, r3
 8005856:	4610      	mov	r0, r2
 8005858:	f003 f83f 	bl	80088da <HAL_GPIO_TogglePin>
  }

  return ret;
 800585c:	68fb      	ldr	r3, [r7, #12]
}
 800585e:	4618      	mov	r0, r3
 8005860:	3710      	adds	r7, #16
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	24000060 	.word	0x24000060
 800586c:	080231fc 	.word	0x080231fc

08005870 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b088      	sub	sp, #32
 8005874:	af00      	add	r7, sp, #0
 8005876:	4603      	mov	r3, r0
 8005878:	460a      	mov	r2, r1
 800587a:	71fb      	strb	r3, [r7, #7]
 800587c:	4613      	mov	r3, r2
 800587e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8005880:	4b2e      	ldr	r3, [pc, #184]	@ (800593c <BSP_PB_Init+0xcc>)
 8005882:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005886:	4a2d      	ldr	r2, [pc, #180]	@ (800593c <BSP_PB_Init+0xcc>)
 8005888:	f043 0304 	orr.w	r3, r3, #4
 800588c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005890:	4b2a      	ldr	r3, [pc, #168]	@ (800593c <BSP_PB_Init+0xcc>)
 8005892:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005896:	f003 0304 	and.w	r3, r3, #4
 800589a:	60bb      	str	r3, [r7, #8]
 800589c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800589e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80058a2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80058a4:	2302      	movs	r3, #2
 80058a6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80058a8:	2302      	movs	r3, #2
 80058aa:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80058ac:	79bb      	ldrb	r3, [r7, #6]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10c      	bne.n	80058cc <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80058b2:	2300      	movs	r3, #0
 80058b4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80058b6:	79fb      	ldrb	r3, [r7, #7]
 80058b8:	4a21      	ldr	r2, [pc, #132]	@ (8005940 <BSP_PB_Init+0xd0>)
 80058ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058be:	f107 020c 	add.w	r2, r7, #12
 80058c2:	4611      	mov	r1, r2
 80058c4:	4618      	mov	r0, r3
 80058c6:	f002 fe3f 	bl	8008548 <HAL_GPIO_Init>
 80058ca:	e031      	b.n	8005930 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80058cc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80058d0:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80058d2:	79fb      	ldrb	r3, [r7, #7]
 80058d4:	4a1a      	ldr	r2, [pc, #104]	@ (8005940 <BSP_PB_Init+0xd0>)
 80058d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058da:	f107 020c 	add.w	r2, r7, #12
 80058de:	4611      	mov	r1, r2
 80058e0:	4618      	mov	r0, r3
 80058e2:	f002 fe31 	bl	8008548 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80058e6:	79fb      	ldrb	r3, [r7, #7]
 80058e8:	00db      	lsls	r3, r3, #3
 80058ea:	4a16      	ldr	r2, [pc, #88]	@ (8005944 <BSP_PB_Init+0xd4>)
 80058ec:	441a      	add	r2, r3
 80058ee:	79fb      	ldrb	r3, [r7, #7]
 80058f0:	4915      	ldr	r1, [pc, #84]	@ (8005948 <BSP_PB_Init+0xd8>)
 80058f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80058f6:	4619      	mov	r1, r3
 80058f8:	4610      	mov	r0, r2
 80058fa:	f002 fdd4 	bl	80084a6 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80058fe:	79fb      	ldrb	r3, [r7, #7]
 8005900:	00db      	lsls	r3, r3, #3
 8005902:	4a10      	ldr	r2, [pc, #64]	@ (8005944 <BSP_PB_Init+0xd4>)
 8005904:	1898      	adds	r0, r3, r2
 8005906:	79fb      	ldrb	r3, [r7, #7]
 8005908:	4a10      	ldr	r2, [pc, #64]	@ (800594c <BSP_PB_Init+0xdc>)
 800590a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800590e:	461a      	mov	r2, r3
 8005910:	2100      	movs	r1, #0
 8005912:	f002 fda9 	bl	8008468 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8005916:	2028      	movs	r0, #40	@ 0x28
 8005918:	79fb      	ldrb	r3, [r7, #7]
 800591a:	4a0d      	ldr	r2, [pc, #52]	@ (8005950 <BSP_PB_Init+0xe0>)
 800591c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005920:	2200      	movs	r2, #0
 8005922:	4619      	mov	r1, r3
 8005924:	f000 fa77 	bl	8005e16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8005928:	2328      	movs	r3, #40	@ 0x28
 800592a:	4618      	mov	r0, r3
 800592c:	f000 fa8d 	bl	8005e4a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	3720      	adds	r7, #32
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	58024400 	.word	0x58024400
 8005940:	2400006c 	.word	0x2400006c
 8005944:	24000c48 	.word	0x24000c48
 8005948:	08023204 	.word	0x08023204
 800594c:	24000070 	.word	0x24000070
 8005950:	24000074 	.word	0x24000074

08005954 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b082      	sub	sp, #8
 8005958:	af00      	add	r7, sp, #0
 800595a:	4603      	mov	r3, r0
 800595c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800595e:	79fb      	ldrb	r3, [r7, #7]
 8005960:	00db      	lsls	r3, r3, #3
 8005962:	4a04      	ldr	r2, [pc, #16]	@ (8005974 <BSP_PB_IRQHandler+0x20>)
 8005964:	4413      	add	r3, r2
 8005966:	4618      	mov	r0, r3
 8005968:	f002 fdb2 	bl	80084d0 <HAL_EXTI_IRQHandler>
}
 800596c:	bf00      	nop
 800596e:	3708      	adds	r7, #8
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}
 8005974:	24000c48 	.word	0x24000c48

08005978 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	4603      	mov	r3, r0
 8005980:	6039      	str	r1, [r7, #0]
 8005982:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8005984:	2300      	movs	r3, #0
 8005986:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8005988:	79fb      	ldrb	r3, [r7, #7]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d003      	beq.n	8005996 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800598e:	f06f 0301 	mvn.w	r3, #1
 8005992:	60fb      	str	r3, [r7, #12]
 8005994:	e018      	b.n	80059c8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8005996:	79fb      	ldrb	r3, [r7, #7]
 8005998:	2294      	movs	r2, #148	@ 0x94
 800599a:	fb02 f303 	mul.w	r3, r2, r3
 800599e:	4a0d      	ldr	r2, [pc, #52]	@ (80059d4 <BSP_COM_Init+0x5c>)
 80059a0:	4413      	add	r3, r2
 80059a2:	4618      	mov	r0, r3
 80059a4:	f000 f852 	bl	8005a4c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80059a8:	79fb      	ldrb	r3, [r7, #7]
 80059aa:	2294      	movs	r2, #148	@ 0x94
 80059ac:	fb02 f303 	mul.w	r3, r2, r3
 80059b0:	4a08      	ldr	r2, [pc, #32]	@ (80059d4 <BSP_COM_Init+0x5c>)
 80059b2:	4413      	add	r3, r2
 80059b4:	6839      	ldr	r1, [r7, #0]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f000 f80e 	bl	80059d8 <MX_USART3_Init>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d002      	beq.n	80059c8 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80059c2:	f06f 0303 	mvn.w	r3, #3
 80059c6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80059c8:	68fb      	ldr	r3, [r7, #12]
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	24000c50 	.word	0x24000c50

080059d8 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b082      	sub	sp, #8
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80059e2:	4b15      	ldr	r3, [pc, #84]	@ (8005a38 <MX_USART3_Init+0x60>)
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	220c      	movs	r2, #12
 80059f6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	895b      	ldrh	r3, [r3, #10]
 80059fc:	461a      	mov	r2, r3
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	685a      	ldr	r2, [r3, #4]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	891b      	ldrh	r3, [r3, #8]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	899b      	ldrh	r3, [r3, #12]
 8005a18:	461a      	mov	r2, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005a24:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f006 fe08 	bl	800c63c <HAL_UART_Init>
 8005a2c:	4603      	mov	r3, r0
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3708      	adds	r7, #8
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	2400005c 	.word	0x2400005c

08005a3c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8005a40:	2000      	movs	r0, #0
 8005a42:	f7fe fa87 	bl	8003f54 <BSP_PB_Callback>
}
 8005a46:	bf00      	nop
 8005a48:	bd80      	pop	{r7, pc}
	...

08005a4c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b08a      	sub	sp, #40	@ 0x28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8005a54:	4b27      	ldr	r3, [pc, #156]	@ (8005af4 <COM1_MspInit+0xa8>)
 8005a56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a5a:	4a26      	ldr	r2, [pc, #152]	@ (8005af4 <COM1_MspInit+0xa8>)
 8005a5c:	f043 0308 	orr.w	r3, r3, #8
 8005a60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005a64:	4b23      	ldr	r3, [pc, #140]	@ (8005af4 <COM1_MspInit+0xa8>)
 8005a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a6a:	f003 0308 	and.w	r3, r3, #8
 8005a6e:	613b      	str	r3, [r7, #16]
 8005a70:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8005a72:	4b20      	ldr	r3, [pc, #128]	@ (8005af4 <COM1_MspInit+0xa8>)
 8005a74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a78:	4a1e      	ldr	r2, [pc, #120]	@ (8005af4 <COM1_MspInit+0xa8>)
 8005a7a:	f043 0308 	orr.w	r3, r3, #8
 8005a7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005a82:	4b1c      	ldr	r3, [pc, #112]	@ (8005af4 <COM1_MspInit+0xa8>)
 8005a84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a88:	f003 0308 	and.w	r3, r3, #8
 8005a8c:	60fb      	str	r3, [r7, #12]
 8005a8e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8005a90:	4b18      	ldr	r3, [pc, #96]	@ (8005af4 <COM1_MspInit+0xa8>)
 8005a92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a96:	4a17      	ldr	r2, [pc, #92]	@ (8005af4 <COM1_MspInit+0xa8>)
 8005a98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a9c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005aa0:	4b14      	ldr	r3, [pc, #80]	@ (8005af4 <COM1_MspInit+0xa8>)
 8005aa2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005aa6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005aaa:	60bb      	str	r3, [r7, #8]
 8005aac:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8005aae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ab2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8005ab8:	2302      	movs	r3, #2
 8005aba:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8005abc:	2301      	movs	r3, #1
 8005abe:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8005ac0:	2307      	movs	r3, #7
 8005ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8005ac4:	f107 0314 	add.w	r3, r7, #20
 8005ac8:	4619      	mov	r1, r3
 8005aca:	480b      	ldr	r0, [pc, #44]	@ (8005af8 <COM1_MspInit+0xac>)
 8005acc:	f002 fd3c 	bl	8008548 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8005ad0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005ad4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8005ada:	2307      	movs	r3, #7
 8005adc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8005ade:	f107 0314 	add.w	r3, r7, #20
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	4804      	ldr	r0, [pc, #16]	@ (8005af8 <COM1_MspInit+0xac>)
 8005ae6:	f002 fd2f 	bl	8008548 <HAL_GPIO_Init>
}
 8005aea:	bf00      	nop
 8005aec:	3728      	adds	r7, #40	@ 0x28
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	58024400 	.word	0x58024400
 8005af8:	58020c00 	.word	0x58020c00

08005afc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b02:	2003      	movs	r0, #3
 8005b04:	f000 f97c 	bl	8005e00 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005b08:	f003 fdbe 	bl	8009688 <HAL_RCC_GetSysClockFreq>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	4b15      	ldr	r3, [pc, #84]	@ (8005b64 <HAL_Init+0x68>)
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	0a1b      	lsrs	r3, r3, #8
 8005b14:	f003 030f 	and.w	r3, r3, #15
 8005b18:	4913      	ldr	r1, [pc, #76]	@ (8005b68 <HAL_Init+0x6c>)
 8005b1a:	5ccb      	ldrb	r3, [r1, r3]
 8005b1c:	f003 031f 	and.w	r3, r3, #31
 8005b20:	fa22 f303 	lsr.w	r3, r2, r3
 8005b24:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005b26:	4b0f      	ldr	r3, [pc, #60]	@ (8005b64 <HAL_Init+0x68>)
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	f003 030f 	and.w	r3, r3, #15
 8005b2e:	4a0e      	ldr	r2, [pc, #56]	@ (8005b68 <HAL_Init+0x6c>)
 8005b30:	5cd3      	ldrb	r3, [r2, r3]
 8005b32:	f003 031f 	and.w	r3, r3, #31
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	fa22 f303 	lsr.w	r3, r2, r3
 8005b3c:	4a0b      	ldr	r2, [pc, #44]	@ (8005b6c <HAL_Init+0x70>)
 8005b3e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005b40:	4a0b      	ldr	r2, [pc, #44]	@ (8005b70 <HAL_Init+0x74>)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005b46:	200f      	movs	r0, #15
 8005b48:	f000 f814 	bl	8005b74 <HAL_InitTick>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d001      	beq.n	8005b56 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e002      	b.n	8005b5c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005b56:	f7fe fba9 	bl	80042ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005b5a:	2300      	movs	r3, #0
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3708      	adds	r7, #8
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	58024400 	.word	0x58024400
 8005b68:	080230a8 	.word	0x080230a8
 8005b6c:	24000004 	.word	0x24000004
 8005b70:	24000000 	.word	0x24000000

08005b74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005b7c:	4b15      	ldr	r3, [pc, #84]	@ (8005bd4 <HAL_InitTick+0x60>)
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d101      	bne.n	8005b88 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e021      	b.n	8005bcc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005b88:	4b13      	ldr	r3, [pc, #76]	@ (8005bd8 <HAL_InitTick+0x64>)
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	4b11      	ldr	r3, [pc, #68]	@ (8005bd4 <HAL_InitTick+0x60>)
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	4619      	mov	r1, r3
 8005b92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005b96:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f000 f961 	bl	8005e66 <HAL_SYSTICK_Config>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e00e      	b.n	8005bcc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2b0f      	cmp	r3, #15
 8005bb2:	d80a      	bhi.n	8005bca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	6879      	ldr	r1, [r7, #4]
 8005bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bbc:	f000 f92b 	bl	8005e16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005bc0:	4a06      	ldr	r2, [pc, #24]	@ (8005bdc <HAL_InitTick+0x68>)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	e000      	b.n	8005bcc <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3708      	adds	r7, #8
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	2400007c 	.word	0x2400007c
 8005bd8:	24000000 	.word	0x24000000
 8005bdc:	24000078 	.word	0x24000078

08005be0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005be0:	b480      	push	{r7}
 8005be2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005be4:	4b06      	ldr	r3, [pc, #24]	@ (8005c00 <HAL_IncTick+0x20>)
 8005be6:	781b      	ldrb	r3, [r3, #0]
 8005be8:	461a      	mov	r2, r3
 8005bea:	4b06      	ldr	r3, [pc, #24]	@ (8005c04 <HAL_IncTick+0x24>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4413      	add	r3, r2
 8005bf0:	4a04      	ldr	r2, [pc, #16]	@ (8005c04 <HAL_IncTick+0x24>)
 8005bf2:	6013      	str	r3, [r2, #0]
}
 8005bf4:	bf00      	nop
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	2400007c 	.word	0x2400007c
 8005c04:	24000ce4 	.word	0x24000ce4

08005c08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	af00      	add	r7, sp, #0
  return uwTick;
 8005c0c:	4b03      	ldr	r3, [pc, #12]	@ (8005c1c <HAL_GetTick+0x14>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	24000ce4 	.word	0x24000ce4

08005c20 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005c20:	b480      	push	{r7}
 8005c22:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005c24:	4b03      	ldr	r3, [pc, #12]	@ (8005c34 <HAL_GetREVID+0x14>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	0c1b      	lsrs	r3, r3, #16
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr
 8005c34:	5c001000 	.word	0x5c001000

08005c38 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8005c40:	4b06      	ldr	r3, [pc, #24]	@ (8005c5c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8005c48:	4904      	ldr	r1, [pc, #16]	@ (8005c5c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	604b      	str	r3, [r1, #4]
}
 8005c50:	bf00      	nop
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr
 8005c5c:	58000400 	.word	0x58000400

08005c60 <__NVIC_SetPriorityGrouping>:
{
 8005c60:	b480      	push	{r7}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f003 0307 	and.w	r3, r3, #7
 8005c6e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c70:	4b0b      	ldr	r3, [pc, #44]	@ (8005ca0 <__NVIC_SetPriorityGrouping+0x40>)
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005c7c:	4013      	ands	r3, r2
 8005c7e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005c88:	4b06      	ldr	r3, [pc, #24]	@ (8005ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c8e:	4a04      	ldr	r2, [pc, #16]	@ (8005ca0 <__NVIC_SetPriorityGrouping+0x40>)
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	60d3      	str	r3, [r2, #12]
}
 8005c94:	bf00      	nop
 8005c96:	3714      	adds	r7, #20
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr
 8005ca0:	e000ed00 	.word	0xe000ed00
 8005ca4:	05fa0000 	.word	0x05fa0000

08005ca8 <__NVIC_GetPriorityGrouping>:
{
 8005ca8:	b480      	push	{r7}
 8005caa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cac:	4b04      	ldr	r3, [pc, #16]	@ (8005cc0 <__NVIC_GetPriorityGrouping+0x18>)
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	0a1b      	lsrs	r3, r3, #8
 8005cb2:	f003 0307 	and.w	r3, r3, #7
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr
 8005cc0:	e000ed00 	.word	0xe000ed00

08005cc4 <__NVIC_EnableIRQ>:
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	4603      	mov	r3, r0
 8005ccc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005cce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	db0b      	blt.n	8005cee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cd6:	88fb      	ldrh	r3, [r7, #6]
 8005cd8:	f003 021f 	and.w	r2, r3, #31
 8005cdc:	4907      	ldr	r1, [pc, #28]	@ (8005cfc <__NVIC_EnableIRQ+0x38>)
 8005cde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005ce2:	095b      	lsrs	r3, r3, #5
 8005ce4:	2001      	movs	r0, #1
 8005ce6:	fa00 f202 	lsl.w	r2, r0, r2
 8005cea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005cee:	bf00      	nop
 8005cf0:	370c      	adds	r7, #12
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr
 8005cfa:	bf00      	nop
 8005cfc:	e000e100 	.word	0xe000e100

08005d00 <__NVIC_SetPriority>:
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	4603      	mov	r3, r0
 8005d08:	6039      	str	r1, [r7, #0]
 8005d0a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005d0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	db0a      	blt.n	8005d2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	b2da      	uxtb	r2, r3
 8005d18:	490c      	ldr	r1, [pc, #48]	@ (8005d4c <__NVIC_SetPriority+0x4c>)
 8005d1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d1e:	0112      	lsls	r2, r2, #4
 8005d20:	b2d2      	uxtb	r2, r2
 8005d22:	440b      	add	r3, r1
 8005d24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005d28:	e00a      	b.n	8005d40 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	b2da      	uxtb	r2, r3
 8005d2e:	4908      	ldr	r1, [pc, #32]	@ (8005d50 <__NVIC_SetPriority+0x50>)
 8005d30:	88fb      	ldrh	r3, [r7, #6]
 8005d32:	f003 030f 	and.w	r3, r3, #15
 8005d36:	3b04      	subs	r3, #4
 8005d38:	0112      	lsls	r2, r2, #4
 8005d3a:	b2d2      	uxtb	r2, r2
 8005d3c:	440b      	add	r3, r1
 8005d3e:	761a      	strb	r2, [r3, #24]
}
 8005d40:	bf00      	nop
 8005d42:	370c      	adds	r7, #12
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr
 8005d4c:	e000e100 	.word	0xe000e100
 8005d50:	e000ed00 	.word	0xe000ed00

08005d54 <NVIC_EncodePriority>:
{
 8005d54:	b480      	push	{r7}
 8005d56:	b089      	sub	sp, #36	@ 0x24
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f003 0307 	and.w	r3, r3, #7
 8005d66:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	f1c3 0307 	rsb	r3, r3, #7
 8005d6e:	2b04      	cmp	r3, #4
 8005d70:	bf28      	it	cs
 8005d72:	2304      	movcs	r3, #4
 8005d74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	3304      	adds	r3, #4
 8005d7a:	2b06      	cmp	r3, #6
 8005d7c:	d902      	bls.n	8005d84 <NVIC_EncodePriority+0x30>
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	3b03      	subs	r3, #3
 8005d82:	e000      	b.n	8005d86 <NVIC_EncodePriority+0x32>
 8005d84:	2300      	movs	r3, #0
 8005d86:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d88:	f04f 32ff 	mov.w	r2, #4294967295
 8005d8c:	69bb      	ldr	r3, [r7, #24]
 8005d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d92:	43da      	mvns	r2, r3
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	401a      	ands	r2, r3
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	fa01 f303 	lsl.w	r3, r1, r3
 8005da6:	43d9      	mvns	r1, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dac:	4313      	orrs	r3, r2
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3724      	adds	r7, #36	@ 0x24
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr
	...

08005dbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b082      	sub	sp, #8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005dcc:	d301      	bcc.n	8005dd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e00f      	b.n	8005df2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8005dfc <SysTick_Config+0x40>)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005dda:	210f      	movs	r1, #15
 8005ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8005de0:	f7ff ff8e 	bl	8005d00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005de4:	4b05      	ldr	r3, [pc, #20]	@ (8005dfc <SysTick_Config+0x40>)
 8005de6:	2200      	movs	r2, #0
 8005de8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005dea:	4b04      	ldr	r3, [pc, #16]	@ (8005dfc <SysTick_Config+0x40>)
 8005dec:	2207      	movs	r2, #7
 8005dee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005df0:	2300      	movs	r3, #0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3708      	adds	r7, #8
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	e000e010 	.word	0xe000e010

08005e00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f7ff ff29 	bl	8005c60 <__NVIC_SetPriorityGrouping>
}
 8005e0e:	bf00      	nop
 8005e10:	3708      	adds	r7, #8
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b086      	sub	sp, #24
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	60b9      	str	r1, [r7, #8]
 8005e20:	607a      	str	r2, [r7, #4]
 8005e22:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005e24:	f7ff ff40 	bl	8005ca8 <__NVIC_GetPriorityGrouping>
 8005e28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	68b9      	ldr	r1, [r7, #8]
 8005e2e:	6978      	ldr	r0, [r7, #20]
 8005e30:	f7ff ff90 	bl	8005d54 <NVIC_EncodePriority>
 8005e34:	4602      	mov	r2, r0
 8005e36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005e3a:	4611      	mov	r1, r2
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7ff ff5f 	bl	8005d00 <__NVIC_SetPriority>
}
 8005e42:	bf00      	nop
 8005e44:	3718      	adds	r7, #24
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}

08005e4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e4a:	b580      	push	{r7, lr}
 8005e4c:	b082      	sub	sp, #8
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	4603      	mov	r3, r0
 8005e52:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f7ff ff33 	bl	8005cc4 <__NVIC_EnableIRQ>
}
 8005e5e:	bf00      	nop
 8005e60:	3708      	adds	r7, #8
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}

08005e66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e66:	b580      	push	{r7, lr}
 8005e68:	b082      	sub	sp, #8
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f7ff ffa4 	bl	8005dbc <SysTick_Config>
 8005e74:	4603      	mov	r3, r0
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3708      	adds	r7, #8
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}
	...

08005e80 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8005e80:	b480      	push	{r7}
 8005e82:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8005e84:	4b06      	ldr	r3, [pc, #24]	@ (8005ea0 <HAL_GetCurrentCPUID+0x20>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e8c:	2b70      	cmp	r3, #112	@ 0x70
 8005e8e:	d101      	bne.n	8005e94 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e000      	b.n	8005e96 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8005e94:	2301      	movs	r3, #1
  }
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr
 8005ea0:	e000ed00 	.word	0xe000ed00

08005ea4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b086      	sub	sp, #24
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005eac:	f7ff feac 	bl	8005c08 <HAL_GetTick>
 8005eb0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d101      	bne.n	8005ebc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e2dc      	b.n	8006476 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d008      	beq.n	8005eda <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2280      	movs	r2, #128	@ 0x80
 8005ecc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e2cd      	b.n	8006476 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a76      	ldr	r2, [pc, #472]	@ (80060b8 <HAL_DMA_Abort+0x214>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d04a      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a74      	ldr	r2, [pc, #464]	@ (80060bc <HAL_DMA_Abort+0x218>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d045      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a73      	ldr	r2, [pc, #460]	@ (80060c0 <HAL_DMA_Abort+0x21c>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d040      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a71      	ldr	r2, [pc, #452]	@ (80060c4 <HAL_DMA_Abort+0x220>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d03b      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a70      	ldr	r2, [pc, #448]	@ (80060c8 <HAL_DMA_Abort+0x224>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d036      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a6e      	ldr	r2, [pc, #440]	@ (80060cc <HAL_DMA_Abort+0x228>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d031      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a6d      	ldr	r2, [pc, #436]	@ (80060d0 <HAL_DMA_Abort+0x22c>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d02c      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a6b      	ldr	r2, [pc, #428]	@ (80060d4 <HAL_DMA_Abort+0x230>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d027      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a6a      	ldr	r2, [pc, #424]	@ (80060d8 <HAL_DMA_Abort+0x234>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d022      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a68      	ldr	r2, [pc, #416]	@ (80060dc <HAL_DMA_Abort+0x238>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d01d      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a67      	ldr	r2, [pc, #412]	@ (80060e0 <HAL_DMA_Abort+0x23c>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d018      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a65      	ldr	r2, [pc, #404]	@ (80060e4 <HAL_DMA_Abort+0x240>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d013      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a64      	ldr	r2, [pc, #400]	@ (80060e8 <HAL_DMA_Abort+0x244>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d00e      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a62      	ldr	r2, [pc, #392]	@ (80060ec <HAL_DMA_Abort+0x248>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d009      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a61      	ldr	r2, [pc, #388]	@ (80060f0 <HAL_DMA_Abort+0x24c>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d004      	beq.n	8005f7a <HAL_DMA_Abort+0xd6>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a5f      	ldr	r2, [pc, #380]	@ (80060f4 <HAL_DMA_Abort+0x250>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d101      	bne.n	8005f7e <HAL_DMA_Abort+0xda>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e000      	b.n	8005f80 <HAL_DMA_Abort+0xdc>
 8005f7e:	2300      	movs	r3, #0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d013      	beq.n	8005fac <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f022 021e 	bic.w	r2, r2, #30
 8005f92:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	695a      	ldr	r2, [r3, #20]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005fa2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	617b      	str	r3, [r7, #20]
 8005faa:	e00a      	b.n	8005fc2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f022 020e 	bic.w	r2, r2, #14
 8005fba:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a3c      	ldr	r2, [pc, #240]	@ (80060b8 <HAL_DMA_Abort+0x214>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d072      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a3a      	ldr	r2, [pc, #232]	@ (80060bc <HAL_DMA_Abort+0x218>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d06d      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a39      	ldr	r2, [pc, #228]	@ (80060c0 <HAL_DMA_Abort+0x21c>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d068      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a37      	ldr	r2, [pc, #220]	@ (80060c4 <HAL_DMA_Abort+0x220>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d063      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a36      	ldr	r2, [pc, #216]	@ (80060c8 <HAL_DMA_Abort+0x224>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d05e      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a34      	ldr	r2, [pc, #208]	@ (80060cc <HAL_DMA_Abort+0x228>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d059      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a33      	ldr	r2, [pc, #204]	@ (80060d0 <HAL_DMA_Abort+0x22c>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d054      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a31      	ldr	r2, [pc, #196]	@ (80060d4 <HAL_DMA_Abort+0x230>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d04f      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a30      	ldr	r2, [pc, #192]	@ (80060d8 <HAL_DMA_Abort+0x234>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d04a      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a2e      	ldr	r2, [pc, #184]	@ (80060dc <HAL_DMA_Abort+0x238>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d045      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a2d      	ldr	r2, [pc, #180]	@ (80060e0 <HAL_DMA_Abort+0x23c>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d040      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a2b      	ldr	r2, [pc, #172]	@ (80060e4 <HAL_DMA_Abort+0x240>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d03b      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a2a      	ldr	r2, [pc, #168]	@ (80060e8 <HAL_DMA_Abort+0x244>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d036      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a28      	ldr	r2, [pc, #160]	@ (80060ec <HAL_DMA_Abort+0x248>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d031      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a27      	ldr	r2, [pc, #156]	@ (80060f0 <HAL_DMA_Abort+0x24c>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d02c      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a25      	ldr	r2, [pc, #148]	@ (80060f4 <HAL_DMA_Abort+0x250>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d027      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a24      	ldr	r2, [pc, #144]	@ (80060f8 <HAL_DMA_Abort+0x254>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d022      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a22      	ldr	r2, [pc, #136]	@ (80060fc <HAL_DMA_Abort+0x258>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d01d      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a21      	ldr	r2, [pc, #132]	@ (8006100 <HAL_DMA_Abort+0x25c>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d018      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a1f      	ldr	r2, [pc, #124]	@ (8006104 <HAL_DMA_Abort+0x260>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d013      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a1e      	ldr	r2, [pc, #120]	@ (8006108 <HAL_DMA_Abort+0x264>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d00e      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a1c      	ldr	r2, [pc, #112]	@ (800610c <HAL_DMA_Abort+0x268>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d009      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006110 <HAL_DMA_Abort+0x26c>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d004      	beq.n	80060b2 <HAL_DMA_Abort+0x20e>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a19      	ldr	r2, [pc, #100]	@ (8006114 <HAL_DMA_Abort+0x270>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d132      	bne.n	8006118 <HAL_DMA_Abort+0x274>
 80060b2:	2301      	movs	r3, #1
 80060b4:	e031      	b.n	800611a <HAL_DMA_Abort+0x276>
 80060b6:	bf00      	nop
 80060b8:	40020010 	.word	0x40020010
 80060bc:	40020028 	.word	0x40020028
 80060c0:	40020040 	.word	0x40020040
 80060c4:	40020058 	.word	0x40020058
 80060c8:	40020070 	.word	0x40020070
 80060cc:	40020088 	.word	0x40020088
 80060d0:	400200a0 	.word	0x400200a0
 80060d4:	400200b8 	.word	0x400200b8
 80060d8:	40020410 	.word	0x40020410
 80060dc:	40020428 	.word	0x40020428
 80060e0:	40020440 	.word	0x40020440
 80060e4:	40020458 	.word	0x40020458
 80060e8:	40020470 	.word	0x40020470
 80060ec:	40020488 	.word	0x40020488
 80060f0:	400204a0 	.word	0x400204a0
 80060f4:	400204b8 	.word	0x400204b8
 80060f8:	58025408 	.word	0x58025408
 80060fc:	5802541c 	.word	0x5802541c
 8006100:	58025430 	.word	0x58025430
 8006104:	58025444 	.word	0x58025444
 8006108:	58025458 	.word	0x58025458
 800610c:	5802546c 	.word	0x5802546c
 8006110:	58025480 	.word	0x58025480
 8006114:	58025494 	.word	0x58025494
 8006118:	2300      	movs	r3, #0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d007      	beq.n	800612e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006128:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800612c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a6d      	ldr	r2, [pc, #436]	@ (80062e8 <HAL_DMA_Abort+0x444>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d04a      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a6b      	ldr	r2, [pc, #428]	@ (80062ec <HAL_DMA_Abort+0x448>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d045      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a6a      	ldr	r2, [pc, #424]	@ (80062f0 <HAL_DMA_Abort+0x44c>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d040      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a68      	ldr	r2, [pc, #416]	@ (80062f4 <HAL_DMA_Abort+0x450>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d03b      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a67      	ldr	r2, [pc, #412]	@ (80062f8 <HAL_DMA_Abort+0x454>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d036      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a65      	ldr	r2, [pc, #404]	@ (80062fc <HAL_DMA_Abort+0x458>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d031      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a64      	ldr	r2, [pc, #400]	@ (8006300 <HAL_DMA_Abort+0x45c>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d02c      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a62      	ldr	r2, [pc, #392]	@ (8006304 <HAL_DMA_Abort+0x460>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d027      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a61      	ldr	r2, [pc, #388]	@ (8006308 <HAL_DMA_Abort+0x464>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d022      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a5f      	ldr	r2, [pc, #380]	@ (800630c <HAL_DMA_Abort+0x468>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d01d      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a5e      	ldr	r2, [pc, #376]	@ (8006310 <HAL_DMA_Abort+0x46c>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d018      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a5c      	ldr	r2, [pc, #368]	@ (8006314 <HAL_DMA_Abort+0x470>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d013      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a5b      	ldr	r2, [pc, #364]	@ (8006318 <HAL_DMA_Abort+0x474>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d00e      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a59      	ldr	r2, [pc, #356]	@ (800631c <HAL_DMA_Abort+0x478>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d009      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a58      	ldr	r2, [pc, #352]	@ (8006320 <HAL_DMA_Abort+0x47c>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d004      	beq.n	80061ce <HAL_DMA_Abort+0x32a>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a56      	ldr	r2, [pc, #344]	@ (8006324 <HAL_DMA_Abort+0x480>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d108      	bne.n	80061e0 <HAL_DMA_Abort+0x33c>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f022 0201 	bic.w	r2, r2, #1
 80061dc:	601a      	str	r2, [r3, #0]
 80061de:	e007      	b.n	80061f0 <HAL_DMA_Abort+0x34c>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f022 0201 	bic.w	r2, r2, #1
 80061ee:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80061f0:	e013      	b.n	800621a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80061f2:	f7ff fd09 	bl	8005c08 <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	2b05      	cmp	r3, #5
 80061fe:	d90c      	bls.n	800621a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2220      	movs	r2, #32
 8006204:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2203      	movs	r2, #3
 800620a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e12d      	b.n	8006476 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f003 0301 	and.w	r3, r3, #1
 8006222:	2b00      	cmp	r3, #0
 8006224:	d1e5      	bne.n	80061f2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a2f      	ldr	r2, [pc, #188]	@ (80062e8 <HAL_DMA_Abort+0x444>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d04a      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a2d      	ldr	r2, [pc, #180]	@ (80062ec <HAL_DMA_Abort+0x448>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d045      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a2c      	ldr	r2, [pc, #176]	@ (80062f0 <HAL_DMA_Abort+0x44c>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d040      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a2a      	ldr	r2, [pc, #168]	@ (80062f4 <HAL_DMA_Abort+0x450>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d03b      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a29      	ldr	r2, [pc, #164]	@ (80062f8 <HAL_DMA_Abort+0x454>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d036      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a27      	ldr	r2, [pc, #156]	@ (80062fc <HAL_DMA_Abort+0x458>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d031      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a26      	ldr	r2, [pc, #152]	@ (8006300 <HAL_DMA_Abort+0x45c>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d02c      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a24      	ldr	r2, [pc, #144]	@ (8006304 <HAL_DMA_Abort+0x460>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d027      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a23      	ldr	r2, [pc, #140]	@ (8006308 <HAL_DMA_Abort+0x464>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d022      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a21      	ldr	r2, [pc, #132]	@ (800630c <HAL_DMA_Abort+0x468>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d01d      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a20      	ldr	r2, [pc, #128]	@ (8006310 <HAL_DMA_Abort+0x46c>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d018      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a1e      	ldr	r2, [pc, #120]	@ (8006314 <HAL_DMA_Abort+0x470>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d013      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a1d      	ldr	r2, [pc, #116]	@ (8006318 <HAL_DMA_Abort+0x474>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d00e      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a1b      	ldr	r2, [pc, #108]	@ (800631c <HAL_DMA_Abort+0x478>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d009      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a1a      	ldr	r2, [pc, #104]	@ (8006320 <HAL_DMA_Abort+0x47c>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d004      	beq.n	80062c6 <HAL_DMA_Abort+0x422>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a18      	ldr	r2, [pc, #96]	@ (8006324 <HAL_DMA_Abort+0x480>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d101      	bne.n	80062ca <HAL_DMA_Abort+0x426>
 80062c6:	2301      	movs	r3, #1
 80062c8:	e000      	b.n	80062cc <HAL_DMA_Abort+0x428>
 80062ca:	2300      	movs	r3, #0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d02b      	beq.n	8006328 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062d4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062da:	f003 031f 	and.w	r3, r3, #31
 80062de:	223f      	movs	r2, #63	@ 0x3f
 80062e0:	409a      	lsls	r2, r3
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	609a      	str	r2, [r3, #8]
 80062e6:	e02a      	b.n	800633e <HAL_DMA_Abort+0x49a>
 80062e8:	40020010 	.word	0x40020010
 80062ec:	40020028 	.word	0x40020028
 80062f0:	40020040 	.word	0x40020040
 80062f4:	40020058 	.word	0x40020058
 80062f8:	40020070 	.word	0x40020070
 80062fc:	40020088 	.word	0x40020088
 8006300:	400200a0 	.word	0x400200a0
 8006304:	400200b8 	.word	0x400200b8
 8006308:	40020410 	.word	0x40020410
 800630c:	40020428 	.word	0x40020428
 8006310:	40020440 	.word	0x40020440
 8006314:	40020458 	.word	0x40020458
 8006318:	40020470 	.word	0x40020470
 800631c:	40020488 	.word	0x40020488
 8006320:	400204a0 	.word	0x400204a0
 8006324:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800632c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006332:	f003 031f 	and.w	r3, r3, #31
 8006336:	2201      	movs	r2, #1
 8006338:	409a      	lsls	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a4f      	ldr	r2, [pc, #316]	@ (8006480 <HAL_DMA_Abort+0x5dc>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d072      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a4d      	ldr	r2, [pc, #308]	@ (8006484 <HAL_DMA_Abort+0x5e0>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d06d      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a4c      	ldr	r2, [pc, #304]	@ (8006488 <HAL_DMA_Abort+0x5e4>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d068      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a4a      	ldr	r2, [pc, #296]	@ (800648c <HAL_DMA_Abort+0x5e8>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d063      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a49      	ldr	r2, [pc, #292]	@ (8006490 <HAL_DMA_Abort+0x5ec>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d05e      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a47      	ldr	r2, [pc, #284]	@ (8006494 <HAL_DMA_Abort+0x5f0>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d059      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a46      	ldr	r2, [pc, #280]	@ (8006498 <HAL_DMA_Abort+0x5f4>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d054      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a44      	ldr	r2, [pc, #272]	@ (800649c <HAL_DMA_Abort+0x5f8>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d04f      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a43      	ldr	r2, [pc, #268]	@ (80064a0 <HAL_DMA_Abort+0x5fc>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d04a      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a41      	ldr	r2, [pc, #260]	@ (80064a4 <HAL_DMA_Abort+0x600>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d045      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a40      	ldr	r2, [pc, #256]	@ (80064a8 <HAL_DMA_Abort+0x604>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d040      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a3e      	ldr	r2, [pc, #248]	@ (80064ac <HAL_DMA_Abort+0x608>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d03b      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a3d      	ldr	r2, [pc, #244]	@ (80064b0 <HAL_DMA_Abort+0x60c>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d036      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a3b      	ldr	r2, [pc, #236]	@ (80064b4 <HAL_DMA_Abort+0x610>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d031      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a3a      	ldr	r2, [pc, #232]	@ (80064b8 <HAL_DMA_Abort+0x614>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d02c      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a38      	ldr	r2, [pc, #224]	@ (80064bc <HAL_DMA_Abort+0x618>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d027      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a37      	ldr	r2, [pc, #220]	@ (80064c0 <HAL_DMA_Abort+0x61c>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d022      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a35      	ldr	r2, [pc, #212]	@ (80064c4 <HAL_DMA_Abort+0x620>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d01d      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a34      	ldr	r2, [pc, #208]	@ (80064c8 <HAL_DMA_Abort+0x624>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d018      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a32      	ldr	r2, [pc, #200]	@ (80064cc <HAL_DMA_Abort+0x628>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d013      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a31      	ldr	r2, [pc, #196]	@ (80064d0 <HAL_DMA_Abort+0x62c>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d00e      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a2f      	ldr	r2, [pc, #188]	@ (80064d4 <HAL_DMA_Abort+0x630>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d009      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a2e      	ldr	r2, [pc, #184]	@ (80064d8 <HAL_DMA_Abort+0x634>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d004      	beq.n	800642e <HAL_DMA_Abort+0x58a>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a2c      	ldr	r2, [pc, #176]	@ (80064dc <HAL_DMA_Abort+0x638>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d101      	bne.n	8006432 <HAL_DMA_Abort+0x58e>
 800642e:	2301      	movs	r3, #1
 8006430:	e000      	b.n	8006434 <HAL_DMA_Abort+0x590>
 8006432:	2300      	movs	r3, #0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d015      	beq.n	8006464 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006440:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006446:	2b00      	cmp	r3, #0
 8006448:	d00c      	beq.n	8006464 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006454:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006458:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006462:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3718      	adds	r7, #24
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	40020010 	.word	0x40020010
 8006484:	40020028 	.word	0x40020028
 8006488:	40020040 	.word	0x40020040
 800648c:	40020058 	.word	0x40020058
 8006490:	40020070 	.word	0x40020070
 8006494:	40020088 	.word	0x40020088
 8006498:	400200a0 	.word	0x400200a0
 800649c:	400200b8 	.word	0x400200b8
 80064a0:	40020410 	.word	0x40020410
 80064a4:	40020428 	.word	0x40020428
 80064a8:	40020440 	.word	0x40020440
 80064ac:	40020458 	.word	0x40020458
 80064b0:	40020470 	.word	0x40020470
 80064b4:	40020488 	.word	0x40020488
 80064b8:	400204a0 	.word	0x400204a0
 80064bc:	400204b8 	.word	0x400204b8
 80064c0:	58025408 	.word	0x58025408
 80064c4:	5802541c 	.word	0x5802541c
 80064c8:	58025430 	.word	0x58025430
 80064cc:	58025444 	.word	0x58025444
 80064d0:	58025458 	.word	0x58025458
 80064d4:	5802546c 	.word	0x5802546c
 80064d8:	58025480 	.word	0x58025480
 80064dc:	58025494 	.word	0x58025494

080064e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d101      	bne.n	80064f2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e237      	b.n	8006962 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	d004      	beq.n	8006508 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2280      	movs	r2, #128	@ 0x80
 8006502:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e22c      	b.n	8006962 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a5c      	ldr	r2, [pc, #368]	@ (8006680 <HAL_DMA_Abort_IT+0x1a0>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d04a      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a5b      	ldr	r2, [pc, #364]	@ (8006684 <HAL_DMA_Abort_IT+0x1a4>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d045      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a59      	ldr	r2, [pc, #356]	@ (8006688 <HAL_DMA_Abort_IT+0x1a8>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d040      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a58      	ldr	r2, [pc, #352]	@ (800668c <HAL_DMA_Abort_IT+0x1ac>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d03b      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a56      	ldr	r2, [pc, #344]	@ (8006690 <HAL_DMA_Abort_IT+0x1b0>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d036      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a55      	ldr	r2, [pc, #340]	@ (8006694 <HAL_DMA_Abort_IT+0x1b4>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d031      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a53      	ldr	r2, [pc, #332]	@ (8006698 <HAL_DMA_Abort_IT+0x1b8>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d02c      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a52      	ldr	r2, [pc, #328]	@ (800669c <HAL_DMA_Abort_IT+0x1bc>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d027      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a50      	ldr	r2, [pc, #320]	@ (80066a0 <HAL_DMA_Abort_IT+0x1c0>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d022      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a4f      	ldr	r2, [pc, #316]	@ (80066a4 <HAL_DMA_Abort_IT+0x1c4>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d01d      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a4d      	ldr	r2, [pc, #308]	@ (80066a8 <HAL_DMA_Abort_IT+0x1c8>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d018      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a4c      	ldr	r2, [pc, #304]	@ (80066ac <HAL_DMA_Abort_IT+0x1cc>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d013      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a4a      	ldr	r2, [pc, #296]	@ (80066b0 <HAL_DMA_Abort_IT+0x1d0>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d00e      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a49      	ldr	r2, [pc, #292]	@ (80066b4 <HAL_DMA_Abort_IT+0x1d4>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d009      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a47      	ldr	r2, [pc, #284]	@ (80066b8 <HAL_DMA_Abort_IT+0x1d8>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d004      	beq.n	80065a8 <HAL_DMA_Abort_IT+0xc8>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a46      	ldr	r2, [pc, #280]	@ (80066bc <HAL_DMA_Abort_IT+0x1dc>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d101      	bne.n	80065ac <HAL_DMA_Abort_IT+0xcc>
 80065a8:	2301      	movs	r3, #1
 80065aa:	e000      	b.n	80065ae <HAL_DMA_Abort_IT+0xce>
 80065ac:	2300      	movs	r3, #0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	f000 8086 	beq.w	80066c0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2204      	movs	r2, #4
 80065b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a2f      	ldr	r2, [pc, #188]	@ (8006680 <HAL_DMA_Abort_IT+0x1a0>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d04a      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a2e      	ldr	r2, [pc, #184]	@ (8006684 <HAL_DMA_Abort_IT+0x1a4>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d045      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a2c      	ldr	r2, [pc, #176]	@ (8006688 <HAL_DMA_Abort_IT+0x1a8>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d040      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a2b      	ldr	r2, [pc, #172]	@ (800668c <HAL_DMA_Abort_IT+0x1ac>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d03b      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a29      	ldr	r2, [pc, #164]	@ (8006690 <HAL_DMA_Abort_IT+0x1b0>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d036      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a28      	ldr	r2, [pc, #160]	@ (8006694 <HAL_DMA_Abort_IT+0x1b4>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d031      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a26      	ldr	r2, [pc, #152]	@ (8006698 <HAL_DMA_Abort_IT+0x1b8>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d02c      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a25      	ldr	r2, [pc, #148]	@ (800669c <HAL_DMA_Abort_IT+0x1bc>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d027      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a23      	ldr	r2, [pc, #140]	@ (80066a0 <HAL_DMA_Abort_IT+0x1c0>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d022      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a22      	ldr	r2, [pc, #136]	@ (80066a4 <HAL_DMA_Abort_IT+0x1c4>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d01d      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a20      	ldr	r2, [pc, #128]	@ (80066a8 <HAL_DMA_Abort_IT+0x1c8>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d018      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a1f      	ldr	r2, [pc, #124]	@ (80066ac <HAL_DMA_Abort_IT+0x1cc>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d013      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a1d      	ldr	r2, [pc, #116]	@ (80066b0 <HAL_DMA_Abort_IT+0x1d0>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d00e      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a1c      	ldr	r2, [pc, #112]	@ (80066b4 <HAL_DMA_Abort_IT+0x1d4>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d009      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a1a      	ldr	r2, [pc, #104]	@ (80066b8 <HAL_DMA_Abort_IT+0x1d8>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d004      	beq.n	800665c <HAL_DMA_Abort_IT+0x17c>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a19      	ldr	r2, [pc, #100]	@ (80066bc <HAL_DMA_Abort_IT+0x1dc>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d108      	bne.n	800666e <HAL_DMA_Abort_IT+0x18e>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f022 0201 	bic.w	r2, r2, #1
 800666a:	601a      	str	r2, [r3, #0]
 800666c:	e178      	b.n	8006960 <HAL_DMA_Abort_IT+0x480>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f022 0201 	bic.w	r2, r2, #1
 800667c:	601a      	str	r2, [r3, #0]
 800667e:	e16f      	b.n	8006960 <HAL_DMA_Abort_IT+0x480>
 8006680:	40020010 	.word	0x40020010
 8006684:	40020028 	.word	0x40020028
 8006688:	40020040 	.word	0x40020040
 800668c:	40020058 	.word	0x40020058
 8006690:	40020070 	.word	0x40020070
 8006694:	40020088 	.word	0x40020088
 8006698:	400200a0 	.word	0x400200a0
 800669c:	400200b8 	.word	0x400200b8
 80066a0:	40020410 	.word	0x40020410
 80066a4:	40020428 	.word	0x40020428
 80066a8:	40020440 	.word	0x40020440
 80066ac:	40020458 	.word	0x40020458
 80066b0:	40020470 	.word	0x40020470
 80066b4:	40020488 	.word	0x40020488
 80066b8:	400204a0 	.word	0x400204a0
 80066bc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f022 020e 	bic.w	r2, r2, #14
 80066ce:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a6c      	ldr	r2, [pc, #432]	@ (8006888 <HAL_DMA_Abort_IT+0x3a8>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d04a      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a6b      	ldr	r2, [pc, #428]	@ (800688c <HAL_DMA_Abort_IT+0x3ac>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d045      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a69      	ldr	r2, [pc, #420]	@ (8006890 <HAL_DMA_Abort_IT+0x3b0>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d040      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a68      	ldr	r2, [pc, #416]	@ (8006894 <HAL_DMA_Abort_IT+0x3b4>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d03b      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a66      	ldr	r2, [pc, #408]	@ (8006898 <HAL_DMA_Abort_IT+0x3b8>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d036      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a65      	ldr	r2, [pc, #404]	@ (800689c <HAL_DMA_Abort_IT+0x3bc>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d031      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a63      	ldr	r2, [pc, #396]	@ (80068a0 <HAL_DMA_Abort_IT+0x3c0>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d02c      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a62      	ldr	r2, [pc, #392]	@ (80068a4 <HAL_DMA_Abort_IT+0x3c4>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d027      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a60      	ldr	r2, [pc, #384]	@ (80068a8 <HAL_DMA_Abort_IT+0x3c8>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d022      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a5f      	ldr	r2, [pc, #380]	@ (80068ac <HAL_DMA_Abort_IT+0x3cc>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d01d      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a5d      	ldr	r2, [pc, #372]	@ (80068b0 <HAL_DMA_Abort_IT+0x3d0>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d018      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a5c      	ldr	r2, [pc, #368]	@ (80068b4 <HAL_DMA_Abort_IT+0x3d4>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d013      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a5a      	ldr	r2, [pc, #360]	@ (80068b8 <HAL_DMA_Abort_IT+0x3d8>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d00e      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a59      	ldr	r2, [pc, #356]	@ (80068bc <HAL_DMA_Abort_IT+0x3dc>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d009      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a57      	ldr	r2, [pc, #348]	@ (80068c0 <HAL_DMA_Abort_IT+0x3e0>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d004      	beq.n	8006770 <HAL_DMA_Abort_IT+0x290>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a56      	ldr	r2, [pc, #344]	@ (80068c4 <HAL_DMA_Abort_IT+0x3e4>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d108      	bne.n	8006782 <HAL_DMA_Abort_IT+0x2a2>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f022 0201 	bic.w	r2, r2, #1
 800677e:	601a      	str	r2, [r3, #0]
 8006780:	e007      	b.n	8006792 <HAL_DMA_Abort_IT+0x2b2>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f022 0201 	bic.w	r2, r2, #1
 8006790:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a3c      	ldr	r2, [pc, #240]	@ (8006888 <HAL_DMA_Abort_IT+0x3a8>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d072      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a3a      	ldr	r2, [pc, #232]	@ (800688c <HAL_DMA_Abort_IT+0x3ac>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d06d      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a39      	ldr	r2, [pc, #228]	@ (8006890 <HAL_DMA_Abort_IT+0x3b0>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d068      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a37      	ldr	r2, [pc, #220]	@ (8006894 <HAL_DMA_Abort_IT+0x3b4>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d063      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a36      	ldr	r2, [pc, #216]	@ (8006898 <HAL_DMA_Abort_IT+0x3b8>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d05e      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a34      	ldr	r2, [pc, #208]	@ (800689c <HAL_DMA_Abort_IT+0x3bc>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d059      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a33      	ldr	r2, [pc, #204]	@ (80068a0 <HAL_DMA_Abort_IT+0x3c0>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d054      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a31      	ldr	r2, [pc, #196]	@ (80068a4 <HAL_DMA_Abort_IT+0x3c4>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d04f      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a30      	ldr	r2, [pc, #192]	@ (80068a8 <HAL_DMA_Abort_IT+0x3c8>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d04a      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a2e      	ldr	r2, [pc, #184]	@ (80068ac <HAL_DMA_Abort_IT+0x3cc>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d045      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a2d      	ldr	r2, [pc, #180]	@ (80068b0 <HAL_DMA_Abort_IT+0x3d0>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d040      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a2b      	ldr	r2, [pc, #172]	@ (80068b4 <HAL_DMA_Abort_IT+0x3d4>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d03b      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a2a      	ldr	r2, [pc, #168]	@ (80068b8 <HAL_DMA_Abort_IT+0x3d8>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d036      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a28      	ldr	r2, [pc, #160]	@ (80068bc <HAL_DMA_Abort_IT+0x3dc>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d031      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a27      	ldr	r2, [pc, #156]	@ (80068c0 <HAL_DMA_Abort_IT+0x3e0>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d02c      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a25      	ldr	r2, [pc, #148]	@ (80068c4 <HAL_DMA_Abort_IT+0x3e4>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d027      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a24      	ldr	r2, [pc, #144]	@ (80068c8 <HAL_DMA_Abort_IT+0x3e8>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d022      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a22      	ldr	r2, [pc, #136]	@ (80068cc <HAL_DMA_Abort_IT+0x3ec>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d01d      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a21      	ldr	r2, [pc, #132]	@ (80068d0 <HAL_DMA_Abort_IT+0x3f0>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d018      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a1f      	ldr	r2, [pc, #124]	@ (80068d4 <HAL_DMA_Abort_IT+0x3f4>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d013      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a1e      	ldr	r2, [pc, #120]	@ (80068d8 <HAL_DMA_Abort_IT+0x3f8>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d00e      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a1c      	ldr	r2, [pc, #112]	@ (80068dc <HAL_DMA_Abort_IT+0x3fc>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d009      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a1b      	ldr	r2, [pc, #108]	@ (80068e0 <HAL_DMA_Abort_IT+0x400>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d004      	beq.n	8006882 <HAL_DMA_Abort_IT+0x3a2>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a19      	ldr	r2, [pc, #100]	@ (80068e4 <HAL_DMA_Abort_IT+0x404>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d132      	bne.n	80068e8 <HAL_DMA_Abort_IT+0x408>
 8006882:	2301      	movs	r3, #1
 8006884:	e031      	b.n	80068ea <HAL_DMA_Abort_IT+0x40a>
 8006886:	bf00      	nop
 8006888:	40020010 	.word	0x40020010
 800688c:	40020028 	.word	0x40020028
 8006890:	40020040 	.word	0x40020040
 8006894:	40020058 	.word	0x40020058
 8006898:	40020070 	.word	0x40020070
 800689c:	40020088 	.word	0x40020088
 80068a0:	400200a0 	.word	0x400200a0
 80068a4:	400200b8 	.word	0x400200b8
 80068a8:	40020410 	.word	0x40020410
 80068ac:	40020428 	.word	0x40020428
 80068b0:	40020440 	.word	0x40020440
 80068b4:	40020458 	.word	0x40020458
 80068b8:	40020470 	.word	0x40020470
 80068bc:	40020488 	.word	0x40020488
 80068c0:	400204a0 	.word	0x400204a0
 80068c4:	400204b8 	.word	0x400204b8
 80068c8:	58025408 	.word	0x58025408
 80068cc:	5802541c 	.word	0x5802541c
 80068d0:	58025430 	.word	0x58025430
 80068d4:	58025444 	.word	0x58025444
 80068d8:	58025458 	.word	0x58025458
 80068dc:	5802546c 	.word	0x5802546c
 80068e0:	58025480 	.word	0x58025480
 80068e4:	58025494 	.word	0x58025494
 80068e8:	2300      	movs	r3, #0
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d028      	beq.n	8006940 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068fc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006902:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006908:	f003 031f 	and.w	r3, r3, #31
 800690c:	2201      	movs	r2, #1
 800690e:	409a      	lsls	r2, r3
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006918:	687a      	ldr	r2, [r7, #4]
 800691a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800691c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006922:	2b00      	cmp	r3, #0
 8006924:	d00c      	beq.n	8006940 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006930:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006934:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800693e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006954:	2b00      	cmp	r3, #0
 8006956:	d003      	beq.n	8006960 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	3710      	adds	r7, #16
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop

0800696c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b084      	sub	sp, #16
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d101      	bne.n	800697e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e0e3      	b.n	8006b46 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006984:	2b00      	cmp	r3, #0
 8006986:	d106      	bne.n	8006996 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2220      	movs	r2, #32
 800698c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f008 fef9 	bl	800f788 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006996:	4b6e      	ldr	r3, [pc, #440]	@ (8006b50 <HAL_ETH_Init+0x1e4>)
 8006998:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800699c:	4a6c      	ldr	r2, [pc, #432]	@ (8006b50 <HAL_ETH_Init+0x1e4>)
 800699e:	f043 0302 	orr.w	r3, r3, #2
 80069a2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80069a6:	4b6a      	ldr	r3, [pc, #424]	@ (8006b50 <HAL_ETH_Init+0x1e4>)
 80069a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80069ac:	f003 0302 	and.w	r3, r3, #2
 80069b0:	60bb      	str	r3, [r7, #8]
 80069b2:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	7a1b      	ldrb	r3, [r3, #8]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d103      	bne.n	80069c4 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80069bc:	2000      	movs	r0, #0
 80069be:	f7ff f93b 	bl	8005c38 <HAL_SYSCFG_ETHInterfaceSelect>
 80069c2:	e003      	b.n	80069cc <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80069c4:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80069c8:	f7ff f936 	bl	8005c38 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80069cc:	4b61      	ldr	r3, [pc, #388]	@ (8006b54 <HAL_ETH_Init+0x1e8>)
 80069ce:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	6812      	ldr	r2, [r2, #0]
 80069de:	f043 0301 	orr.w	r3, r3, #1
 80069e2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80069e6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80069e8:	f7ff f90e 	bl	8005c08 <HAL_GetTick>
 80069ec:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80069ee:	e011      	b.n	8006a14 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80069f0:	f7ff f90a 	bl	8005c08 <HAL_GetTick>
 80069f4:	4602      	mov	r2, r0
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80069fe:	d909      	bls.n	8006a14 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2204      	movs	r2, #4
 8006a04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	22e0      	movs	r2, #224	@ 0xe0
 8006a0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	e098      	b.n	8006b46 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f003 0301 	and.w	r3, r3, #1
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1e4      	bne.n	80069f0 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 ff32 	bl	8007890 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8006a2c:	f002 ffa6 	bl	800997c <HAL_RCC_GetHCLKFreq>
 8006a30:	4603      	mov	r3, r0
 8006a32:	4a49      	ldr	r2, [pc, #292]	@ (8006b58 <HAL_ETH_Init+0x1ec>)
 8006a34:	fba2 2303 	umull	r2, r3, r2, r3
 8006a38:	0c9a      	lsrs	r2, r3, #18
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	3a01      	subs	r2, #1
 8006a40:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f001 f92f 	bl	8007ca8 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a52:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006a56:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	6812      	ldr	r2, [r2, #0]
 8006a5e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006a62:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006a66:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	695b      	ldr	r3, [r3, #20]
 8006a6e:	f003 0303 	and.w	r3, r3, #3
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d009      	beq.n	8006a8a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	22e0      	movs	r2, #224	@ 0xe0
 8006a82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e05d      	b.n	8006b46 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a92:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8006a96:	4b31      	ldr	r3, [pc, #196]	@ (8006b5c <HAL_ETH_Init+0x1f0>)
 8006a98:	4013      	ands	r3, r2
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	6952      	ldr	r2, [r2, #20]
 8006a9e:	0051      	lsls	r1, r2, #1
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	6812      	ldr	r2, [r2, #0]
 8006aa4:	430b      	orrs	r3, r1
 8006aa6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006aaa:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f001 f997 	bl	8007de2 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f001 f9dd 	bl	8007e74 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	3305      	adds	r3, #5
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	021a      	lsls	r2, r3, #8
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	3304      	adds	r3, #4
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	4619      	mov	r1, r3
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	430a      	orrs	r2, r1
 8006ad4:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	3303      	adds	r3, #3
 8006ade:	781b      	ldrb	r3, [r3, #0]
 8006ae0:	061a      	lsls	r2, r3, #24
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	3302      	adds	r3, #2
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	041b      	lsls	r3, r3, #16
 8006aec:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	3301      	adds	r3, #1
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006af8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8006b06:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006b08:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	4b11      	ldr	r3, [pc, #68]	@ (8006b60 <HAL_ETH_Init+0x1f4>)
 8006b1a:	430b      	orrs	r3, r1
 8006b1c:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	4b0d      	ldr	r3, [pc, #52]	@ (8006b64 <HAL_ETH_Init+0x1f8>)
 8006b2e:	430b      	orrs	r3, r1
 8006b30:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2210      	movs	r2, #16
 8006b40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b44:	2300      	movs	r3, #0
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	58024400 	.word	0x58024400
 8006b54:	58000400 	.word	0x58000400
 8006b58:	431bde83 	.word	0x431bde83
 8006b5c:	ffff8001 	.word	0xffff8001
 8006b60:	0c020060 	.word	0x0c020060
 8006b64:	0c20c000 	.word	0x0c20c000

08006b68 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b082      	sub	sp, #8
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b76:	2b10      	cmp	r3, #16
 8006b78:	d165      	bne.n	8006c46 <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2220      	movs	r2, #32
 8006b7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2201      	movs	r2, #1
 8006b86:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2204      	movs	r2, #4
 8006b8c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 f9e4 	bl	8006f5c <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b9c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006ba0:	687a      	ldr	r2, [r7, #4]
 8006ba2:	6812      	ldr	r2, [r2, #0]
 8006ba4:	f043 0301 	orr.w	r3, r3, #1
 8006ba8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006bac:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bb8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	6812      	ldr	r2, [r2, #0]
 8006bc0:	f043 0301 	orr.w	r3, r3, #1
 8006bc4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006bc8:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bd4:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	6812      	ldr	r2, [r2, #0]
 8006bdc:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8006be0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006be4:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f042 0201 	orr.w	r2, r2, #1
 8006bf8:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f042 0202 	orr.w	r2, r2, #2
 8006c0a:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f042 0201 	orr.w	r2, r2, #1
 8006c1a:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c24:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 8006c30:	430b      	orrs	r3, r1
 8006c32:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006c36:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2240      	movs	r2, #64	@ 0x40
 8006c3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8006c42:	2300      	movs	r3, #0
 8006c44:	e000      	b.n	8006c48 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
  }
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3708      	adds	r7, #8
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b085      	sub	sp, #20
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c5e:	2b40      	cmp	r3, #64	@ 0x40
 8006c60:	d165      	bne.n	8006d2e <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2220      	movs	r2, #32
 8006c66:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c72:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	4b30      	ldr	r3, [pc, #192]	@ (8006d3c <HAL_ETH_Stop_IT+0xec>)
 8006c7c:	400b      	ands	r3, r1
 8006c7e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006c82:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c8e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	6812      	ldr	r2, [r2, #0]
 8006c96:	f023 0301 	bic.w	r3, r3, #1
 8006c9a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006c9e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006caa:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	6812      	ldr	r2, [r2, #0]
 8006cb2:	f023 0301 	bic.w	r3, r3, #1
 8006cb6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006cba:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f022 0201 	bic.w	r2, r2, #1
 8006ccc:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f042 0201 	orr.w	r2, r2, #1
 8006cde:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f022 0202 	bic.w	r2, r2, #2
 8006cf0:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	60fb      	str	r3, [r7, #12]
 8006cf6:	e00e      	b.n	8006d16 <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	68fa      	ldr	r2, [r7, #12]
 8006cfc:	3212      	adds	r2, #18
 8006cfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d02:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	68db      	ldr	r3, [r3, #12]
 8006d08:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	3301      	adds	r3, #1
 8006d14:	60fb      	str	r3, [r7, #12]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2b03      	cmp	r3, #3
 8006d1a:	d9ed      	bls.n	8006cf8 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2210      	movs	r2, #16
 8006d26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	e000      	b.n	8006d30 <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
  }
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3714      	adds	r7, #20
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr
 8006d3c:	ffff2f3e 	.word	0xffff2f3e

08006d40 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b082      	sub	sp, #8
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d109      	bne.n	8006d64 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d56:	f043 0201 	orr.w	r2, r3, #1
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e03a      	b.n	8006dda <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006d6a:	2b40      	cmp	r3, #64	@ 0x40
 8006d6c:	d134      	bne.n	8006dd8 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8006d76:	2201      	movs	r2, #1
 8006d78:	6839      	ldr	r1, [r7, #0]
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f001 f8d8 	bl	8007f30 <ETH_Prepare_Tx_Descriptors>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d009      	beq.n	8006d9a <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d8c:	f043 0202 	orr.w	r2, r3, #2
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e01f      	b.n	8006dda <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 8006d9a:	f3bf 8f4f 	dsb	sy
}
 8006d9e:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da4:	1c5a      	adds	r2, r3, #1
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	629a      	str	r2, [r3, #40]	@ 0x28
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dae:	2b03      	cmp	r3, #3
 8006db0:	d904      	bls.n	8006dbc <HAL_ETH_Transmit_IT+0x7c>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db6:	1f1a      	subs	r2, r3, #4
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	3106      	adds	r1, #6
 8006dc8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006dcc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006dd0:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	e000      	b.n	8006dda <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
  }
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3708      	adds	r7, #8
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b088      	sub	sp, #32
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
 8006dea:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8006dec:	2300      	movs	r3, #0
 8006dee:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d109      	bne.n	8006e0e <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e00:	f043 0201 	orr.w	r2, r3, #1
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e0a2      	b.n	8006f54 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e14:	2b40      	cmp	r3, #64	@ 0x40
 8006e16:	d001      	beq.n	8006e1c <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e09b      	b.n	8006f54 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e20:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	69fa      	ldr	r2, [r7, #28]
 8006e26:	3212      	adds	r2, #18
 8006e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e2c:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e32:	f1c3 0304 	rsb	r3, r3, #4
 8006e36:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8006e38:	e064      	b.n	8006f04 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8006e3a:	69bb      	ldr	r3, [r7, #24]
 8006e3c:	68db      	ldr	r3, [r3, #12]
 8006e3e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d007      	beq.n	8006e56 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	685a      	ldr	r2, [r3, #4]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d103      	bne.n	8006e6a <HAL_ETH_ReadData+0x88>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d03a      	beq.n	8006ee0 <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8006e6a:	69bb      	ldr	r3, [r7, #24]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d005      	beq.n	8006e82 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 8006e82:	69bb      	ldr	r3, [r7, #24]
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d005      	beq.n	8006eaa <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	68da      	ldr	r2, [r3, #12]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8006eba:	461a      	mov	r2, r3
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	b29b      	uxth	r3, r3
 8006ec0:	f008 fe4c 	bl	800fb5c <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ec8:	1c5a      	adds	r2, r3, #1
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	441a      	add	r2, r3
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	2200      	movs	r2, #0
 8006ede:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8006ee0:	69fb      	ldr	r3, [r7, #28]
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	61fb      	str	r3, [r7, #28]
 8006ee6:	69fb      	ldr	r3, [r7, #28]
 8006ee8:	2b03      	cmp	r3, #3
 8006eea:	d902      	bls.n	8006ef2 <HAL_ETH_ReadData+0x110>
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	3b04      	subs	r3, #4
 8006ef0:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	69fa      	ldr	r2, [r7, #28]
 8006ef6:	3212      	adds	r2, #18
 8006ef8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006efc:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	3301      	adds	r3, #1
 8006f02:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8006f04:	69bb      	ldr	r3, [r7, #24]
 8006f06:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	db06      	blt.n	8006f1a <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8006f0c:	697a      	ldr	r2, [r7, #20]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d202      	bcs.n	8006f1a <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 8006f14:	7cfb      	ldrb	r3, [r7, #19]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d08f      	beq.n	8006e3a <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	441a      	add	r2, r3
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d002      	beq.n	8006f34 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 f814 	bl	8006f5c <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	69fa      	ldr	r2, [r7, #28]
 8006f38:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8006f3a:	7cfb      	ldrb	r3, [r7, #19]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d108      	bne.n	8006f52 <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	e000      	b.n	8006f54 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3720      	adds	r7, #32
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b088      	sub	sp, #32
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8006f64:	2300      	movs	r3, #0
 8006f66:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f70:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	69fa      	ldr	r2, [r7, #28]
 8006f76:	3212      	adds	r2, #18
 8006f78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f7c:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f82:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8006f84:	e038      	b.n	8006ff8 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	691b      	ldr	r3, [r3, #16]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d112      	bne.n	8006fb4 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8006f8e:	f107 0308 	add.w	r3, r7, #8
 8006f92:	4618      	mov	r0, r3
 8006f94:	f008 fdb2 	bl	800fafc <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d102      	bne.n	8006fa4 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	74fb      	strb	r3, [r7, #19]
 8006fa2:	e007      	b.n	8006fb4 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	461a      	mov	r2, r3
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 8006fb4:	7cfb      	ldrb	r3, [r7, #19]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d01e      	beq.n	8006ff8 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d004      	beq.n	8006fcc <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 8006fc8:	60da      	str	r2, [r3, #12]
 8006fca:	e003      	b.n	8006fd4 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 8006fd2:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8006fd4:	69fb      	ldr	r3, [r7, #28]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	61fb      	str	r3, [r7, #28]
 8006fda:	69fb      	ldr	r3, [r7, #28]
 8006fdc:	2b03      	cmp	r3, #3
 8006fde:	d902      	bls.n	8006fe6 <ETH_UpdateDescriptor+0x8a>
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	3b04      	subs	r3, #4
 8006fe4:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	69fa      	ldr	r2, [r7, #28]
 8006fea:	3212      	adds	r2, #18
 8006fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ff0:	617b      	str	r3, [r7, #20]
      desccount--;
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	3b01      	subs	r3, #1
 8006ff6:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d002      	beq.n	8007004 <ETH_UpdateDescriptor+0xa8>
 8006ffe:	7cfb      	ldrb	r3, [r7, #19]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d1c0      	bne.n	8006f86 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007008:	69ba      	ldr	r2, [r7, #24]
 800700a:	429a      	cmp	r2, r3
 800700c:	d01b      	beq.n	8007046 <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	3303      	adds	r3, #3
 8007012:	f003 0303 	and.w	r3, r3, #3
 8007016:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8007018:	f3bf 8f5f 	dmb	sy
}
 800701c:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6919      	ldr	r1, [r3, #16]
 8007022:	68fa      	ldr	r2, [r7, #12]
 8007024:	4613      	mov	r3, r2
 8007026:	005b      	lsls	r3, r3, #1
 8007028:	4413      	add	r3, r2
 800702a:	00db      	lsls	r3, r3, #3
 800702c:	18ca      	adds	r2, r1, r3
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007036:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	69fa      	ldr	r2, [r7, #28]
 800703e:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	69ba      	ldr	r2, [r7, #24]
 8007044:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8007046:	bf00      	nop
 8007048:	3720      	adds	r7, #32
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}

0800704e <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 800704e:	b580      	push	{r7, lr}
 8007050:	b086      	sub	sp, #24
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	3318      	adds	r3, #24
 800705a:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007060:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007066:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8007068:	2301      	movs	r3, #1
 800706a:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800706c:	e047      	b.n	80070fe <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 800706e:	2301      	movs	r3, #1
 8007070:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	3b01      	subs	r3, #1
 8007076:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8007078:	68ba      	ldr	r2, [r7, #8]
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	3304      	adds	r3, #4
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4413      	add	r3, r2
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d10a      	bne.n	800709e <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	3301      	adds	r3, #1
 800708c:	613b      	str	r3, [r7, #16]
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	2b03      	cmp	r3, #3
 8007092:	d902      	bls.n	800709a <HAL_ETH_ReleaseTxPacket+0x4c>
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	3b04      	subs	r3, #4
 8007098:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 800709a:	2300      	movs	r3, #0
 800709c:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 800709e:	7bbb      	ldrb	r3, [r7, #14]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d02c      	beq.n	80070fe <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	68d9      	ldr	r1, [r3, #12]
 80070a8:	693a      	ldr	r2, [r7, #16]
 80070aa:	4613      	mov	r3, r2
 80070ac:	005b      	lsls	r3, r3, #1
 80070ae:	4413      	add	r3, r2
 80070b0:	00db      	lsls	r3, r3, #3
 80070b2:	440b      	add	r3, r1
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	db1f      	blt.n	80070fa <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 80070ba:	68ba      	ldr	r2, [r7, #8]
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	3304      	adds	r3, #4
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	4413      	add	r3, r2
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	4618      	mov	r0, r3
 80070c8:	f008 fdbc 	bl	800fc44 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 80070cc:	68ba      	ldr	r2, [r7, #8]
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	3304      	adds	r3, #4
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	4413      	add	r3, r2
 80070d6:	2200      	movs	r2, #0
 80070d8:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	3301      	adds	r3, #1
 80070de:	613b      	str	r3, [r7, #16]
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	2b03      	cmp	r3, #3
 80070e4:	d902      	bls.n	80070ec <HAL_ETH_ReleaseTxPacket+0x9e>
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	3b04      	subs	r3, #4
 80070ea:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	697a      	ldr	r2, [r7, #20]
 80070f0:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	693a      	ldr	r2, [r7, #16]
 80070f6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80070f8:	e001      	b.n	80070fe <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 80070fa:	2300      	movs	r3, #0
 80070fc:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d002      	beq.n	800710a <HAL_ETH_ReleaseTxPacket+0xbc>
 8007104:	7bfb      	ldrb	r3, [r7, #15]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d1b1      	bne.n	800706e <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	4618      	mov	r0, r3
 800710e:	3718      	adds	r7, #24
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b088      	sub	sp, #32
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007124:	61fb      	str	r3, [r7, #28]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800712e:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8007132:	61bb      	str	r3, [r7, #24]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800713c:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8007140:	617b      	str	r3, [r7, #20]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8007142:	4b77      	ldr	r3, [pc, #476]	@ (8007320 <HAL_ETH_IRQHandler+0x20c>)
 8007144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007146:	613b      	str	r3, [r7, #16]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
 8007148:	4b76      	ldr	r3, [pc, #472]	@ (8007324 <HAL_ETH_IRQHandler+0x210>)
 800714a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800714c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 800714e:	69bb      	ldr	r3, [r7, #24]
 8007150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007154:	2b00      	cmp	r3, #0
 8007156:	d010      	beq.n	800717a <HAL_ETH_IRQHandler+0x66>
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00b      	beq.n	800717a <HAL_ETH_IRQHandler+0x66>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800716a:	461a      	mov	r2, r3
 800716c:	f248 0340 	movw	r3, #32832	@ 0x8040
 8007170:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f007 fff7 	bl	800f168 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	f003 0301 	and.w	r3, r3, #1
 8007180:	2b00      	cmp	r3, #0
 8007182:	d010      	beq.n	80071a6 <HAL_ETH_IRQHandler+0x92>
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	f003 0301 	and.w	r3, r3, #1
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00b      	beq.n	80071a6 <HAL_ETH_IRQHandler+0x92>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007196:	461a      	mov	r2, r3
 8007198:	f248 0301 	movw	r3, #32769	@ 0x8001
 800719c:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f007 fff1 	bl	800f188 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d047      	beq.n	8007240 <HAL_ETH_IRQHandler+0x12c>
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d042      	beq.n	8007240 <HAL_ETH_IRQHandler+0x12c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071c0:	f043 0208 	orr.w	r2, r3, #8
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d01e      	beq.n	8007212 <HAL_ETH_IRQHandler+0xfe>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071dc:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 80071e0:	f241 1302 	movw	r3, #4354	@ 0x1102
 80071e4:	4013      	ands	r3, r2
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071f4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6812      	ldr	r2, [r2, #0]
 80071fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8007200:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007204:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	22e0      	movs	r2, #224	@ 0xe0
 800720c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8007210:	e013      	b.n	800723a <HAL_ETH_IRQHandler+0x126>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800721a:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800721e:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007230:	461a      	mov	r2, r3
 8007232:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8007236:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f007 ffb4 	bl	800f1a8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007246:	2b00      	cmp	r3, #0
 8007248:	d104      	bne.n	8007254 <HAL_ETH_IRQHandler+0x140>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8007250:	2b00      	cmp	r3, #0
 8007252:	d019      	beq.n	8007288 <HAL_ETH_IRQHandler+0x174>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800725a:	f043 0210 	orr.w	r2, r3, #16
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	22e0      	movs	r2, #224	@ 0xe0
 8007276:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f007 ff94 	bl	800f1a8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8007288:	69fb      	ldr	r3, [r7, #28]
 800728a:	f003 0310 	and.w	r3, r3, #16
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00f      	beq.n	80072b2 <HAL_ETH_IRQHandler+0x19e>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800729a:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 f83f 	bl	8007328 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 80072b2:	69fb      	ldr	r3, [r7, #28]
 80072b4:	f003 0320 	and.w	r3, r3, #32
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d00f      	beq.n	80072dc <HAL_ETH_IRQHandler+0x1c8>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80072c4:	f003 020f 	and.w	r2, r3, #15
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 f834 	bl	800733c <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80072dc:	f7fe fdd0 	bl	8005e80 <HAL_GetCurrentCPUID>
 80072e0:	4603      	mov	r3, r0
 80072e2:	2b03      	cmp	r3, #3
 80072e4:	d10c      	bne.n	8007300 <HAL_ETH_IRQHandler+0x1ec>
  {
    /* check ETH WAKEUP exti flag */
    if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d013      	beq.n	8007318 <HAL_ETH_IRQHandler+0x204>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80072f0:	4b0b      	ldr	r3, [pc, #44]	@ (8007320 <HAL_ETH_IRQHandler+0x20c>)
 80072f2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80072f6:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 f829 	bl	8007350 <HAL_ETH_WakeUpCallback>
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 80072fe:	e00b      	b.n	8007318 <HAL_ETH_IRQHandler+0x204>
    if ((exti_d2_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007306:	2b00      	cmp	r3, #0
 8007308:	d006      	beq.n	8007318 <HAL_ETH_IRQHandler+0x204>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800730a:	4b06      	ldr	r3, [pc, #24]	@ (8007324 <HAL_ETH_IRQHandler+0x210>)
 800730c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007310:	629a      	str	r2, [r3, #40]	@ 0x28
      HAL_ETH_WakeUpCallback(heth);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 f81c 	bl	8007350 <HAL_ETH_WakeUpCallback>
}
 8007318:	bf00      	nop
 800731a:	3720      	adds	r7, #32
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}
 8007320:	58000080 	.word	0x58000080
 8007324:	580000c0 	.word	0x580000c0

08007328 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8007350:	b480      	push	{r7}
 8007352:	b083      	sub	sp, #12
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8007358:	bf00      	nop
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b086      	sub	sp, #24
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	607a      	str	r2, [r7, #4]
 8007370:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800737a:	f003 0301 	and.w	r3, r3, #1
 800737e:	2b00      	cmp	r3, #0
 8007380:	d001      	beq.n	8007386 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	e03e      	b.n	8007404 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800738e:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	055b      	lsls	r3, r3, #21
 800739a:	4313      	orrs	r3, r2
 800739c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	041b      	lsls	r3, r3, #16
 80073a8:	4313      	orrs	r3, r2
 80073aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	f043 030c 	orr.w	r3, r3, #12
 80073b2:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	f043 0301 	orr.w	r3, r3, #1
 80073ba:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	697a      	ldr	r2, [r7, #20]
 80073c2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 80073c6:	f7fe fc1f 	bl	8005c08 <HAL_GetTick>
 80073ca:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80073cc:	e009      	b.n	80073e2 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 80073ce:	f7fe fc1b 	bl	8005c08 <HAL_GetTick>
 80073d2:	4602      	mov	r2, r0
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	1ad3      	subs	r3, r2, r3
 80073d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80073dc:	d901      	bls.n	80073e2 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e010      	b.n	8007404 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80073ea:	f003 0301 	and.w	r3, r3, #1
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1ed      	bne.n	80073ce <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	461a      	mov	r2, r3
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007402:	2300      	movs	r3, #0
}
 8007404:	4618      	mov	r0, r3
 8007406:	3718      	adds	r7, #24
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	607a      	str	r2, [r7, #4]
 8007418:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b00      	cmp	r3, #0
 8007428:	d001      	beq.n	800742e <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e03c      	b.n	80074a8 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007436:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	055b      	lsls	r3, r3, #21
 8007442:	4313      	orrs	r3, r2
 8007444:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	041b      	lsls	r3, r3, #16
 8007450:	4313      	orrs	r3, r2
 8007452:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	f023 030c 	bic.w	r3, r3, #12
 800745a:	f043 0304 	orr.w	r3, r3, #4
 800745e:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	f043 0301 	orr.w	r3, r3, #1
 8007466:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	b29a      	uxth	r2, r3
 800746c:	4b10      	ldr	r3, [pc, #64]	@ (80074b0 <HAL_ETH_WritePHYRegister+0xa4>)
 800746e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8007472:	4a0f      	ldr	r2, [pc, #60]	@ (80074b0 <HAL_ETH_WritePHYRegister+0xa4>)
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 800747a:	f7fe fbc5 	bl	8005c08 <HAL_GetTick>
 800747e:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8007480:	e009      	b.n	8007496 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8007482:	f7fe fbc1 	bl	8005c08 <HAL_GetTick>
 8007486:	4602      	mov	r2, r0
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	1ad3      	subs	r3, r2, r3
 800748c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007490:	d901      	bls.n	8007496 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e008      	b.n	80074a8 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800749e:	f003 0301 	and.w	r3, r3, #1
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1ed      	bne.n	8007482 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3718      	adds	r7, #24
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	40028000 	.word	0x40028000

080074b4 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d101      	bne.n	80074c8 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80074c4:	2301      	movs	r3, #1
 80074c6:	e1c3      	b.n	8007850 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f003 020c 	and.w	r2, r3, #12
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 0310 	and.w	r3, r3, #16
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	bf14      	ite	ne
 80074e4:	2301      	movne	r3, #1
 80074e6:	2300      	moveq	r3, #0
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	461a      	mov	r2, r3
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800750a:	2b00      	cmp	r3, #0
 800750c:	bf0c      	ite	eq
 800750e:	2301      	moveq	r3, #1
 8007510:	2300      	movne	r3, #0
 8007512:	b2db      	uxtb	r3, r3
 8007514:	461a      	mov	r2, r3
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 8007526:	2b00      	cmp	r3, #0
 8007528:	bf14      	ite	ne
 800752a:	2301      	movne	r3, #1
 800752c:	2300      	moveq	r3, #0
 800752e:	b2db      	uxtb	r3, r3
 8007530:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007540:	2b00      	cmp	r3, #0
 8007542:	bf0c      	ite	eq
 8007544:	2301      	moveq	r3, #1
 8007546:	2300      	movne	r3, #0
 8007548:	b2db      	uxtb	r3, r3
 800754a:	461a      	mov	r2, r3
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8007556:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800755a:	2b00      	cmp	r3, #0
 800755c:	bf14      	ite	ne
 800755e:	2301      	movne	r3, #1
 8007560:	2300      	moveq	r3, #0
 8007562:	b2db      	uxtb	r3, r3
 8007564:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007574:	2b00      	cmp	r3, #0
 8007576:	bf14      	ite	ne
 8007578:	2301      	movne	r3, #1
 800757a:	2300      	moveq	r3, #0
 800757c:	b2db      	uxtb	r3, r3
 800757e:	461a      	mov	r2, r3
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	bf14      	ite	ne
 80075ae:	2301      	movne	r3, #1
 80075b0:	2300      	moveq	r3, #0
 80075b2:	b2db      	uxtb	r3, r3
 80075b4:	461a      	mov	r2, r3
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	bf0c      	ite	eq
 80075c8:	2301      	moveq	r3, #1
 80075ca:	2300      	movne	r3, #0
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	461a      	mov	r2, r3
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80075de:	2b00      	cmp	r3, #0
 80075e0:	bf0c      	ite	eq
 80075e2:	2301      	moveq	r3, #1
 80075e4:	2300      	movne	r3, #0
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	461a      	mov	r2, r3
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	bf14      	ite	ne
 80075fc:	2301      	movne	r3, #1
 80075fe:	2300      	moveq	r3, #0
 8007600:	b2db      	uxtb	r3, r3
 8007602:	461a      	mov	r2, r3
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007612:	2b00      	cmp	r3, #0
 8007614:	bf14      	ite	ne
 8007616:	2301      	movne	r3, #1
 8007618:	2300      	moveq	r3, #0
 800761a:	b2db      	uxtb	r3, r3
 800761c:	461a      	mov	r2, r3
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800762c:	2b00      	cmp	r3, #0
 800762e:	bf14      	ite	ne
 8007630:	2301      	movne	r3, #1
 8007632:	2300      	moveq	r3, #0
 8007634:	b2db      	uxtb	r3, r3
 8007636:	461a      	mov	r2, r3
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8007642:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007646:	2b00      	cmp	r3, #0
 8007648:	bf14      	ite	ne
 800764a:	2301      	movne	r3, #1
 800764c:	2300      	moveq	r3, #0
 800764e:	b2db      	uxtb	r3, r3
 8007650:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800766e:	2b00      	cmp	r3, #0
 8007670:	bf14      	ite	ne
 8007672:	2301      	movne	r3, #1
 8007674:	2300      	moveq	r3, #0
 8007676:	b2db      	uxtb	r3, r3
 8007678:	461a      	mov	r2, r3
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	bf0c      	ite	eq
 80076a8:	2301      	moveq	r3, #1
 80076aa:	2300      	movne	r3, #0
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	461a      	mov	r2, r3
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	bf14      	ite	ne
 80076c4:	2301      	movne	r3, #1
 80076c6:	2300      	moveq	r3, #0
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	461a      	mov	r2, r3
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 80076d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80076dc:	2b00      	cmp	r3, #0
 80076de:	bf14      	ite	ne
 80076e0:	2301      	movne	r3, #1
 80076e2:	2300      	moveq	r3, #0
 80076e4:	b2db      	uxtb	r3, r3
 80076e6:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	bf14      	ite	ne
 80076fc:	2301      	movne	r3, #1
 80076fe:	2300      	moveq	r3, #0
 8007700:	b2db      	uxtb	r3, r3
 8007702:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	0e5b      	lsrs	r3, r3, #25
 8007712:	f003 021f 	and.w	r2, r3, #31
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007724:	2b00      	cmp	r3, #0
 8007726:	bf14      	ite	ne
 8007728:	2301      	movne	r3, #1
 800772a:	2300      	moveq	r3, #0
 800772c:	b2db      	uxtb	r3, r3
 800772e:	461a      	mov	r2, r3
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	f003 020f 	and.w	r2, r3, #15
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800774a:	f003 0302 	and.w	r3, r3, #2
 800774e:	2b00      	cmp	r3, #0
 8007750:	bf14      	ite	ne
 8007752:	2301      	movne	r3, #1
 8007754:	2300      	moveq	r3, #0
 8007756:	b2db      	uxtb	r3, r3
 8007758:	461a      	mov	r2, r3
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800776a:	2b00      	cmp	r3, #0
 800776c:	bf0c      	ite	eq
 800776e:	2301      	moveq	r3, #1
 8007770:	2300      	movne	r3, #0
 8007772:	b2db      	uxtb	r3, r3
 8007774:	461a      	mov	r2, r3
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007782:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007790:	0c1b      	lsrs	r3, r3, #16
 8007792:	b29a      	uxth	r2, r3
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077a0:	f003 0301 	and.w	r3, r3, #1
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	bf14      	ite	ne
 80077a8:	2301      	movne	r3, #1
 80077aa:	2300      	moveq	r3, #0
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	461a      	mov	r2, r3
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077be:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	bf14      	ite	ne
 80077c6:	2301      	movne	r3, #1
 80077c8:	2300      	moveq	r3, #0
 80077ca:	b2db      	uxtb	r3, r3
 80077cc:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 80077dc:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80077ec:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 80077fc:	f003 0308 	and.w	r3, r3, #8
 8007800:	2b00      	cmp	r3, #0
 8007802:	bf14      	ite	ne
 8007804:	2301      	movne	r3, #1
 8007806:	2300      	moveq	r3, #0
 8007808:	b2db      	uxtb	r3, r3
 800780a:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800781a:	f003 0310 	and.w	r3, r3, #16
 800781e:	2b00      	cmp	r3, #0
 8007820:	bf14      	ite	ne
 8007822:	2301      	movne	r3, #1
 8007824:	2300      	moveq	r3, #0
 8007826:	b2db      	uxtb	r3, r3
 8007828:	461a      	mov	r2, r3
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8007838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800783c:	2b00      	cmp	r3, #0
 800783e:	bf0c      	ite	eq
 8007840:	2301      	moveq	r3, #1
 8007842:	2300      	movne	r3, #0
 8007844:	b2db      	uxtb	r3, r3
 8007846:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 800784e:	2300      	movs	r3, #0
}
 8007850:	4618      	mov	r0, r3
 8007852:	370c      	adds	r7, #12
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d101      	bne.n	8007870 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 800786c:	2301      	movs	r3, #1
 800786e:	e00b      	b.n	8007888 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007876:	2b10      	cmp	r3, #16
 8007878:	d105      	bne.n	8007886 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 800787a:	6839      	ldr	r1, [r7, #0]
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f000 f871 	bl	8007964 <ETH_SetMACConfig>

    return HAL_OK;
 8007882:	2300      	movs	r3, #0
 8007884:	e000      	b.n	8007888 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
  }
}
 8007888:	4618      	mov	r0, r3
 800788a:	3708      	adds	r7, #8
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80078a0:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80078a8:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80078aa:	f002 f867 	bl	800997c <HAL_RCC_GetHCLKFreq>
 80078ae:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	4a1a      	ldr	r2, [pc, #104]	@ (800791c <HAL_ETH_SetMDIOClockRange+0x8c>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d804      	bhi.n	80078c2 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80078be:	60fb      	str	r3, [r7, #12]
 80078c0:	e022      	b.n	8007908 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	4a16      	ldr	r2, [pc, #88]	@ (8007920 <HAL_ETH_SetMDIOClockRange+0x90>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d204      	bcs.n	80078d4 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80078d0:	60fb      	str	r3, [r7, #12]
 80078d2:	e019      	b.n	8007908 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	4a13      	ldr	r2, [pc, #76]	@ (8007924 <HAL_ETH_SetMDIOClockRange+0x94>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d915      	bls.n	8007908 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	4a12      	ldr	r2, [pc, #72]	@ (8007928 <HAL_ETH_SetMDIOClockRange+0x98>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d804      	bhi.n	80078ee <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078ea:	60fb      	str	r3, [r7, #12]
 80078ec:	e00c      	b.n	8007908 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	4a0e      	ldr	r2, [pc, #56]	@ (800792c <HAL_ETH_SetMDIOClockRange+0x9c>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d804      	bhi.n	8007900 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80078fc:	60fb      	str	r3, [r7, #12]
 80078fe:	e003      	b.n	8007908 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8007906:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8007912:	bf00      	nop
 8007914:	3710      	adds	r7, #16
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	02160ebf 	.word	0x02160ebf
 8007920:	03938700 	.word	0x03938700
 8007924:	05f5e0ff 	.word	0x05f5e0ff
 8007928:	08f0d17f 	.word	0x08f0d17f
 800792c:	0ee6b27f 	.word	0x0ee6b27f

08007930 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8007930:	b480      	push	{r7}
 8007932:	b083      	sub	sp, #12
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 800793e:	4618      	mov	r0, r3
 8007940:	370c      	adds	r7, #12
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr

0800794a <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 800794a:	b480      	push	{r7}
 800794c:	b083      	sub	sp, #12
 800794e:	af00      	add	r7, sp, #0
 8007950:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8007958:	4618      	mov	r0, r3
 800795a:	370c      	adds	r7, #12
 800795c:	46bd      	mov	sp, r7
 800795e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007962:	4770      	bx	lr

08007964 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8007964:	b480      	push	{r7}
 8007966:	b085      	sub	sp, #20
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8007976:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	791b      	ldrb	r3, [r3, #4]
 800797c:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 800797e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	7b1b      	ldrb	r3, [r3, #12]
 8007984:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8007986:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	7b5b      	ldrb	r3, [r3, #13]
 800798c:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800798e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	7b9b      	ldrb	r3, [r3, #14]
 8007994:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8007996:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	7bdb      	ldrb	r3, [r3, #15]
 800799c:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800799e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80079a0:	683a      	ldr	r2, [r7, #0]
 80079a2:	7c12      	ldrb	r2, [r2, #16]
 80079a4:	2a00      	cmp	r2, #0
 80079a6:	d102      	bne.n	80079ae <ETH_SetMACConfig+0x4a>
 80079a8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80079ac:	e000      	b.n	80079b0 <ETH_SetMACConfig+0x4c>
 80079ae:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80079b0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80079b2:	683a      	ldr	r2, [r7, #0]
 80079b4:	7c52      	ldrb	r2, [r2, #17]
 80079b6:	2a00      	cmp	r2, #0
 80079b8:	d102      	bne.n	80079c0 <ETH_SetMACConfig+0x5c>
 80079ba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80079be:	e000      	b.n	80079c2 <ETH_SetMACConfig+0x5e>
 80079c0:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80079c2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	7c9b      	ldrb	r3, [r3, #18]
 80079c8:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80079ca:	431a      	orrs	r2, r3
               macconf->Speed |
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 80079d0:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 80079d6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	7f1b      	ldrb	r3, [r3, #28]
 80079dc:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80079de:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	7f5b      	ldrb	r3, [r3, #29]
 80079e4:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 80079e6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80079e8:	683a      	ldr	r2, [r7, #0]
 80079ea:	7f92      	ldrb	r2, [r2, #30]
 80079ec:	2a00      	cmp	r2, #0
 80079ee:	d102      	bne.n	80079f6 <ETH_SetMACConfig+0x92>
 80079f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80079f4:	e000      	b.n	80079f8 <ETH_SetMACConfig+0x94>
 80079f6:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80079f8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	7fdb      	ldrb	r3, [r3, #31]
 80079fe:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8007a00:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8007a02:	683a      	ldr	r2, [r7, #0]
 8007a04:	f892 2020 	ldrb.w	r2, [r2, #32]
 8007a08:	2a00      	cmp	r2, #0
 8007a0a:	d102      	bne.n	8007a12 <ETH_SetMACConfig+0xae>
 8007a0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007a10:	e000      	b.n	8007a14 <ETH_SetMACConfig+0xb0>
 8007a12:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8007a14:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8007a1a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a22:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8007a24:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	4b56      	ldr	r3, [pc, #344]	@ (8007b90 <ETH_SetMACConfig+0x22c>)
 8007a36:	4013      	ands	r3, r2
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	6812      	ldr	r2, [r2, #0]
 8007a3c:	68f9      	ldr	r1, [r7, #12]
 8007a3e:	430b      	orrs	r3, r1
 8007a40:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a46:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007a4e:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8007a50:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007a58:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8007a5a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8007a62:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8007a64:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8007a66:	683a      	ldr	r2, [r7, #0]
 8007a68:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8007a6c:	2a00      	cmp	r2, #0
 8007a6e:	d102      	bne.n	8007a76 <ETH_SetMACConfig+0x112>
 8007a70:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007a74:	e000      	b.n	8007a78 <ETH_SetMACConfig+0x114>
 8007a76:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8007a78:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	685a      	ldr	r2, [r3, #4]
 8007a88:	4b42      	ldr	r3, [pc, #264]	@ (8007b94 <ETH_SetMACConfig+0x230>)
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	687a      	ldr	r2, [r7, #4]
 8007a8e:	6812      	ldr	r2, [r2, #0]
 8007a90:	68f9      	ldr	r1, [r7, #12]
 8007a92:	430b      	orrs	r3, r1
 8007a94:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a9c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68da      	ldr	r2, [r3, #12]
 8007aac:	4b3a      	ldr	r3, [pc, #232]	@ (8007b98 <ETH_SetMACConfig+0x234>)
 8007aae:	4013      	ands	r3, r2
 8007ab0:	687a      	ldr	r2, [r7, #4]
 8007ab2:	6812      	ldr	r2, [r2, #0]
 8007ab4:	68f9      	ldr	r1, [r7, #12]
 8007ab6:	430b      	orrs	r3, r1
 8007ab8:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007ac0:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8007ac6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8007ac8:	683a      	ldr	r2, [r7, #0]
 8007aca:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8007ace:	2a00      	cmp	r2, #0
 8007ad0:	d101      	bne.n	8007ad6 <ETH_SetMACConfig+0x172>
 8007ad2:	2280      	movs	r2, #128	@ 0x80
 8007ad4:	e000      	b.n	8007ad8 <ETH_SetMACConfig+0x174>
 8007ad6:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8007ad8:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ade:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007aea:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8007aee:	4013      	ands	r3, r2
 8007af0:	687a      	ldr	r2, [r7, #4]
 8007af2:	6812      	ldr	r2, [r2, #0]
 8007af4:	68f9      	ldr	r1, [r7, #12]
 8007af6:	430b      	orrs	r3, r1
 8007af8:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8007b00:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8007b08:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b16:	f023 0103 	bic.w	r1, r3, #3
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	68fa      	ldr	r2, [r7, #12]
 8007b20:	430a      	orrs	r2, r1
 8007b22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8007b2e:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	430a      	orrs	r2, r1
 8007b3c:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8007b44:	683a      	ldr	r2, [r7, #0]
 8007b46:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8007b4a:	2a00      	cmp	r2, #0
 8007b4c:	d101      	bne.n	8007b52 <ETH_SetMACConfig+0x1ee>
 8007b4e:	2240      	movs	r2, #64	@ 0x40
 8007b50:	e000      	b.n	8007b54 <ETH_SetMACConfig+0x1f0>
 8007b52:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8007b54:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8007b5c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8007b5e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8007b66:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8007b74:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68fa      	ldr	r2, [r7, #12]
 8007b7e:	430a      	orrs	r2, r1
 8007b80:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8007b84:	bf00      	nop
 8007b86:	3714      	adds	r7, #20
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr
 8007b90:	00048083 	.word	0x00048083
 8007b94:	c0f88000 	.word	0xc0f88000
 8007b98:	fffffef0 	.word	0xfffffef0

08007b9c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b085      	sub	sp, #20
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	4b38      	ldr	r3, [pc, #224]	@ (8007c94 <ETH_SetDMAConfig+0xf8>)
 8007bb2:	4013      	ands	r3, r2
 8007bb4:	683a      	ldr	r2, [r7, #0]
 8007bb6:	6811      	ldr	r1, [r2, #0]
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	6812      	ldr	r2, [r2, #0]
 8007bbc:	430b      	orrs	r3, r1
 8007bbe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007bc2:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	791b      	ldrb	r3, [r3, #4]
 8007bc8:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8007bce:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	7b1b      	ldrb	r3, [r3, #12]
 8007bd4:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007be2:	685a      	ldr	r2, [r3, #4]
 8007be4:	4b2c      	ldr	r3, [pc, #176]	@ (8007c98 <ETH_SetDMAConfig+0xfc>)
 8007be6:	4013      	ands	r3, r2
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	6812      	ldr	r2, [r2, #0]
 8007bec:	68f9      	ldr	r1, [r7, #12]
 8007bee:	430b      	orrs	r3, r1
 8007bf0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007bf4:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	7b5b      	ldrb	r3, [r3, #13]
 8007bfa:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8007c00:	4313      	orrs	r3, r2
 8007c02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c0c:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8007c10:	4b22      	ldr	r3, [pc, #136]	@ (8007c9c <ETH_SetDMAConfig+0x100>)
 8007c12:	4013      	ands	r3, r2
 8007c14:	687a      	ldr	r2, [r7, #4]
 8007c16:	6812      	ldr	r2, [r2, #0]
 8007c18:	68f9      	ldr	r1, [r7, #12]
 8007c1a:	430b      	orrs	r3, r1
 8007c1c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007c20:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	7d1b      	ldrb	r3, [r3, #20]
 8007c2c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8007c2e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	7f5b      	ldrb	r3, [r3, #29]
 8007c34:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8007c36:	4313      	orrs	r3, r2
 8007c38:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c42:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8007c46:	4b16      	ldr	r3, [pc, #88]	@ (8007ca0 <ETH_SetDMAConfig+0x104>)
 8007c48:	4013      	ands	r3, r2
 8007c4a:	687a      	ldr	r2, [r7, #4]
 8007c4c:	6812      	ldr	r2, [r2, #0]
 8007c4e:	68f9      	ldr	r1, [r7, #12]
 8007c50:	430b      	orrs	r3, r1
 8007c52:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007c56:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	7f1b      	ldrb	r3, [r3, #28]
 8007c5e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8007c64:	4313      	orrs	r3, r2
 8007c66:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c70:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8007c74:	4b0b      	ldr	r3, [pc, #44]	@ (8007ca4 <ETH_SetDMAConfig+0x108>)
 8007c76:	4013      	ands	r3, r2
 8007c78:	687a      	ldr	r2, [r7, #4]
 8007c7a:	6812      	ldr	r2, [r2, #0]
 8007c7c:	68f9      	ldr	r1, [r7, #12]
 8007c7e:	430b      	orrs	r3, r1
 8007c80:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007c84:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8007c88:	bf00      	nop
 8007c8a:	3714      	adds	r7, #20
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr
 8007c94:	ffff87fd 	.word	0xffff87fd
 8007c98:	ffff2ffe 	.word	0xffff2ffe
 8007c9c:	fffec000 	.word	0xfffec000
 8007ca0:	ffc0efef 	.word	0xffc0efef
 8007ca4:	7fc0ffff 	.word	0x7fc0ffff

08007ca8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b0a4      	sub	sp, #144	@ 0x90
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8007ce4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007ce8:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8007cea:	2300      	movs	r3, #0
 8007cec:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8007d00:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8007d04:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8007d06:	2300      	movs	r3, #0
 8007d08:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8007d10:	2301      	movs	r3, #1
 8007d12:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8007d16:	2300      	movs	r3, #0
 8007d18:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8007d22:	2300      	movs	r3, #0
 8007d24:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8007d26:	2300      	movs	r3, #0
 8007d28:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8007d34:	2300      	movs	r3, #0
 8007d36:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8007d40:	2320      	movs	r3, #32
 8007d42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8007d46:	2301      	movs	r3, #1
 8007d48:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8007d52:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8007d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007d58:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007d5c:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8007d64:	2302      	movs	r3, #2
 8007d66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007d70:	2300      	movs	r3, #0
 8007d72:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8007d76:	2300      	movs	r3, #0
 8007d78:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8007d82:	2300      	movs	r3, #0
 8007d84:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8007d86:	2301      	movs	r3, #1
 8007d88:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8007d8c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007d90:	4619      	mov	r1, r3
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f7ff fde6 	bl	8007964 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8007da0:	2300      	movs	r3, #0
 8007da2:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8007da4:	2300      	movs	r3, #0
 8007da6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8007daa:	2300      	movs	r3, #0
 8007dac:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8007dae:	2300      	movs	r3, #0
 8007db0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8007db2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007db6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8007db8:	2300      	movs	r3, #0
 8007dba:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8007dbc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007dc0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8007dc8:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8007dcc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007dce:	f107 0308 	add.w	r3, r7, #8
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f7ff fee1 	bl	8007b9c <ETH_SetDMAConfig>
}
 8007dda:	bf00      	nop
 8007ddc:	3790      	adds	r7, #144	@ 0x90
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}

08007de2 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8007de2:	b480      	push	{r7}
 8007de4:	b085      	sub	sp, #20
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007dea:	2300      	movs	r3, #0
 8007dec:	60fb      	str	r3, [r7, #12]
 8007dee:	e01d      	b.n	8007e2c <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	68d9      	ldr	r1, [r3, #12]
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	4613      	mov	r3, r2
 8007df8:	005b      	lsls	r3, r3, #1
 8007dfa:	4413      	add	r3, r2
 8007dfc:	00db      	lsls	r3, r3, #3
 8007dfe:	440b      	add	r3, r1
 8007e00:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	2200      	movs	r2, #0
 8007e06:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	2200      	movs	r2, #0
 8007e12:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	2200      	movs	r2, #0
 8007e18:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8007e1a:	68b9      	ldr	r1, [r7, #8]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	68fa      	ldr	r2, [r7, #12]
 8007e20:	3206      	adds	r2, #6
 8007e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	3301      	adds	r3, #1
 8007e2a:	60fb      	str	r3, [r7, #12]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2b03      	cmp	r3, #3
 8007e30:	d9de      	bls.n	8007df0 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e40:	461a      	mov	r2, r3
 8007e42:	2303      	movs	r3, #3
 8007e44:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	68da      	ldr	r2, [r3, #12]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e54:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	68da      	ldr	r2, [r3, #12]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e64:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8007e68:	bf00      	nop
 8007e6a:	3714      	adds	r7, #20
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b085      	sub	sp, #20
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	60fb      	str	r3, [r7, #12]
 8007e80:	e023      	b.n	8007eca <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6919      	ldr	r1, [r3, #16]
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	4613      	mov	r3, r2
 8007e8a:	005b      	lsls	r3, r3, #1
 8007e8c:	4413      	add	r3, r2
 8007e8e:	00db      	lsls	r3, r3, #3
 8007e90:	440b      	add	r3, r1
 8007e92:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	2200      	movs	r2, #0
 8007e98:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8007eb8:	68b9      	ldr	r1, [r7, #8]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	68fa      	ldr	r2, [r7, #12]
 8007ebe:	3212      	adds	r2, #18
 8007ec0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	60fb      	str	r3, [r7, #12]
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2b03      	cmp	r3, #3
 8007ece:	d9d8      	bls.n	8007e82 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	2303      	movs	r3, #3
 8007efa:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	691a      	ldr	r2, [r3, #16]
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f0a:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	691b      	ldr	r3, [r3, #16]
 8007f12:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f1e:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8007f22:	bf00      	nop
 8007f24:	3714      	adds	r7, #20
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr
	...

08007f30 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b091      	sub	sp, #68	@ 0x44
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	3318      	adds	r3, #24
 8007f40:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8007f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f44:	691b      	ldr	r3, [r3, #16]
 8007f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8007f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f4a:	691b      	ldr	r3, [r3, #16]
 8007f4c:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f54:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007f56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f5a:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8007f62:	2300      	movs	r3, #0
 8007f64:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8007f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f68:	68db      	ldr	r3, [r3, #12]
 8007f6a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f6e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f72:	d007      	beq.n	8007f84 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8007f74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f78:	3304      	adds	r3, #4
 8007f7a:	009b      	lsls	r3, r3, #2
 8007f7c:	4413      	add	r3, r2
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d001      	beq.n	8007f88 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8007f84:	2302      	movs	r3, #2
 8007f86:	e266      	b.n	8008456 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f003 0304 	and.w	r3, r3, #4
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d044      	beq.n	800801e <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8007f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f96:	68da      	ldr	r2, [r3, #12]
 8007f98:	4b75      	ldr	r3, [pc, #468]	@ (8008170 <ETH_Prepare_Tx_Descriptors+0x240>)
 8007f9a:	4013      	ands	r3, r2
 8007f9c:	68ba      	ldr	r2, [r7, #8]
 8007f9e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007fa0:	431a      	orrs	r2, r3
 8007fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa4:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8007fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb0:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8007fc0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f003 0308 	and.w	r3, r3, #8
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d027      	beq.n	800801e <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8007fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd0:	689b      	ldr	r3, [r3, #8]
 8007fd2:	b29a      	uxth	r2, r3
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd8:	041b      	lsls	r3, r3, #16
 8007fda:	431a      	orrs	r2, r3
 8007fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fde:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8007fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe2:	68db      	ldr	r3, [r3, #12]
 8007fe4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8007fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fea:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8007fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fee:	68db      	ldr	r3, [r3, #12]
 8007ff0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ff8:	431a      	orrs	r2, r3
 8007ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ffc:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800800c:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800801c:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f003 0310 	and.w	r3, r3, #16
 8008026:	2b00      	cmp	r3, #0
 8008028:	d00e      	beq.n	8008048 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 800802a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802c:	689a      	ldr	r2, [r3, #8]
 800802e:	4b51      	ldr	r3, [pc, #324]	@ (8008174 <ETH_Prepare_Tx_Descriptors+0x244>)
 8008030:	4013      	ands	r3, r2
 8008032:	68ba      	ldr	r2, [r7, #8]
 8008034:	6992      	ldr	r2, [r2, #24]
 8008036:	431a      	orrs	r2, r3
 8008038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800803a:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 800803c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800803e:	68db      	ldr	r3, [r3, #12]
 8008040:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8008044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008046:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f003 0304 	and.w	r3, r3, #4
 8008050:	2b00      	cmp	r3, #0
 8008052:	d105      	bne.n	8008060 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f003 0310 	and.w	r3, r3, #16
 800805c:	2b00      	cmp	r3, #0
 800805e:	d036      	beq.n	80080ce <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8008060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 800806c:	f3bf 8f5f 	dmb	sy
}
 8008070:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8008072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008074:	68db      	ldr	r3, [r3, #12]
 8008076:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800807a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807c:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800807e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008080:	3301      	adds	r3, #1
 8008082:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008084:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008086:	2b03      	cmp	r3, #3
 8008088:	d902      	bls.n	8008090 <ETH_Prepare_Tx_Descriptors+0x160>
 800808a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800808c:	3b04      	subs	r3, #4
 800808e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8008090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008092:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008098:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 800809a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800809c:	3301      	adds	r3, #1
 800809e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80080a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a2:	68db      	ldr	r3, [r3, #12]
 80080a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080ac:	d10f      	bne.n	80080ce <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80080ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080b0:	6a3a      	ldr	r2, [r7, #32]
 80080b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080b6:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 80080b8:	f3bf 8f5f 	dmb	sy
}
 80080bc:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80080be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c0:	68db      	ldr	r3, [r3, #12]
 80080c2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80080c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c8:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 80080ca:	2302      	movs	r3, #2
 80080cc:	e1c3      	b.n	8008456 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 80080ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080d0:	3301      	adds	r3, #1
 80080d2:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80080d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	461a      	mov	r2, r3
 80080da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080dc:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80080de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e0:	689a      	ldr	r2, [r3, #8]
 80080e2:	4b24      	ldr	r3, [pc, #144]	@ (8008174 <ETH_Prepare_Tx_Descriptors+0x244>)
 80080e4:	4013      	ands	r3, r2
 80080e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80080e8:	6852      	ldr	r2, [r2, #4]
 80080ea:	431a      	orrs	r2, r3
 80080ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ee:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 80080f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d012      	beq.n	800811e <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 80080f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80080fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	461a      	mov	r2, r3
 8008104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008106:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8008108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810a:	689a      	ldr	r2, [r3, #8]
 800810c:	4b1a      	ldr	r3, [pc, #104]	@ (8008178 <ETH_Prepare_Tx_Descriptors+0x248>)
 800810e:	4013      	ands	r3, r2
 8008110:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008112:	6852      	ldr	r2, [r2, #4]
 8008114:	0412      	lsls	r2, r2, #16
 8008116:	431a      	orrs	r2, r3
 8008118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811a:	609a      	str	r2, [r3, #8]
 800811c:	e008      	b.n	8008130 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800811e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008120:	2200      	movs	r2, #0
 8008122:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8008124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008126:	689a      	ldr	r2, [r3, #8]
 8008128:	4b13      	ldr	r3, [pc, #76]	@ (8008178 <ETH_Prepare_Tx_Descriptors+0x248>)
 800812a:	4013      	ands	r3, r2
 800812c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800812e:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f003 0310 	and.w	r3, r3, #16
 8008138:	2b00      	cmp	r3, #0
 800813a:	d021      	beq.n	8008180 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 800813c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	6a1b      	ldr	r3, [r3, #32]
 8008148:	04db      	lsls	r3, r3, #19
 800814a:	431a      	orrs	r2, r3
 800814c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814e:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8008150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008152:	68da      	ldr	r2, [r3, #12]
 8008154:	4b09      	ldr	r3, [pc, #36]	@ (800817c <ETH_Prepare_Tx_Descriptors+0x24c>)
 8008156:	4013      	ands	r3, r2
 8008158:	68ba      	ldr	r2, [r7, #8]
 800815a:	69d2      	ldr	r2, [r2, #28]
 800815c:	431a      	orrs	r2, r3
 800815e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008160:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8008162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800816a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816c:	60da      	str	r2, [r3, #12]
 800816e:	e02e      	b.n	80081ce <ETH_Prepare_Tx_Descriptors+0x29e>
 8008170:	ffff0000 	.word	0xffff0000
 8008174:	ffffc000 	.word	0xffffc000
 8008178:	c000ffff 	.word	0xc000ffff
 800817c:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8008180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008182:	68da      	ldr	r2, [r3, #12]
 8008184:	4b7b      	ldr	r3, [pc, #492]	@ (8008374 <ETH_Prepare_Tx_Descriptors+0x444>)
 8008186:	4013      	ands	r3, r2
 8008188:	68ba      	ldr	r2, [r7, #8]
 800818a:	6852      	ldr	r2, [r2, #4]
 800818c:	431a      	orrs	r2, r3
 800818e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008190:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f003 0301 	and.w	r3, r3, #1
 800819a:	2b00      	cmp	r3, #0
 800819c:	d008      	beq.n	80081b0 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800819e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	695b      	ldr	r3, [r3, #20]
 80081aa:	431a      	orrs	r2, r3
 80081ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ae:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f003 0320 	and.w	r3, r3, #32
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d008      	beq.n	80081ce <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 80081bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081be:	68db      	ldr	r3, [r3, #12]
 80081c0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	691b      	ldr	r3, [r3, #16]
 80081c8:	431a      	orrs	r2, r3
 80081ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081cc:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f003 0304 	and.w	r3, r3, #4
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d008      	beq.n	80081ec <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 80081da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081e6:	431a      	orrs	r2, r3
 80081e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ea:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80081ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ee:	68db      	ldr	r3, [r3, #12]
 80081f0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80081f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f6:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80081f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8008200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008202:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8008204:	f3bf 8f5f 	dmb	sy
}
 8008208:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800820a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008214:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f003 0302 	and.w	r3, r3, #2
 800821e:	2b00      	cmp	r3, #0
 8008220:	f000 80da 	beq.w	80083d8 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8008224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008226:	68db      	ldr	r3, [r3, #12]
 8008228:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	431a      	orrs	r2, r3
 8008232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008234:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8008236:	e0cf      	b.n	80083d8 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8008238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800823a:	68db      	ldr	r3, [r3, #12]
 800823c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008242:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8008244:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008246:	3301      	adds	r3, #1
 8008248:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800824a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800824c:	2b03      	cmp	r3, #3
 800824e:	d902      	bls.n	8008256 <ETH_Prepare_Tx_Descriptors+0x326>
 8008250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008252:	3b04      	subs	r3, #4
 8008254:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8008256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008258:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800825a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800825e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8008260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826a:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 800826c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826e:	68db      	ldr	r3, [r3, #12]
 8008270:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008274:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008278:	d007      	beq.n	800828a <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800827a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800827c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800827e:	3304      	adds	r3, #4
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	4413      	add	r3, r2
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d029      	beq.n	80082de <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 800828a:	6a3b      	ldr	r3, [r7, #32]
 800828c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800828e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008290:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008296:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8008298:	2300      	movs	r3, #0
 800829a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800829c:	e019      	b.n	80082d2 <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 800829e:	f3bf 8f5f 	dmb	sy
}
 80082a2:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80082a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a6:	68db      	ldr	r3, [r3, #12]
 80082a8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80082ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ae:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80082b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082b2:	3301      	adds	r3, #1
 80082b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80082b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082b8:	2b03      	cmp	r3, #3
 80082ba:	d902      	bls.n	80082c2 <ETH_Prepare_Tx_Descriptors+0x392>
 80082bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082be:	3b04      	subs	r3, #4
 80082c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80082c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80082c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082ca:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 80082cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ce:	3301      	adds	r3, #1
 80082d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80082d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80082d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d3e1      	bcc.n	800829e <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 80082da:	2302      	movs	r3, #2
 80082dc:	e0bb      	b.n	8008456 <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 80082de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082e0:	3301      	adds	r3, #1
 80082e2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80082e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80082ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	461a      	mov	r2, r3
 80082f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f2:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80082f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f6:	689a      	ldr	r2, [r3, #8]
 80082f8:	4b1f      	ldr	r3, [pc, #124]	@ (8008378 <ETH_Prepare_Tx_Descriptors+0x448>)
 80082fa:	4013      	ands	r3, r2
 80082fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082fe:	6852      	ldr	r2, [r2, #4]
 8008300:	431a      	orrs	r2, r3
 8008302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008304:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8008306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d012      	beq.n	8008334 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 800830e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8008314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	461a      	mov	r2, r3
 800831a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831c:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 800831e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008320:	689a      	ldr	r2, [r3, #8]
 8008322:	4b16      	ldr	r3, [pc, #88]	@ (800837c <ETH_Prepare_Tx_Descriptors+0x44c>)
 8008324:	4013      	ands	r3, r2
 8008326:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008328:	6852      	ldr	r2, [r2, #4]
 800832a:	0412      	lsls	r2, r2, #16
 800832c:	431a      	orrs	r2, r3
 800832e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008330:	609a      	str	r2, [r3, #8]
 8008332:	e008      	b.n	8008346 <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8008334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008336:	2200      	movs	r2, #0
 8008338:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800833a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833c:	689a      	ldr	r2, [r3, #8]
 800833e:	4b0f      	ldr	r3, [pc, #60]	@ (800837c <ETH_Prepare_Tx_Descriptors+0x44c>)
 8008340:	4013      	ands	r3, r2
 8008342:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008344:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f003 0310 	and.w	r3, r3, #16
 800834e:	2b00      	cmp	r3, #0
 8008350:	d018      	beq.n	8008384 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8008352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008354:	68da      	ldr	r2, [r3, #12]
 8008356:	4b0a      	ldr	r3, [pc, #40]	@ (8008380 <ETH_Prepare_Tx_Descriptors+0x450>)
 8008358:	4013      	ands	r3, r2
 800835a:	68ba      	ldr	r2, [r7, #8]
 800835c:	69d2      	ldr	r2, [r2, #28]
 800835e:	431a      	orrs	r2, r3
 8008360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008362:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8008364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008366:	68db      	ldr	r3, [r3, #12]
 8008368:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800836c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836e:	60da      	str	r2, [r3, #12]
 8008370:	e020      	b.n	80083b4 <ETH_Prepare_Tx_Descriptors+0x484>
 8008372:	bf00      	nop
 8008374:	ffff8000 	.word	0xffff8000
 8008378:	ffffc000 	.word	0xffffc000
 800837c:	c000ffff 	.word	0xc000ffff
 8008380:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8008384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008386:	68da      	ldr	r2, [r3, #12]
 8008388:	4b36      	ldr	r3, [pc, #216]	@ (8008464 <ETH_Prepare_Tx_Descriptors+0x534>)
 800838a:	4013      	ands	r3, r2
 800838c:	68ba      	ldr	r2, [r7, #8]
 800838e:	6852      	ldr	r2, [r2, #4]
 8008390:	431a      	orrs	r2, r3
 8008392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008394:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f003 0301 	and.w	r3, r3, #1
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d008      	beq.n	80083b4 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80083a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a4:	68db      	ldr	r3, [r3, #12]
 80083a6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	695b      	ldr	r3, [r3, #20]
 80083ae:	431a      	orrs	r2, r3
 80083b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b2:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 80083b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083b6:	3301      	adds	r3, #1
 80083b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 80083ba:	f3bf 8f5f 	dmb	sy
}
 80083be:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80083c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c2:	68db      	ldr	r3, [r3, #12]
 80083c4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80083c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ca:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80083cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ce:	68db      	ldr	r3, [r3, #12]
 80083d0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80083d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d6:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 80083d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	f47f af2b 	bne.w	8008238 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d006      	beq.n	80083f6 <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80083e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ea:	689b      	ldr	r3, [r3, #8]
 80083ec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80083f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f2:	609a      	str	r2, [r3, #8]
 80083f4:	e005      	b.n	8008402 <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80083f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f8:	689b      	ldr	r3, [r3, #8]
 80083fa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80083fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008400:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8008402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800840a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840c:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 800840e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008410:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008412:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008416:	3304      	adds	r3, #4
 8008418:	009b      	lsls	r3, r3, #2
 800841a:	440b      	add	r3, r1
 800841c:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 800841e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008420:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008422:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008424:	f3ef 8310 	mrs	r3, PRIMASK
 8008428:	61bb      	str	r3, [r7, #24]
  return(result);
 800842a:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800842c:	61fb      	str	r3, [r7, #28]
 800842e:	2301      	movs	r3, #1
 8008430:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	f383 8810 	msr	PRIMASK, r3
}
 8008438:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800843a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800843c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800843e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008440:	4413      	add	r3, r2
 8008442:	1c5a      	adds	r2, r3, #1
 8008444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008446:	629a      	str	r2, [r3, #40]	@ 0x28
 8008448:	69fb      	ldr	r3, [r7, #28]
 800844a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	f383 8810 	msr	PRIMASK, r3
}
 8008452:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8008454:	2300      	movs	r3, #0
}
 8008456:	4618      	mov	r0, r3
 8008458:	3744      	adds	r7, #68	@ 0x44
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop
 8008464:	ffff8000 	.word	0xffff8000

08008468 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8008468:	b480      	push	{r7}
 800846a:	b087      	sub	sp, #28
 800846c:	af00      	add	r7, sp, #0
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	460b      	mov	r3, r1
 8008472:	607a      	str	r2, [r7, #4]
 8008474:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008476:	2300      	movs	r3, #0
 8008478:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d101      	bne.n	8008484 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8008480:	2301      	movs	r3, #1
 8008482:	e00a      	b.n	800849a <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8008484:	7afb      	ldrb	r3, [r7, #11]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d103      	bne.n	8008492 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	605a      	str	r2, [r3, #4]
      break;
 8008490:	e002      	b.n	8008498 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8008492:	2301      	movs	r3, #1
 8008494:	75fb      	strb	r3, [r7, #23]
      break;
 8008496:	bf00      	nop
  }

  return status;
 8008498:	7dfb      	ldrb	r3, [r7, #23]
}
 800849a:	4618      	mov	r0, r3
 800849c:	371c      	adds	r7, #28
 800849e:	46bd      	mov	sp, r7
 80084a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a4:	4770      	bx	lr

080084a6 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80084a6:	b480      	push	{r7}
 80084a8:	b083      	sub	sp, #12
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
 80084ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d101      	bne.n	80084ba <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80084b6:	2301      	movs	r3, #1
 80084b8:	e003      	b.n	80084c2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	683a      	ldr	r2, [r7, #0]
 80084be:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80084c0:	2300      	movs	r3, #0
  }
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	370c      	adds	r7, #12
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr
	...

080084d0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b086      	sub	sp, #24
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	0c1b      	lsrs	r3, r3, #16
 80084de:	f003 0303 	and.w	r3, r3, #3
 80084e2:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 031f 	and.w	r3, r3, #31
 80084ec:	2201      	movs	r2, #1
 80084ee:	fa02 f303 	lsl.w	r3, r2, r3
 80084f2:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80084f4:	f7fd fcc4 	bl	8005e80 <HAL_GetCurrentCPUID>
 80084f8:	4603      	mov	r3, r0
 80084fa:	2b03      	cmp	r3, #3
 80084fc:	d105      	bne.n	800850a <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	011a      	lsls	r2, r3, #4
 8008502:	4b0f      	ldr	r3, [pc, #60]	@ (8008540 <HAL_EXTI_IRQHandler+0x70>)
 8008504:	4413      	add	r3, r2
 8008506:	617b      	str	r3, [r7, #20]
 8008508:	e004      	b.n	8008514 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	011a      	lsls	r2, r3, #4
 800850e:	4b0d      	ldr	r3, [pc, #52]	@ (8008544 <HAL_EXTI_IRQHandler+0x74>)
 8008510:	4413      	add	r3, r2
 8008512:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	68fa      	ldr	r2, [r7, #12]
 800851a:	4013      	ands	r3, r2
 800851c:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d009      	beq.n	8008538 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	68fa      	ldr	r2, [r7, #12]
 8008528:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d002      	beq.n	8008538 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	4798      	blx	r3
    }
  }
}
 8008538:	bf00      	nop
 800853a:	3718      	adds	r7, #24
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}
 8008540:	58000088 	.word	0x58000088
 8008544:	580000c8 	.word	0x580000c8

08008548 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008548:	b480      	push	{r7}
 800854a:	b089      	sub	sp, #36	@ 0x24
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
 8008550:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008552:	2300      	movs	r3, #0
 8008554:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008556:	4b89      	ldr	r3, [pc, #548]	@ (800877c <HAL_GPIO_Init+0x234>)
 8008558:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800855a:	e194      	b.n	8008886 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	681a      	ldr	r2, [r3, #0]
 8008560:	2101      	movs	r1, #1
 8008562:	69fb      	ldr	r3, [r7, #28]
 8008564:	fa01 f303 	lsl.w	r3, r1, r3
 8008568:	4013      	ands	r3, r2
 800856a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	2b00      	cmp	r3, #0
 8008570:	f000 8186 	beq.w	8008880 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	f003 0303 	and.w	r3, r3, #3
 800857c:	2b01      	cmp	r3, #1
 800857e:	d005      	beq.n	800858c <HAL_GPIO_Init+0x44>
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	f003 0303 	and.w	r3, r3, #3
 8008588:	2b02      	cmp	r3, #2
 800858a:	d130      	bne.n	80085ee <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008592:	69fb      	ldr	r3, [r7, #28]
 8008594:	005b      	lsls	r3, r3, #1
 8008596:	2203      	movs	r2, #3
 8008598:	fa02 f303 	lsl.w	r3, r2, r3
 800859c:	43db      	mvns	r3, r3
 800859e:	69ba      	ldr	r2, [r7, #24]
 80085a0:	4013      	ands	r3, r2
 80085a2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	68da      	ldr	r2, [r3, #12]
 80085a8:	69fb      	ldr	r3, [r7, #28]
 80085aa:	005b      	lsls	r3, r3, #1
 80085ac:	fa02 f303 	lsl.w	r3, r2, r3
 80085b0:	69ba      	ldr	r2, [r7, #24]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	69ba      	ldr	r2, [r7, #24]
 80085ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80085c2:	2201      	movs	r2, #1
 80085c4:	69fb      	ldr	r3, [r7, #28]
 80085c6:	fa02 f303 	lsl.w	r3, r2, r3
 80085ca:	43db      	mvns	r3, r3
 80085cc:	69ba      	ldr	r2, [r7, #24]
 80085ce:	4013      	ands	r3, r2
 80085d0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	091b      	lsrs	r3, r3, #4
 80085d8:	f003 0201 	and.w	r2, r3, #1
 80085dc:	69fb      	ldr	r3, [r7, #28]
 80085de:	fa02 f303 	lsl.w	r3, r2, r3
 80085e2:	69ba      	ldr	r2, [r7, #24]
 80085e4:	4313      	orrs	r3, r2
 80085e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	69ba      	ldr	r2, [r7, #24]
 80085ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	f003 0303 	and.w	r3, r3, #3
 80085f6:	2b03      	cmp	r3, #3
 80085f8:	d017      	beq.n	800862a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	68db      	ldr	r3, [r3, #12]
 80085fe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008600:	69fb      	ldr	r3, [r7, #28]
 8008602:	005b      	lsls	r3, r3, #1
 8008604:	2203      	movs	r2, #3
 8008606:	fa02 f303 	lsl.w	r3, r2, r3
 800860a:	43db      	mvns	r3, r3
 800860c:	69ba      	ldr	r2, [r7, #24]
 800860e:	4013      	ands	r3, r2
 8008610:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	689a      	ldr	r2, [r3, #8]
 8008616:	69fb      	ldr	r3, [r7, #28]
 8008618:	005b      	lsls	r3, r3, #1
 800861a:	fa02 f303 	lsl.w	r3, r2, r3
 800861e:	69ba      	ldr	r2, [r7, #24]
 8008620:	4313      	orrs	r3, r2
 8008622:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	69ba      	ldr	r2, [r7, #24]
 8008628:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	f003 0303 	and.w	r3, r3, #3
 8008632:	2b02      	cmp	r3, #2
 8008634:	d123      	bne.n	800867e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008636:	69fb      	ldr	r3, [r7, #28]
 8008638:	08da      	lsrs	r2, r3, #3
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	3208      	adds	r2, #8
 800863e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008642:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008644:	69fb      	ldr	r3, [r7, #28]
 8008646:	f003 0307 	and.w	r3, r3, #7
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	220f      	movs	r2, #15
 800864e:	fa02 f303 	lsl.w	r3, r2, r3
 8008652:	43db      	mvns	r3, r3
 8008654:	69ba      	ldr	r2, [r7, #24]
 8008656:	4013      	ands	r3, r2
 8008658:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	691a      	ldr	r2, [r3, #16]
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	f003 0307 	and.w	r3, r3, #7
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	fa02 f303 	lsl.w	r3, r2, r3
 800866a:	69ba      	ldr	r2, [r7, #24]
 800866c:	4313      	orrs	r3, r2
 800866e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008670:	69fb      	ldr	r3, [r7, #28]
 8008672:	08da      	lsrs	r2, r3, #3
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	3208      	adds	r2, #8
 8008678:	69b9      	ldr	r1, [r7, #24]
 800867a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	005b      	lsls	r3, r3, #1
 8008688:	2203      	movs	r2, #3
 800868a:	fa02 f303 	lsl.w	r3, r2, r3
 800868e:	43db      	mvns	r3, r3
 8008690:	69ba      	ldr	r2, [r7, #24]
 8008692:	4013      	ands	r3, r2
 8008694:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	f003 0203 	and.w	r2, r3, #3
 800869e:	69fb      	ldr	r3, [r7, #28]
 80086a0:	005b      	lsls	r3, r3, #1
 80086a2:	fa02 f303 	lsl.w	r3, r2, r3
 80086a6:	69ba      	ldr	r2, [r7, #24]
 80086a8:	4313      	orrs	r3, r2
 80086aa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	69ba      	ldr	r2, [r7, #24]
 80086b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	f000 80e0 	beq.w	8008880 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80086c0:	4b2f      	ldr	r3, [pc, #188]	@ (8008780 <HAL_GPIO_Init+0x238>)
 80086c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80086c6:	4a2e      	ldr	r2, [pc, #184]	@ (8008780 <HAL_GPIO_Init+0x238>)
 80086c8:	f043 0302 	orr.w	r3, r3, #2
 80086cc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80086d0:	4b2b      	ldr	r3, [pc, #172]	@ (8008780 <HAL_GPIO_Init+0x238>)
 80086d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80086d6:	f003 0302 	and.w	r3, r3, #2
 80086da:	60fb      	str	r3, [r7, #12]
 80086dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80086de:	4a29      	ldr	r2, [pc, #164]	@ (8008784 <HAL_GPIO_Init+0x23c>)
 80086e0:	69fb      	ldr	r3, [r7, #28]
 80086e2:	089b      	lsrs	r3, r3, #2
 80086e4:	3302      	adds	r3, #2
 80086e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	f003 0303 	and.w	r3, r3, #3
 80086f2:	009b      	lsls	r3, r3, #2
 80086f4:	220f      	movs	r2, #15
 80086f6:	fa02 f303 	lsl.w	r3, r2, r3
 80086fa:	43db      	mvns	r3, r3
 80086fc:	69ba      	ldr	r2, [r7, #24]
 80086fe:	4013      	ands	r3, r2
 8008700:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	4a20      	ldr	r2, [pc, #128]	@ (8008788 <HAL_GPIO_Init+0x240>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d052      	beq.n	80087b0 <HAL_GPIO_Init+0x268>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a1f      	ldr	r2, [pc, #124]	@ (800878c <HAL_GPIO_Init+0x244>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d031      	beq.n	8008776 <HAL_GPIO_Init+0x22e>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	4a1e      	ldr	r2, [pc, #120]	@ (8008790 <HAL_GPIO_Init+0x248>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d02b      	beq.n	8008772 <HAL_GPIO_Init+0x22a>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	4a1d      	ldr	r2, [pc, #116]	@ (8008794 <HAL_GPIO_Init+0x24c>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d025      	beq.n	800876e <HAL_GPIO_Init+0x226>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	4a1c      	ldr	r2, [pc, #112]	@ (8008798 <HAL_GPIO_Init+0x250>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d01f      	beq.n	800876a <HAL_GPIO_Init+0x222>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	4a1b      	ldr	r2, [pc, #108]	@ (800879c <HAL_GPIO_Init+0x254>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d019      	beq.n	8008766 <HAL_GPIO_Init+0x21e>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	4a1a      	ldr	r2, [pc, #104]	@ (80087a0 <HAL_GPIO_Init+0x258>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d013      	beq.n	8008762 <HAL_GPIO_Init+0x21a>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4a19      	ldr	r2, [pc, #100]	@ (80087a4 <HAL_GPIO_Init+0x25c>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d00d      	beq.n	800875e <HAL_GPIO_Init+0x216>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a18      	ldr	r2, [pc, #96]	@ (80087a8 <HAL_GPIO_Init+0x260>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d007      	beq.n	800875a <HAL_GPIO_Init+0x212>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a17      	ldr	r2, [pc, #92]	@ (80087ac <HAL_GPIO_Init+0x264>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d101      	bne.n	8008756 <HAL_GPIO_Init+0x20e>
 8008752:	2309      	movs	r3, #9
 8008754:	e02d      	b.n	80087b2 <HAL_GPIO_Init+0x26a>
 8008756:	230a      	movs	r3, #10
 8008758:	e02b      	b.n	80087b2 <HAL_GPIO_Init+0x26a>
 800875a:	2308      	movs	r3, #8
 800875c:	e029      	b.n	80087b2 <HAL_GPIO_Init+0x26a>
 800875e:	2307      	movs	r3, #7
 8008760:	e027      	b.n	80087b2 <HAL_GPIO_Init+0x26a>
 8008762:	2306      	movs	r3, #6
 8008764:	e025      	b.n	80087b2 <HAL_GPIO_Init+0x26a>
 8008766:	2305      	movs	r3, #5
 8008768:	e023      	b.n	80087b2 <HAL_GPIO_Init+0x26a>
 800876a:	2304      	movs	r3, #4
 800876c:	e021      	b.n	80087b2 <HAL_GPIO_Init+0x26a>
 800876e:	2303      	movs	r3, #3
 8008770:	e01f      	b.n	80087b2 <HAL_GPIO_Init+0x26a>
 8008772:	2302      	movs	r3, #2
 8008774:	e01d      	b.n	80087b2 <HAL_GPIO_Init+0x26a>
 8008776:	2301      	movs	r3, #1
 8008778:	e01b      	b.n	80087b2 <HAL_GPIO_Init+0x26a>
 800877a:	bf00      	nop
 800877c:	58000080 	.word	0x58000080
 8008780:	58024400 	.word	0x58024400
 8008784:	58000400 	.word	0x58000400
 8008788:	58020000 	.word	0x58020000
 800878c:	58020400 	.word	0x58020400
 8008790:	58020800 	.word	0x58020800
 8008794:	58020c00 	.word	0x58020c00
 8008798:	58021000 	.word	0x58021000
 800879c:	58021400 	.word	0x58021400
 80087a0:	58021800 	.word	0x58021800
 80087a4:	58021c00 	.word	0x58021c00
 80087a8:	58022000 	.word	0x58022000
 80087ac:	58022400 	.word	0x58022400
 80087b0:	2300      	movs	r3, #0
 80087b2:	69fa      	ldr	r2, [r7, #28]
 80087b4:	f002 0203 	and.w	r2, r2, #3
 80087b8:	0092      	lsls	r2, r2, #2
 80087ba:	4093      	lsls	r3, r2
 80087bc:	69ba      	ldr	r2, [r7, #24]
 80087be:	4313      	orrs	r3, r2
 80087c0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80087c2:	4938      	ldr	r1, [pc, #224]	@ (80088a4 <HAL_GPIO_Init+0x35c>)
 80087c4:	69fb      	ldr	r3, [r7, #28]
 80087c6:	089b      	lsrs	r3, r3, #2
 80087c8:	3302      	adds	r3, #2
 80087ca:	69ba      	ldr	r2, [r7, #24]
 80087cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80087d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	43db      	mvns	r3, r3
 80087dc:	69ba      	ldr	r2, [r7, #24]
 80087de:	4013      	ands	r3, r2
 80087e0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d003      	beq.n	80087f6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80087ee:	69ba      	ldr	r2, [r7, #24]
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	4313      	orrs	r3, r2
 80087f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80087f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80087fa:	69bb      	ldr	r3, [r7, #24]
 80087fc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80087fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	43db      	mvns	r3, r3
 800880a:	69ba      	ldr	r2, [r7, #24]
 800880c:	4013      	ands	r3, r2
 800880e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	685b      	ldr	r3, [r3, #4]
 8008814:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008818:	2b00      	cmp	r3, #0
 800881a:	d003      	beq.n	8008824 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800881c:	69ba      	ldr	r2, [r7, #24]
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	4313      	orrs	r3, r2
 8008822:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008824:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008828:	69bb      	ldr	r3, [r7, #24]
 800882a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	43db      	mvns	r3, r3
 8008836:	69ba      	ldr	r2, [r7, #24]
 8008838:	4013      	ands	r3, r2
 800883a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008844:	2b00      	cmp	r3, #0
 8008846:	d003      	beq.n	8008850 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008848:	69ba      	ldr	r2, [r7, #24]
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	4313      	orrs	r3, r2
 800884e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	69ba      	ldr	r2, [r7, #24]
 8008854:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	43db      	mvns	r3, r3
 8008860:	69ba      	ldr	r2, [r7, #24]
 8008862:	4013      	ands	r3, r2
 8008864:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800886e:	2b00      	cmp	r3, #0
 8008870:	d003      	beq.n	800887a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008872:	69ba      	ldr	r2, [r7, #24]
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	4313      	orrs	r3, r2
 8008878:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	69ba      	ldr	r2, [r7, #24]
 800887e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	3301      	adds	r3, #1
 8008884:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	fa22 f303 	lsr.w	r3, r2, r3
 8008890:	2b00      	cmp	r3, #0
 8008892:	f47f ae63 	bne.w	800855c <HAL_GPIO_Init+0x14>
  }
}
 8008896:	bf00      	nop
 8008898:	bf00      	nop
 800889a:	3724      	adds	r7, #36	@ 0x24
 800889c:	46bd      	mov	sp, r7
 800889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a2:	4770      	bx	lr
 80088a4:	58000400 	.word	0x58000400

080088a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b083      	sub	sp, #12
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
 80088b0:	460b      	mov	r3, r1
 80088b2:	807b      	strh	r3, [r7, #2]
 80088b4:	4613      	mov	r3, r2
 80088b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80088b8:	787b      	ldrb	r3, [r7, #1]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d003      	beq.n	80088c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80088be:	887a      	ldrh	r2, [r7, #2]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80088c4:	e003      	b.n	80088ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80088c6:	887b      	ldrh	r3, [r7, #2]
 80088c8:	041a      	lsls	r2, r3, #16
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	619a      	str	r2, [r3, #24]
}
 80088ce:	bf00      	nop
 80088d0:	370c      	adds	r7, #12
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr

080088da <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80088da:	b480      	push	{r7}
 80088dc:	b085      	sub	sp, #20
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
 80088e2:	460b      	mov	r3, r1
 80088e4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	695b      	ldr	r3, [r3, #20]
 80088ea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80088ec:	887a      	ldrh	r2, [r7, #2]
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	4013      	ands	r3, r2
 80088f2:	041a      	lsls	r2, r3, #16
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	43d9      	mvns	r1, r3
 80088f8:	887b      	ldrh	r3, [r7, #2]
 80088fa:	400b      	ands	r3, r1
 80088fc:	431a      	orrs	r2, r3
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	619a      	str	r2, [r3, #24]
}
 8008902:	bf00      	nop
 8008904:	3714      	adds	r7, #20
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr

0800890e <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800890e:	b580      	push	{r7, lr}
 8008910:	b082      	sub	sp, #8
 8008912:	af00      	add	r7, sp, #0
 8008914:	4603      	mov	r3, r0
 8008916:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8008918:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800891c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008920:	88fb      	ldrh	r3, [r7, #6]
 8008922:	4013      	ands	r3, r2
 8008924:	2b00      	cmp	r3, #0
 8008926:	d008      	beq.n	800893a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008928:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800892c:	88fb      	ldrh	r3, [r7, #6]
 800892e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008932:	88fb      	ldrh	r3, [r7, #6]
 8008934:	4618      	mov	r0, r3
 8008936:	f000 f804 	bl	8008942 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800893a:	bf00      	nop
 800893c:	3708      	adds	r7, #8
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}

08008942 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008942:	b480      	push	{r7}
 8008944:	b083      	sub	sp, #12
 8008946:	af00      	add	r7, sp, #0
 8008948:	4603      	mov	r3, r0
 800894a:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800894c:	bf00      	nop
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8008958:	b480      	push	{r7}
 800895a:	b083      	sub	sp, #12
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8008960:	4a08      	ldr	r2, [pc, #32]	@ (8008984 <HAL_HSEM_FastTake+0x2c>)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	3320      	adds	r3, #32
 8008966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800896a:	4a07      	ldr	r2, [pc, #28]	@ (8008988 <HAL_HSEM_FastTake+0x30>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d101      	bne.n	8008974 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8008970:	2300      	movs	r3, #0
 8008972:	e000      	b.n	8008976 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8008974:	2301      	movs	r3, #1
}
 8008976:	4618      	mov	r0, r3
 8008978:	370c      	adds	r7, #12
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr
 8008982:	bf00      	nop
 8008984:	58026400 	.word	0x58026400
 8008988:	80000300 	.word	0x80000300

0800898c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800898c:	b480      	push	{r7}
 800898e:	b083      	sub	sp, #12
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8008996:	4906      	ldr	r1, [pc, #24]	@ (80089b0 <HAL_HSEM_Release+0x24>)
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80089a4:	bf00      	nop
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr
 80089b0:	58026400 	.word	0x58026400

080089b4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b084      	sub	sp, #16
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80089bc:	4b29      	ldr	r3, [pc, #164]	@ (8008a64 <HAL_PWREx_ConfigSupply+0xb0>)
 80089be:	68db      	ldr	r3, [r3, #12]
 80089c0:	f003 0307 	and.w	r3, r3, #7
 80089c4:	2b06      	cmp	r3, #6
 80089c6:	d00a      	beq.n	80089de <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80089c8:	4b26      	ldr	r3, [pc, #152]	@ (8008a64 <HAL_PWREx_ConfigSupply+0xb0>)
 80089ca:	68db      	ldr	r3, [r3, #12]
 80089cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d001      	beq.n	80089da <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	e040      	b.n	8008a5c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80089da:	2300      	movs	r3, #0
 80089dc:	e03e      	b.n	8008a5c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80089de:	4b21      	ldr	r3, [pc, #132]	@ (8008a64 <HAL_PWREx_ConfigSupply+0xb0>)
 80089e0:	68db      	ldr	r3, [r3, #12]
 80089e2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80089e6:	491f      	ldr	r1, [pc, #124]	@ (8008a64 <HAL_PWREx_ConfigSupply+0xb0>)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	4313      	orrs	r3, r2
 80089ec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80089ee:	f7fd f90b 	bl	8005c08 <HAL_GetTick>
 80089f2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80089f4:	e009      	b.n	8008a0a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80089f6:	f7fd f907 	bl	8005c08 <HAL_GetTick>
 80089fa:	4602      	mov	r2, r0
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	1ad3      	subs	r3, r2, r3
 8008a00:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008a04:	d901      	bls.n	8008a0a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008a06:	2301      	movs	r3, #1
 8008a08:	e028      	b.n	8008a5c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008a0a:	4b16      	ldr	r3, [pc, #88]	@ (8008a64 <HAL_PWREx_ConfigSupply+0xb0>)
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008a12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a16:	d1ee      	bne.n	80089f6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2b1e      	cmp	r3, #30
 8008a1c:	d008      	beq.n	8008a30 <HAL_PWREx_ConfigSupply+0x7c>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a22:	d005      	beq.n	8008a30 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2b1d      	cmp	r3, #29
 8008a28:	d002      	beq.n	8008a30 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2b2d      	cmp	r3, #45	@ 0x2d
 8008a2e:	d114      	bne.n	8008a5a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8008a30:	f7fd f8ea 	bl	8005c08 <HAL_GetTick>
 8008a34:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8008a36:	e009      	b.n	8008a4c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008a38:	f7fd f8e6 	bl	8005c08 <HAL_GetTick>
 8008a3c:	4602      	mov	r2, r0
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	1ad3      	subs	r3, r2, r3
 8008a42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008a46:	d901      	bls.n	8008a4c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8008a48:	2301      	movs	r3, #1
 8008a4a:	e007      	b.n	8008a5c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8008a4c:	4b05      	ldr	r3, [pc, #20]	@ (8008a64 <HAL_PWREx_ConfigSupply+0xb0>)
 8008a4e:	68db      	ldr	r3, [r3, #12]
 8008a50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a58:	d1ee      	bne.n	8008a38 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008a5a:	2300      	movs	r3, #0
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3710      	adds	r7, #16
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}
 8008a64:	58024800 	.word	0x58024800

08008a68 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b08c      	sub	sp, #48	@ 0x30
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d102      	bne.n	8008a7c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008a76:	2301      	movs	r3, #1
 8008a78:	f000 bc48 	b.w	800930c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f003 0301 	and.w	r3, r3, #1
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	f000 8088 	beq.w	8008b9a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008a8a:	4b99      	ldr	r3, [pc, #612]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008a8c:	691b      	ldr	r3, [r3, #16]
 8008a8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008a94:	4b96      	ldr	r3, [pc, #600]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a98:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a9c:	2b10      	cmp	r3, #16
 8008a9e:	d007      	beq.n	8008ab0 <HAL_RCC_OscConfig+0x48>
 8008aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aa2:	2b18      	cmp	r3, #24
 8008aa4:	d111      	bne.n	8008aca <HAL_RCC_OscConfig+0x62>
 8008aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aa8:	f003 0303 	and.w	r3, r3, #3
 8008aac:	2b02      	cmp	r3, #2
 8008aae:	d10c      	bne.n	8008aca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ab0:	4b8f      	ldr	r3, [pc, #572]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d06d      	beq.n	8008b98 <HAL_RCC_OscConfig+0x130>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d169      	bne.n	8008b98 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	f000 bc21 	b.w	800930c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ad2:	d106      	bne.n	8008ae2 <HAL_RCC_OscConfig+0x7a>
 8008ad4:	4b86      	ldr	r3, [pc, #536]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a85      	ldr	r2, [pc, #532]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008ada:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ade:	6013      	str	r3, [r2, #0]
 8008ae0:	e02e      	b.n	8008b40 <HAL_RCC_OscConfig+0xd8>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d10c      	bne.n	8008b04 <HAL_RCC_OscConfig+0x9c>
 8008aea:	4b81      	ldr	r3, [pc, #516]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	4a80      	ldr	r2, [pc, #512]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008af0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008af4:	6013      	str	r3, [r2, #0]
 8008af6:	4b7e      	ldr	r3, [pc, #504]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a7d      	ldr	r2, [pc, #500]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008afc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008b00:	6013      	str	r3, [r2, #0]
 8008b02:	e01d      	b.n	8008b40 <HAL_RCC_OscConfig+0xd8>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008b0c:	d10c      	bne.n	8008b28 <HAL_RCC_OscConfig+0xc0>
 8008b0e:	4b78      	ldr	r3, [pc, #480]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4a77      	ldr	r2, [pc, #476]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008b14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008b18:	6013      	str	r3, [r2, #0]
 8008b1a:	4b75      	ldr	r3, [pc, #468]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a74      	ldr	r2, [pc, #464]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008b20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b24:	6013      	str	r3, [r2, #0]
 8008b26:	e00b      	b.n	8008b40 <HAL_RCC_OscConfig+0xd8>
 8008b28:	4b71      	ldr	r3, [pc, #452]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a70      	ldr	r2, [pc, #448]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008b2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b32:	6013      	str	r3, [r2, #0]
 8008b34:	4b6e      	ldr	r3, [pc, #440]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4a6d      	ldr	r2, [pc, #436]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008b3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008b3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	685b      	ldr	r3, [r3, #4]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d013      	beq.n	8008b70 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b48:	f7fd f85e 	bl	8005c08 <HAL_GetTick>
 8008b4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008b4e:	e008      	b.n	8008b62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008b50:	f7fd f85a 	bl	8005c08 <HAL_GetTick>
 8008b54:	4602      	mov	r2, r0
 8008b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b58:	1ad3      	subs	r3, r2, r3
 8008b5a:	2b64      	cmp	r3, #100	@ 0x64
 8008b5c:	d901      	bls.n	8008b62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008b5e:	2303      	movs	r3, #3
 8008b60:	e3d4      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008b62:	4b63      	ldr	r3, [pc, #396]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d0f0      	beq.n	8008b50 <HAL_RCC_OscConfig+0xe8>
 8008b6e:	e014      	b.n	8008b9a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b70:	f7fd f84a 	bl	8005c08 <HAL_GetTick>
 8008b74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008b76:	e008      	b.n	8008b8a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008b78:	f7fd f846 	bl	8005c08 <HAL_GetTick>
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b80:	1ad3      	subs	r3, r2, r3
 8008b82:	2b64      	cmp	r3, #100	@ 0x64
 8008b84:	d901      	bls.n	8008b8a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008b86:	2303      	movs	r3, #3
 8008b88:	e3c0      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008b8a:	4b59      	ldr	r3, [pc, #356]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1f0      	bne.n	8008b78 <HAL_RCC_OscConfig+0x110>
 8008b96:	e000      	b.n	8008b9a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f003 0302 	and.w	r3, r3, #2
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	f000 80ca 	beq.w	8008d3c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008ba8:	4b51      	ldr	r3, [pc, #324]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008baa:	691b      	ldr	r3, [r3, #16]
 8008bac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008bb0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008bb2:	4b4f      	ldr	r3, [pc, #316]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bb6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008bb8:	6a3b      	ldr	r3, [r7, #32]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d007      	beq.n	8008bce <HAL_RCC_OscConfig+0x166>
 8008bbe:	6a3b      	ldr	r3, [r7, #32]
 8008bc0:	2b18      	cmp	r3, #24
 8008bc2:	d156      	bne.n	8008c72 <HAL_RCC_OscConfig+0x20a>
 8008bc4:	69fb      	ldr	r3, [r7, #28]
 8008bc6:	f003 0303 	and.w	r3, r3, #3
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d151      	bne.n	8008c72 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008bce:	4b48      	ldr	r3, [pc, #288]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f003 0304 	and.w	r3, r3, #4
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d005      	beq.n	8008be6 <HAL_RCC_OscConfig+0x17e>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	68db      	ldr	r3, [r3, #12]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d101      	bne.n	8008be6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8008be2:	2301      	movs	r3, #1
 8008be4:	e392      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008be6:	4b42      	ldr	r3, [pc, #264]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f023 0219 	bic.w	r2, r3, #25
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	493f      	ldr	r1, [pc, #252]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008bf4:	4313      	orrs	r3, r2
 8008bf6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bf8:	f7fd f806 	bl	8005c08 <HAL_GetTick>
 8008bfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008bfe:	e008      	b.n	8008c12 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008c00:	f7fd f802 	bl	8005c08 <HAL_GetTick>
 8008c04:	4602      	mov	r2, r0
 8008c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c08:	1ad3      	subs	r3, r2, r3
 8008c0a:	2b02      	cmp	r3, #2
 8008c0c:	d901      	bls.n	8008c12 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008c0e:	2303      	movs	r3, #3
 8008c10:	e37c      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008c12:	4b37      	ldr	r3, [pc, #220]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f003 0304 	and.w	r3, r3, #4
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d0f0      	beq.n	8008c00 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c1e:	f7fc ffff 	bl	8005c20 <HAL_GetREVID>
 8008c22:	4603      	mov	r3, r0
 8008c24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d817      	bhi.n	8008c5c <HAL_RCC_OscConfig+0x1f4>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	691b      	ldr	r3, [r3, #16]
 8008c30:	2b40      	cmp	r3, #64	@ 0x40
 8008c32:	d108      	bne.n	8008c46 <HAL_RCC_OscConfig+0x1de>
 8008c34:	4b2e      	ldr	r3, [pc, #184]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008c3c:	4a2c      	ldr	r2, [pc, #176]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008c3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008c42:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c44:	e07a      	b.n	8008d3c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c46:	4b2a      	ldr	r3, [pc, #168]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	691b      	ldr	r3, [r3, #16]
 8008c52:	031b      	lsls	r3, r3, #12
 8008c54:	4926      	ldr	r1, [pc, #152]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008c56:	4313      	orrs	r3, r2
 8008c58:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c5a:	e06f      	b.n	8008d3c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c5c:	4b24      	ldr	r3, [pc, #144]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	691b      	ldr	r3, [r3, #16]
 8008c68:	061b      	lsls	r3, r3, #24
 8008c6a:	4921      	ldr	r1, [pc, #132]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c70:	e064      	b.n	8008d3c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	68db      	ldr	r3, [r3, #12]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d047      	beq.n	8008d0a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f023 0219 	bic.w	r2, r3, #25
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	68db      	ldr	r3, [r3, #12]
 8008c86:	491a      	ldr	r1, [pc, #104]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c8c:	f7fc ffbc 	bl	8005c08 <HAL_GetTick>
 8008c90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008c92:	e008      	b.n	8008ca6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008c94:	f7fc ffb8 	bl	8005c08 <HAL_GetTick>
 8008c98:	4602      	mov	r2, r0
 8008c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c9c:	1ad3      	subs	r3, r2, r3
 8008c9e:	2b02      	cmp	r3, #2
 8008ca0:	d901      	bls.n	8008ca6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008ca2:	2303      	movs	r3, #3
 8008ca4:	e332      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008ca6:	4b12      	ldr	r3, [pc, #72]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f003 0304 	and.w	r3, r3, #4
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d0f0      	beq.n	8008c94 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008cb2:	f7fc ffb5 	bl	8005c20 <HAL_GetREVID>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d819      	bhi.n	8008cf4 <HAL_RCC_OscConfig+0x28c>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	691b      	ldr	r3, [r3, #16]
 8008cc4:	2b40      	cmp	r3, #64	@ 0x40
 8008cc6:	d108      	bne.n	8008cda <HAL_RCC_OscConfig+0x272>
 8008cc8:	4b09      	ldr	r3, [pc, #36]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008cd0:	4a07      	ldr	r2, [pc, #28]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008cd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008cd6:	6053      	str	r3, [r2, #4]
 8008cd8:	e030      	b.n	8008d3c <HAL_RCC_OscConfig+0x2d4>
 8008cda:	4b05      	ldr	r3, [pc, #20]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	691b      	ldr	r3, [r3, #16]
 8008ce6:	031b      	lsls	r3, r3, #12
 8008ce8:	4901      	ldr	r1, [pc, #4]	@ (8008cf0 <HAL_RCC_OscConfig+0x288>)
 8008cea:	4313      	orrs	r3, r2
 8008cec:	604b      	str	r3, [r1, #4]
 8008cee:	e025      	b.n	8008d3c <HAL_RCC_OscConfig+0x2d4>
 8008cf0:	58024400 	.word	0x58024400
 8008cf4:	4b9a      	ldr	r3, [pc, #616]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	691b      	ldr	r3, [r3, #16]
 8008d00:	061b      	lsls	r3, r3, #24
 8008d02:	4997      	ldr	r1, [pc, #604]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008d04:	4313      	orrs	r3, r2
 8008d06:	604b      	str	r3, [r1, #4]
 8008d08:	e018      	b.n	8008d3c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008d0a:	4b95      	ldr	r3, [pc, #596]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a94      	ldr	r2, [pc, #592]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008d10:	f023 0301 	bic.w	r3, r3, #1
 8008d14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d16:	f7fc ff77 	bl	8005c08 <HAL_GetTick>
 8008d1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008d1c:	e008      	b.n	8008d30 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d1e:	f7fc ff73 	bl	8005c08 <HAL_GetTick>
 8008d22:	4602      	mov	r2, r0
 8008d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d26:	1ad3      	subs	r3, r2, r3
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	d901      	bls.n	8008d30 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8008d2c:	2303      	movs	r3, #3
 8008d2e:	e2ed      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008d30:	4b8b      	ldr	r3, [pc, #556]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f003 0304 	and.w	r3, r3, #4
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d1f0      	bne.n	8008d1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f003 0310 	and.w	r3, r3, #16
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	f000 80a9 	beq.w	8008e9c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008d4a:	4b85      	ldr	r3, [pc, #532]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008d52:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008d54:	4b82      	ldr	r3, [pc, #520]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d58:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008d5a:	69bb      	ldr	r3, [r7, #24]
 8008d5c:	2b08      	cmp	r3, #8
 8008d5e:	d007      	beq.n	8008d70 <HAL_RCC_OscConfig+0x308>
 8008d60:	69bb      	ldr	r3, [r7, #24]
 8008d62:	2b18      	cmp	r3, #24
 8008d64:	d13a      	bne.n	8008ddc <HAL_RCC_OscConfig+0x374>
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	f003 0303 	and.w	r3, r3, #3
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d135      	bne.n	8008ddc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008d70:	4b7b      	ldr	r3, [pc, #492]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d005      	beq.n	8008d88 <HAL_RCC_OscConfig+0x320>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	69db      	ldr	r3, [r3, #28]
 8008d80:	2b80      	cmp	r3, #128	@ 0x80
 8008d82:	d001      	beq.n	8008d88 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008d84:	2301      	movs	r3, #1
 8008d86:	e2c1      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008d88:	f7fc ff4a 	bl	8005c20 <HAL_GetREVID>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d817      	bhi.n	8008dc6 <HAL_RCC_OscConfig+0x35e>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6a1b      	ldr	r3, [r3, #32]
 8008d9a:	2b20      	cmp	r3, #32
 8008d9c:	d108      	bne.n	8008db0 <HAL_RCC_OscConfig+0x348>
 8008d9e:	4b70      	ldr	r3, [pc, #448]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008da6:	4a6e      	ldr	r2, [pc, #440]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008da8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008dac:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008dae:	e075      	b.n	8008e9c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008db0:	4b6b      	ldr	r3, [pc, #428]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6a1b      	ldr	r3, [r3, #32]
 8008dbc:	069b      	lsls	r3, r3, #26
 8008dbe:	4968      	ldr	r1, [pc, #416]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008dc4:	e06a      	b.n	8008e9c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008dc6:	4b66      	ldr	r3, [pc, #408]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008dc8:	68db      	ldr	r3, [r3, #12]
 8008dca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6a1b      	ldr	r3, [r3, #32]
 8008dd2:	061b      	lsls	r3, r3, #24
 8008dd4:	4962      	ldr	r1, [pc, #392]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008dda:	e05f      	b.n	8008e9c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	69db      	ldr	r3, [r3, #28]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d042      	beq.n	8008e6a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008de4:	4b5e      	ldr	r3, [pc, #376]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a5d      	ldr	r2, [pc, #372]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008dea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008df0:	f7fc ff0a 	bl	8005c08 <HAL_GetTick>
 8008df4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008df6:	e008      	b.n	8008e0a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008df8:	f7fc ff06 	bl	8005c08 <HAL_GetTick>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e00:	1ad3      	subs	r3, r2, r3
 8008e02:	2b02      	cmp	r3, #2
 8008e04:	d901      	bls.n	8008e0a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008e06:	2303      	movs	r3, #3
 8008e08:	e280      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008e0a:	4b55      	ldr	r3, [pc, #340]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d0f0      	beq.n	8008df8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008e16:	f7fc ff03 	bl	8005c20 <HAL_GetREVID>
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d817      	bhi.n	8008e54 <HAL_RCC_OscConfig+0x3ec>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6a1b      	ldr	r3, [r3, #32]
 8008e28:	2b20      	cmp	r3, #32
 8008e2a:	d108      	bne.n	8008e3e <HAL_RCC_OscConfig+0x3d6>
 8008e2c:	4b4c      	ldr	r3, [pc, #304]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008e34:	4a4a      	ldr	r2, [pc, #296]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008e36:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e3a:	6053      	str	r3, [r2, #4]
 8008e3c:	e02e      	b.n	8008e9c <HAL_RCC_OscConfig+0x434>
 8008e3e:	4b48      	ldr	r3, [pc, #288]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6a1b      	ldr	r3, [r3, #32]
 8008e4a:	069b      	lsls	r3, r3, #26
 8008e4c:	4944      	ldr	r1, [pc, #272]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	604b      	str	r3, [r1, #4]
 8008e52:	e023      	b.n	8008e9c <HAL_RCC_OscConfig+0x434>
 8008e54:	4b42      	ldr	r3, [pc, #264]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6a1b      	ldr	r3, [r3, #32]
 8008e60:	061b      	lsls	r3, r3, #24
 8008e62:	493f      	ldr	r1, [pc, #252]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008e64:	4313      	orrs	r3, r2
 8008e66:	60cb      	str	r3, [r1, #12]
 8008e68:	e018      	b.n	8008e9c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008e6a:	4b3d      	ldr	r3, [pc, #244]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a3c      	ldr	r2, [pc, #240]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008e70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e76:	f7fc fec7 	bl	8005c08 <HAL_GetTick>
 8008e7a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008e7c:	e008      	b.n	8008e90 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008e7e:	f7fc fec3 	bl	8005c08 <HAL_GetTick>
 8008e82:	4602      	mov	r2, r0
 8008e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e86:	1ad3      	subs	r3, r2, r3
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d901      	bls.n	8008e90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008e8c:	2303      	movs	r3, #3
 8008e8e:	e23d      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008e90:	4b33      	ldr	r3, [pc, #204]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d1f0      	bne.n	8008e7e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f003 0308 	and.w	r3, r3, #8
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d036      	beq.n	8008f16 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	695b      	ldr	r3, [r3, #20]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d019      	beq.n	8008ee4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008eb0:	4b2b      	ldr	r3, [pc, #172]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008eb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008eb4:	4a2a      	ldr	r2, [pc, #168]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008eb6:	f043 0301 	orr.w	r3, r3, #1
 8008eba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ebc:	f7fc fea4 	bl	8005c08 <HAL_GetTick>
 8008ec0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008ec2:	e008      	b.n	8008ed6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ec4:	f7fc fea0 	bl	8005c08 <HAL_GetTick>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ecc:	1ad3      	subs	r3, r2, r3
 8008ece:	2b02      	cmp	r3, #2
 8008ed0:	d901      	bls.n	8008ed6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8008ed2:	2303      	movs	r3, #3
 8008ed4:	e21a      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008ed6:	4b22      	ldr	r3, [pc, #136]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008eda:	f003 0302 	and.w	r3, r3, #2
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d0f0      	beq.n	8008ec4 <HAL_RCC_OscConfig+0x45c>
 8008ee2:	e018      	b.n	8008f16 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ee4:	4b1e      	ldr	r3, [pc, #120]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008ee6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ee8:	4a1d      	ldr	r2, [pc, #116]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008eea:	f023 0301 	bic.w	r3, r3, #1
 8008eee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ef0:	f7fc fe8a 	bl	8005c08 <HAL_GetTick>
 8008ef4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008ef6:	e008      	b.n	8008f0a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ef8:	f7fc fe86 	bl	8005c08 <HAL_GetTick>
 8008efc:	4602      	mov	r2, r0
 8008efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f00:	1ad3      	subs	r3, r2, r3
 8008f02:	2b02      	cmp	r3, #2
 8008f04:	d901      	bls.n	8008f0a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008f06:	2303      	movs	r3, #3
 8008f08:	e200      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008f0a:	4b15      	ldr	r3, [pc, #84]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008f0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f0e:	f003 0302 	and.w	r3, r3, #2
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d1f0      	bne.n	8008ef8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f003 0320 	and.w	r3, r3, #32
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d039      	beq.n	8008f96 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	699b      	ldr	r3, [r3, #24]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d01c      	beq.n	8008f64 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a0c      	ldr	r2, [pc, #48]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008f30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008f34:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008f36:	f7fc fe67 	bl	8005c08 <HAL_GetTick>
 8008f3a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008f3c:	e008      	b.n	8008f50 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008f3e:	f7fc fe63 	bl	8005c08 <HAL_GetTick>
 8008f42:	4602      	mov	r2, r0
 8008f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f46:	1ad3      	subs	r3, r2, r3
 8008f48:	2b02      	cmp	r3, #2
 8008f4a:	d901      	bls.n	8008f50 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8008f4c:	2303      	movs	r3, #3
 8008f4e:	e1dd      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008f50:	4b03      	ldr	r3, [pc, #12]	@ (8008f60 <HAL_RCC_OscConfig+0x4f8>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d0f0      	beq.n	8008f3e <HAL_RCC_OscConfig+0x4d6>
 8008f5c:	e01b      	b.n	8008f96 <HAL_RCC_OscConfig+0x52e>
 8008f5e:	bf00      	nop
 8008f60:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008f64:	4b9b      	ldr	r3, [pc, #620]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a9a      	ldr	r2, [pc, #616]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8008f6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008f6e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008f70:	f7fc fe4a 	bl	8005c08 <HAL_GetTick>
 8008f74:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008f76:	e008      	b.n	8008f8a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008f78:	f7fc fe46 	bl	8005c08 <HAL_GetTick>
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f80:	1ad3      	subs	r3, r2, r3
 8008f82:	2b02      	cmp	r3, #2
 8008f84:	d901      	bls.n	8008f8a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008f86:	2303      	movs	r3, #3
 8008f88:	e1c0      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008f8a:	4b92      	ldr	r3, [pc, #584]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1f0      	bne.n	8008f78 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f003 0304 	and.w	r3, r3, #4
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	f000 8081 	beq.w	80090a6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008fa4:	4b8c      	ldr	r3, [pc, #560]	@ (80091d8 <HAL_RCC_OscConfig+0x770>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a8b      	ldr	r2, [pc, #556]	@ (80091d8 <HAL_RCC_OscConfig+0x770>)
 8008faa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008fb0:	f7fc fe2a 	bl	8005c08 <HAL_GetTick>
 8008fb4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008fb6:	e008      	b.n	8008fca <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008fb8:	f7fc fe26 	bl	8005c08 <HAL_GetTick>
 8008fbc:	4602      	mov	r2, r0
 8008fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc0:	1ad3      	subs	r3, r2, r3
 8008fc2:	2b64      	cmp	r3, #100	@ 0x64
 8008fc4:	d901      	bls.n	8008fca <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8008fc6:	2303      	movs	r3, #3
 8008fc8:	e1a0      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008fca:	4b83      	ldr	r3, [pc, #524]	@ (80091d8 <HAL_RCC_OscConfig+0x770>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d0f0      	beq.n	8008fb8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d106      	bne.n	8008fec <HAL_RCC_OscConfig+0x584>
 8008fde:	4b7d      	ldr	r3, [pc, #500]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8008fe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fe2:	4a7c      	ldr	r2, [pc, #496]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8008fe4:	f043 0301 	orr.w	r3, r3, #1
 8008fe8:	6713      	str	r3, [r2, #112]	@ 0x70
 8008fea:	e02d      	b.n	8009048 <HAL_RCC_OscConfig+0x5e0>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d10c      	bne.n	800900e <HAL_RCC_OscConfig+0x5a6>
 8008ff4:	4b77      	ldr	r3, [pc, #476]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8008ff6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ff8:	4a76      	ldr	r2, [pc, #472]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8008ffa:	f023 0301 	bic.w	r3, r3, #1
 8008ffe:	6713      	str	r3, [r2, #112]	@ 0x70
 8009000:	4b74      	ldr	r3, [pc, #464]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009004:	4a73      	ldr	r2, [pc, #460]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009006:	f023 0304 	bic.w	r3, r3, #4
 800900a:	6713      	str	r3, [r2, #112]	@ 0x70
 800900c:	e01c      	b.n	8009048 <HAL_RCC_OscConfig+0x5e0>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	2b05      	cmp	r3, #5
 8009014:	d10c      	bne.n	8009030 <HAL_RCC_OscConfig+0x5c8>
 8009016:	4b6f      	ldr	r3, [pc, #444]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800901a:	4a6e      	ldr	r2, [pc, #440]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 800901c:	f043 0304 	orr.w	r3, r3, #4
 8009020:	6713      	str	r3, [r2, #112]	@ 0x70
 8009022:	4b6c      	ldr	r3, [pc, #432]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009026:	4a6b      	ldr	r2, [pc, #428]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009028:	f043 0301 	orr.w	r3, r3, #1
 800902c:	6713      	str	r3, [r2, #112]	@ 0x70
 800902e:	e00b      	b.n	8009048 <HAL_RCC_OscConfig+0x5e0>
 8009030:	4b68      	ldr	r3, [pc, #416]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009034:	4a67      	ldr	r2, [pc, #412]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009036:	f023 0301 	bic.w	r3, r3, #1
 800903a:	6713      	str	r3, [r2, #112]	@ 0x70
 800903c:	4b65      	ldr	r3, [pc, #404]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 800903e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009040:	4a64      	ldr	r2, [pc, #400]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009042:	f023 0304 	bic.w	r3, r3, #4
 8009046:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d015      	beq.n	800907c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009050:	f7fc fdda 	bl	8005c08 <HAL_GetTick>
 8009054:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009056:	e00a      	b.n	800906e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009058:	f7fc fdd6 	bl	8005c08 <HAL_GetTick>
 800905c:	4602      	mov	r2, r0
 800905e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009060:	1ad3      	subs	r3, r2, r3
 8009062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009066:	4293      	cmp	r3, r2
 8009068:	d901      	bls.n	800906e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800906a:	2303      	movs	r3, #3
 800906c:	e14e      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800906e:	4b59      	ldr	r3, [pc, #356]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009072:	f003 0302 	and.w	r3, r3, #2
 8009076:	2b00      	cmp	r3, #0
 8009078:	d0ee      	beq.n	8009058 <HAL_RCC_OscConfig+0x5f0>
 800907a:	e014      	b.n	80090a6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800907c:	f7fc fdc4 	bl	8005c08 <HAL_GetTick>
 8009080:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009082:	e00a      	b.n	800909a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009084:	f7fc fdc0 	bl	8005c08 <HAL_GetTick>
 8009088:	4602      	mov	r2, r0
 800908a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800908c:	1ad3      	subs	r3, r2, r3
 800908e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009092:	4293      	cmp	r3, r2
 8009094:	d901      	bls.n	800909a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8009096:	2303      	movs	r3, #3
 8009098:	e138      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800909a:	4b4e      	ldr	r3, [pc, #312]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 800909c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800909e:	f003 0302 	and.w	r3, r3, #2
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d1ee      	bne.n	8009084 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f000 812d 	beq.w	800930a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80090b0:	4b48      	ldr	r3, [pc, #288]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80090b2:	691b      	ldr	r3, [r3, #16]
 80090b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80090b8:	2b18      	cmp	r3, #24
 80090ba:	f000 80bd 	beq.w	8009238 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090c2:	2b02      	cmp	r3, #2
 80090c4:	f040 809e 	bne.w	8009204 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80090c8:	4b42      	ldr	r3, [pc, #264]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	4a41      	ldr	r2, [pc, #260]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80090ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80090d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090d4:	f7fc fd98 	bl	8005c08 <HAL_GetTick>
 80090d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80090da:	e008      	b.n	80090ee <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090dc:	f7fc fd94 	bl	8005c08 <HAL_GetTick>
 80090e0:	4602      	mov	r2, r0
 80090e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e4:	1ad3      	subs	r3, r2, r3
 80090e6:	2b02      	cmp	r3, #2
 80090e8:	d901      	bls.n	80090ee <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80090ea:	2303      	movs	r3, #3
 80090ec:	e10e      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80090ee:	4b39      	ldr	r3, [pc, #228]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d1f0      	bne.n	80090dc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80090fa:	4b36      	ldr	r3, [pc, #216]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80090fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80090fe:	4b37      	ldr	r3, [pc, #220]	@ (80091dc <HAL_RCC_OscConfig+0x774>)
 8009100:	4013      	ands	r3, r2
 8009102:	687a      	ldr	r2, [r7, #4]
 8009104:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8009106:	687a      	ldr	r2, [r7, #4]
 8009108:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800910a:	0112      	lsls	r2, r2, #4
 800910c:	430a      	orrs	r2, r1
 800910e:	4931      	ldr	r1, [pc, #196]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009110:	4313      	orrs	r3, r2
 8009112:	628b      	str	r3, [r1, #40]	@ 0x28
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009118:	3b01      	subs	r3, #1
 800911a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009122:	3b01      	subs	r3, #1
 8009124:	025b      	lsls	r3, r3, #9
 8009126:	b29b      	uxth	r3, r3
 8009128:	431a      	orrs	r2, r3
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800912e:	3b01      	subs	r3, #1
 8009130:	041b      	lsls	r3, r3, #16
 8009132:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009136:	431a      	orrs	r2, r3
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800913c:	3b01      	subs	r3, #1
 800913e:	061b      	lsls	r3, r3, #24
 8009140:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009144:	4923      	ldr	r1, [pc, #140]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009146:	4313      	orrs	r3, r2
 8009148:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800914a:	4b22      	ldr	r3, [pc, #136]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 800914c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800914e:	4a21      	ldr	r2, [pc, #132]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009150:	f023 0301 	bic.w	r3, r3, #1
 8009154:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009156:	4b1f      	ldr	r3, [pc, #124]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009158:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800915a:	4b21      	ldr	r3, [pc, #132]	@ (80091e0 <HAL_RCC_OscConfig+0x778>)
 800915c:	4013      	ands	r3, r2
 800915e:	687a      	ldr	r2, [r7, #4]
 8009160:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009162:	00d2      	lsls	r2, r2, #3
 8009164:	491b      	ldr	r1, [pc, #108]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009166:	4313      	orrs	r3, r2
 8009168:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800916a:	4b1a      	ldr	r3, [pc, #104]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 800916c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800916e:	f023 020c 	bic.w	r2, r3, #12
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009176:	4917      	ldr	r1, [pc, #92]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009178:	4313      	orrs	r3, r2
 800917a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800917c:	4b15      	ldr	r3, [pc, #84]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 800917e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009180:	f023 0202 	bic.w	r2, r3, #2
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009188:	4912      	ldr	r1, [pc, #72]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 800918a:	4313      	orrs	r3, r2
 800918c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800918e:	4b11      	ldr	r3, [pc, #68]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009192:	4a10      	ldr	r2, [pc, #64]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 8009194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009198:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800919a:	4b0e      	ldr	r3, [pc, #56]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 800919c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800919e:	4a0d      	ldr	r2, [pc, #52]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80091a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80091a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80091a6:	4b0b      	ldr	r3, [pc, #44]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80091a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091aa:	4a0a      	ldr	r2, [pc, #40]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80091ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80091b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80091b2:	4b08      	ldr	r3, [pc, #32]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80091b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091b6:	4a07      	ldr	r2, [pc, #28]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80091b8:	f043 0301 	orr.w	r3, r3, #1
 80091bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80091be:	4b05      	ldr	r3, [pc, #20]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4a04      	ldr	r2, [pc, #16]	@ (80091d4 <HAL_RCC_OscConfig+0x76c>)
 80091c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80091c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091ca:	f7fc fd1d 	bl	8005c08 <HAL_GetTick>
 80091ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80091d0:	e011      	b.n	80091f6 <HAL_RCC_OscConfig+0x78e>
 80091d2:	bf00      	nop
 80091d4:	58024400 	.word	0x58024400
 80091d8:	58024800 	.word	0x58024800
 80091dc:	fffffc0c 	.word	0xfffffc0c
 80091e0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80091e4:	f7fc fd10 	bl	8005c08 <HAL_GetTick>
 80091e8:	4602      	mov	r2, r0
 80091ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ec:	1ad3      	subs	r3, r2, r3
 80091ee:	2b02      	cmp	r3, #2
 80091f0:	d901      	bls.n	80091f6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80091f2:	2303      	movs	r3, #3
 80091f4:	e08a      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80091f6:	4b47      	ldr	r3, [pc, #284]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d0f0      	beq.n	80091e4 <HAL_RCC_OscConfig+0x77c>
 8009202:	e082      	b.n	800930a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009204:	4b43      	ldr	r3, [pc, #268]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a42      	ldr	r2, [pc, #264]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 800920a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800920e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009210:	f7fc fcfa 	bl	8005c08 <HAL_GetTick>
 8009214:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009216:	e008      	b.n	800922a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009218:	f7fc fcf6 	bl	8005c08 <HAL_GetTick>
 800921c:	4602      	mov	r2, r0
 800921e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	2b02      	cmp	r3, #2
 8009224:	d901      	bls.n	800922a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8009226:	2303      	movs	r3, #3
 8009228:	e070      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800922a:	4b3a      	ldr	r3, [pc, #232]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009232:	2b00      	cmp	r3, #0
 8009234:	d1f0      	bne.n	8009218 <HAL_RCC_OscConfig+0x7b0>
 8009236:	e068      	b.n	800930a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009238:	4b36      	ldr	r3, [pc, #216]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 800923a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800923c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800923e:	4b35      	ldr	r3, [pc, #212]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 8009240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009242:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009248:	2b01      	cmp	r3, #1
 800924a:	d031      	beq.n	80092b0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	f003 0203 	and.w	r2, r3, #3
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009256:	429a      	cmp	r2, r3
 8009258:	d12a      	bne.n	80092b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	091b      	lsrs	r3, r3, #4
 800925e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009266:	429a      	cmp	r2, r3
 8009268:	d122      	bne.n	80092b0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009274:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009276:	429a      	cmp	r2, r3
 8009278:	d11a      	bne.n	80092b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	0a5b      	lsrs	r3, r3, #9
 800927e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009286:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009288:	429a      	cmp	r2, r3
 800928a:	d111      	bne.n	80092b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	0c1b      	lsrs	r3, r3, #16
 8009290:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009298:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800929a:	429a      	cmp	r2, r3
 800929c:	d108      	bne.n	80092b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	0e1b      	lsrs	r3, r3, #24
 80092a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092aa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80092ac:	429a      	cmp	r2, r3
 80092ae:	d001      	beq.n	80092b4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80092b0:	2301      	movs	r3, #1
 80092b2:	e02b      	b.n	800930c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80092b4:	4b17      	ldr	r3, [pc, #92]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 80092b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092b8:	08db      	lsrs	r3, r3, #3
 80092ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80092be:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092c4:	693a      	ldr	r2, [r7, #16]
 80092c6:	429a      	cmp	r2, r3
 80092c8:	d01f      	beq.n	800930a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80092ca:	4b12      	ldr	r3, [pc, #72]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 80092cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ce:	4a11      	ldr	r2, [pc, #68]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 80092d0:	f023 0301 	bic.w	r3, r3, #1
 80092d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80092d6:	f7fc fc97 	bl	8005c08 <HAL_GetTick>
 80092da:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80092dc:	bf00      	nop
 80092de:	f7fc fc93 	bl	8005c08 <HAL_GetTick>
 80092e2:	4602      	mov	r2, r0
 80092e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d0f9      	beq.n	80092de <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80092ea:	4b0a      	ldr	r3, [pc, #40]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 80092ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80092ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009318 <HAL_RCC_OscConfig+0x8b0>)
 80092f0:	4013      	ands	r3, r2
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80092f6:	00d2      	lsls	r2, r2, #3
 80092f8:	4906      	ldr	r1, [pc, #24]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 80092fa:	4313      	orrs	r3, r2
 80092fc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80092fe:	4b05      	ldr	r3, [pc, #20]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 8009300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009302:	4a04      	ldr	r2, [pc, #16]	@ (8009314 <HAL_RCC_OscConfig+0x8ac>)
 8009304:	f043 0301 	orr.w	r3, r3, #1
 8009308:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800930a:	2300      	movs	r3, #0
}
 800930c:	4618      	mov	r0, r3
 800930e:	3730      	adds	r7, #48	@ 0x30
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}
 8009314:	58024400 	.word	0x58024400
 8009318:	ffff0007 	.word	0xffff0007

0800931c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b086      	sub	sp, #24
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d101      	bne.n	8009330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800932c:	2301      	movs	r3, #1
 800932e:	e19c      	b.n	800966a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009330:	4b8a      	ldr	r3, [pc, #552]	@ (800955c <HAL_RCC_ClockConfig+0x240>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f003 030f 	and.w	r3, r3, #15
 8009338:	683a      	ldr	r2, [r7, #0]
 800933a:	429a      	cmp	r2, r3
 800933c:	d910      	bls.n	8009360 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800933e:	4b87      	ldr	r3, [pc, #540]	@ (800955c <HAL_RCC_ClockConfig+0x240>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f023 020f 	bic.w	r2, r3, #15
 8009346:	4985      	ldr	r1, [pc, #532]	@ (800955c <HAL_RCC_ClockConfig+0x240>)
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	4313      	orrs	r3, r2
 800934c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800934e:	4b83      	ldr	r3, [pc, #524]	@ (800955c <HAL_RCC_ClockConfig+0x240>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f003 030f 	and.w	r3, r3, #15
 8009356:	683a      	ldr	r2, [r7, #0]
 8009358:	429a      	cmp	r2, r3
 800935a:	d001      	beq.n	8009360 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	e184      	b.n	800966a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f003 0304 	and.w	r3, r3, #4
 8009368:	2b00      	cmp	r3, #0
 800936a:	d010      	beq.n	800938e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	691a      	ldr	r2, [r3, #16]
 8009370:	4b7b      	ldr	r3, [pc, #492]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 8009372:	699b      	ldr	r3, [r3, #24]
 8009374:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009378:	429a      	cmp	r2, r3
 800937a:	d908      	bls.n	800938e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800937c:	4b78      	ldr	r3, [pc, #480]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 800937e:	699b      	ldr	r3, [r3, #24]
 8009380:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	691b      	ldr	r3, [r3, #16]
 8009388:	4975      	ldr	r1, [pc, #468]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 800938a:	4313      	orrs	r3, r2
 800938c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f003 0308 	and.w	r3, r3, #8
 8009396:	2b00      	cmp	r3, #0
 8009398:	d010      	beq.n	80093bc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	695a      	ldr	r2, [r3, #20]
 800939e:	4b70      	ldr	r3, [pc, #448]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 80093a0:	69db      	ldr	r3, [r3, #28]
 80093a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d908      	bls.n	80093bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80093aa:	4b6d      	ldr	r3, [pc, #436]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 80093ac:	69db      	ldr	r3, [r3, #28]
 80093ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	695b      	ldr	r3, [r3, #20]
 80093b6:	496a      	ldr	r1, [pc, #424]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 80093b8:	4313      	orrs	r3, r2
 80093ba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f003 0310 	and.w	r3, r3, #16
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d010      	beq.n	80093ea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	699a      	ldr	r2, [r3, #24]
 80093cc:	4b64      	ldr	r3, [pc, #400]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 80093ce:	69db      	ldr	r3, [r3, #28]
 80093d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d908      	bls.n	80093ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80093d8:	4b61      	ldr	r3, [pc, #388]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 80093da:	69db      	ldr	r3, [r3, #28]
 80093dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	699b      	ldr	r3, [r3, #24]
 80093e4:	495e      	ldr	r1, [pc, #376]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 80093e6:	4313      	orrs	r3, r2
 80093e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f003 0320 	and.w	r3, r3, #32
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d010      	beq.n	8009418 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	69da      	ldr	r2, [r3, #28]
 80093fa:	4b59      	ldr	r3, [pc, #356]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 80093fc:	6a1b      	ldr	r3, [r3, #32]
 80093fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009402:	429a      	cmp	r2, r3
 8009404:	d908      	bls.n	8009418 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009406:	4b56      	ldr	r3, [pc, #344]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 8009408:	6a1b      	ldr	r3, [r3, #32]
 800940a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	69db      	ldr	r3, [r3, #28]
 8009412:	4953      	ldr	r1, [pc, #332]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 8009414:	4313      	orrs	r3, r2
 8009416:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f003 0302 	and.w	r3, r3, #2
 8009420:	2b00      	cmp	r3, #0
 8009422:	d010      	beq.n	8009446 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	68da      	ldr	r2, [r3, #12]
 8009428:	4b4d      	ldr	r3, [pc, #308]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 800942a:	699b      	ldr	r3, [r3, #24]
 800942c:	f003 030f 	and.w	r3, r3, #15
 8009430:	429a      	cmp	r2, r3
 8009432:	d908      	bls.n	8009446 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009434:	4b4a      	ldr	r3, [pc, #296]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 8009436:	699b      	ldr	r3, [r3, #24]
 8009438:	f023 020f 	bic.w	r2, r3, #15
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	68db      	ldr	r3, [r3, #12]
 8009440:	4947      	ldr	r1, [pc, #284]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 8009442:	4313      	orrs	r3, r2
 8009444:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f003 0301 	and.w	r3, r3, #1
 800944e:	2b00      	cmp	r3, #0
 8009450:	d055      	beq.n	80094fe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009452:	4b43      	ldr	r3, [pc, #268]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 8009454:	699b      	ldr	r3, [r3, #24]
 8009456:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	689b      	ldr	r3, [r3, #8]
 800945e:	4940      	ldr	r1, [pc, #256]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 8009460:	4313      	orrs	r3, r2
 8009462:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	2b02      	cmp	r3, #2
 800946a:	d107      	bne.n	800947c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800946c:	4b3c      	ldr	r3, [pc, #240]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009474:	2b00      	cmp	r3, #0
 8009476:	d121      	bne.n	80094bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009478:	2301      	movs	r3, #1
 800947a:	e0f6      	b.n	800966a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	2b03      	cmp	r3, #3
 8009482:	d107      	bne.n	8009494 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009484:	4b36      	ldr	r3, [pc, #216]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800948c:	2b00      	cmp	r3, #0
 800948e:	d115      	bne.n	80094bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	e0ea      	b.n	800966a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	685b      	ldr	r3, [r3, #4]
 8009498:	2b01      	cmp	r3, #1
 800949a:	d107      	bne.n	80094ac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800949c:	4b30      	ldr	r3, [pc, #192]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d109      	bne.n	80094bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80094a8:	2301      	movs	r3, #1
 80094aa:	e0de      	b.n	800966a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80094ac:	4b2c      	ldr	r3, [pc, #176]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f003 0304 	and.w	r3, r3, #4
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d101      	bne.n	80094bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80094b8:	2301      	movs	r3, #1
 80094ba:	e0d6      	b.n	800966a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80094bc:	4b28      	ldr	r3, [pc, #160]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 80094be:	691b      	ldr	r3, [r3, #16]
 80094c0:	f023 0207 	bic.w	r2, r3, #7
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	4925      	ldr	r1, [pc, #148]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 80094ca:	4313      	orrs	r3, r2
 80094cc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80094ce:	f7fc fb9b 	bl	8005c08 <HAL_GetTick>
 80094d2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094d4:	e00a      	b.n	80094ec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80094d6:	f7fc fb97 	bl	8005c08 <HAL_GetTick>
 80094da:	4602      	mov	r2, r0
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	1ad3      	subs	r3, r2, r3
 80094e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d901      	bls.n	80094ec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80094e8:	2303      	movs	r3, #3
 80094ea:	e0be      	b.n	800966a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80094ec:	4b1c      	ldr	r3, [pc, #112]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 80094ee:	691b      	ldr	r3, [r3, #16]
 80094f0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	00db      	lsls	r3, r3, #3
 80094fa:	429a      	cmp	r2, r3
 80094fc:	d1eb      	bne.n	80094d6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f003 0302 	and.w	r3, r3, #2
 8009506:	2b00      	cmp	r3, #0
 8009508:	d010      	beq.n	800952c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	68da      	ldr	r2, [r3, #12]
 800950e:	4b14      	ldr	r3, [pc, #80]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 8009510:	699b      	ldr	r3, [r3, #24]
 8009512:	f003 030f 	and.w	r3, r3, #15
 8009516:	429a      	cmp	r2, r3
 8009518:	d208      	bcs.n	800952c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800951a:	4b11      	ldr	r3, [pc, #68]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 800951c:	699b      	ldr	r3, [r3, #24]
 800951e:	f023 020f 	bic.w	r2, r3, #15
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	490e      	ldr	r1, [pc, #56]	@ (8009560 <HAL_RCC_ClockConfig+0x244>)
 8009528:	4313      	orrs	r3, r2
 800952a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800952c:	4b0b      	ldr	r3, [pc, #44]	@ (800955c <HAL_RCC_ClockConfig+0x240>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f003 030f 	and.w	r3, r3, #15
 8009534:	683a      	ldr	r2, [r7, #0]
 8009536:	429a      	cmp	r2, r3
 8009538:	d214      	bcs.n	8009564 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800953a:	4b08      	ldr	r3, [pc, #32]	@ (800955c <HAL_RCC_ClockConfig+0x240>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f023 020f 	bic.w	r2, r3, #15
 8009542:	4906      	ldr	r1, [pc, #24]	@ (800955c <HAL_RCC_ClockConfig+0x240>)
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	4313      	orrs	r3, r2
 8009548:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800954a:	4b04      	ldr	r3, [pc, #16]	@ (800955c <HAL_RCC_ClockConfig+0x240>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f003 030f 	and.w	r3, r3, #15
 8009552:	683a      	ldr	r2, [r7, #0]
 8009554:	429a      	cmp	r2, r3
 8009556:	d005      	beq.n	8009564 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009558:	2301      	movs	r3, #1
 800955a:	e086      	b.n	800966a <HAL_RCC_ClockConfig+0x34e>
 800955c:	52002000 	.word	0x52002000
 8009560:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f003 0304 	and.w	r3, r3, #4
 800956c:	2b00      	cmp	r3, #0
 800956e:	d010      	beq.n	8009592 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	691a      	ldr	r2, [r3, #16]
 8009574:	4b3f      	ldr	r3, [pc, #252]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 8009576:	699b      	ldr	r3, [r3, #24]
 8009578:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800957c:	429a      	cmp	r2, r3
 800957e:	d208      	bcs.n	8009592 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009580:	4b3c      	ldr	r3, [pc, #240]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 8009582:	699b      	ldr	r3, [r3, #24]
 8009584:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	691b      	ldr	r3, [r3, #16]
 800958c:	4939      	ldr	r1, [pc, #228]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 800958e:	4313      	orrs	r3, r2
 8009590:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f003 0308 	and.w	r3, r3, #8
 800959a:	2b00      	cmp	r3, #0
 800959c:	d010      	beq.n	80095c0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	695a      	ldr	r2, [r3, #20]
 80095a2:	4b34      	ldr	r3, [pc, #208]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 80095a4:	69db      	ldr	r3, [r3, #28]
 80095a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d208      	bcs.n	80095c0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80095ae:	4b31      	ldr	r3, [pc, #196]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 80095b0:	69db      	ldr	r3, [r3, #28]
 80095b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	695b      	ldr	r3, [r3, #20]
 80095ba:	492e      	ldr	r1, [pc, #184]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 80095bc:	4313      	orrs	r3, r2
 80095be:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f003 0310 	and.w	r3, r3, #16
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d010      	beq.n	80095ee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	699a      	ldr	r2, [r3, #24]
 80095d0:	4b28      	ldr	r3, [pc, #160]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 80095d2:	69db      	ldr	r3, [r3, #28]
 80095d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80095d8:	429a      	cmp	r2, r3
 80095da:	d208      	bcs.n	80095ee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80095dc:	4b25      	ldr	r3, [pc, #148]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 80095de:	69db      	ldr	r3, [r3, #28]
 80095e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	699b      	ldr	r3, [r3, #24]
 80095e8:	4922      	ldr	r1, [pc, #136]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 80095ea:	4313      	orrs	r3, r2
 80095ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f003 0320 	and.w	r3, r3, #32
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d010      	beq.n	800961c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	69da      	ldr	r2, [r3, #28]
 80095fe:	4b1d      	ldr	r3, [pc, #116]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 8009600:	6a1b      	ldr	r3, [r3, #32]
 8009602:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009606:	429a      	cmp	r2, r3
 8009608:	d208      	bcs.n	800961c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800960a:	4b1a      	ldr	r3, [pc, #104]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 800960c:	6a1b      	ldr	r3, [r3, #32]
 800960e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	69db      	ldr	r3, [r3, #28]
 8009616:	4917      	ldr	r1, [pc, #92]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 8009618:	4313      	orrs	r3, r2
 800961a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800961c:	f000 f834 	bl	8009688 <HAL_RCC_GetSysClockFreq>
 8009620:	4602      	mov	r2, r0
 8009622:	4b14      	ldr	r3, [pc, #80]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 8009624:	699b      	ldr	r3, [r3, #24]
 8009626:	0a1b      	lsrs	r3, r3, #8
 8009628:	f003 030f 	and.w	r3, r3, #15
 800962c:	4912      	ldr	r1, [pc, #72]	@ (8009678 <HAL_RCC_ClockConfig+0x35c>)
 800962e:	5ccb      	ldrb	r3, [r1, r3]
 8009630:	f003 031f 	and.w	r3, r3, #31
 8009634:	fa22 f303 	lsr.w	r3, r2, r3
 8009638:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800963a:	4b0e      	ldr	r3, [pc, #56]	@ (8009674 <HAL_RCC_ClockConfig+0x358>)
 800963c:	699b      	ldr	r3, [r3, #24]
 800963e:	f003 030f 	and.w	r3, r3, #15
 8009642:	4a0d      	ldr	r2, [pc, #52]	@ (8009678 <HAL_RCC_ClockConfig+0x35c>)
 8009644:	5cd3      	ldrb	r3, [r2, r3]
 8009646:	f003 031f 	and.w	r3, r3, #31
 800964a:	693a      	ldr	r2, [r7, #16]
 800964c:	fa22 f303 	lsr.w	r3, r2, r3
 8009650:	4a0a      	ldr	r2, [pc, #40]	@ (800967c <HAL_RCC_ClockConfig+0x360>)
 8009652:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009654:	4a0a      	ldr	r2, [pc, #40]	@ (8009680 <HAL_RCC_ClockConfig+0x364>)
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800965a:	4b0a      	ldr	r3, [pc, #40]	@ (8009684 <HAL_RCC_ClockConfig+0x368>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	4618      	mov	r0, r3
 8009660:	f7fc fa88 	bl	8005b74 <HAL_InitTick>
 8009664:	4603      	mov	r3, r0
 8009666:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009668:	7bfb      	ldrb	r3, [r7, #15]
}
 800966a:	4618      	mov	r0, r3
 800966c:	3718      	adds	r7, #24
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}
 8009672:	bf00      	nop
 8009674:	58024400 	.word	0x58024400
 8009678:	080230a8 	.word	0x080230a8
 800967c:	24000004 	.word	0x24000004
 8009680:	24000000 	.word	0x24000000
 8009684:	24000078 	.word	0x24000078

08009688 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009688:	b480      	push	{r7}
 800968a:	b089      	sub	sp, #36	@ 0x24
 800968c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800968e:	4bb3      	ldr	r3, [pc, #716]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009690:	691b      	ldr	r3, [r3, #16]
 8009692:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009696:	2b18      	cmp	r3, #24
 8009698:	f200 8155 	bhi.w	8009946 <HAL_RCC_GetSysClockFreq+0x2be>
 800969c:	a201      	add	r2, pc, #4	@ (adr r2, 80096a4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800969e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096a2:	bf00      	nop
 80096a4:	08009709 	.word	0x08009709
 80096a8:	08009947 	.word	0x08009947
 80096ac:	08009947 	.word	0x08009947
 80096b0:	08009947 	.word	0x08009947
 80096b4:	08009947 	.word	0x08009947
 80096b8:	08009947 	.word	0x08009947
 80096bc:	08009947 	.word	0x08009947
 80096c0:	08009947 	.word	0x08009947
 80096c4:	0800972f 	.word	0x0800972f
 80096c8:	08009947 	.word	0x08009947
 80096cc:	08009947 	.word	0x08009947
 80096d0:	08009947 	.word	0x08009947
 80096d4:	08009947 	.word	0x08009947
 80096d8:	08009947 	.word	0x08009947
 80096dc:	08009947 	.word	0x08009947
 80096e0:	08009947 	.word	0x08009947
 80096e4:	08009735 	.word	0x08009735
 80096e8:	08009947 	.word	0x08009947
 80096ec:	08009947 	.word	0x08009947
 80096f0:	08009947 	.word	0x08009947
 80096f4:	08009947 	.word	0x08009947
 80096f8:	08009947 	.word	0x08009947
 80096fc:	08009947 	.word	0x08009947
 8009700:	08009947 	.word	0x08009947
 8009704:	0800973b 	.word	0x0800973b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009708:	4b94      	ldr	r3, [pc, #592]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f003 0320 	and.w	r3, r3, #32
 8009710:	2b00      	cmp	r3, #0
 8009712:	d009      	beq.n	8009728 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009714:	4b91      	ldr	r3, [pc, #580]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	08db      	lsrs	r3, r3, #3
 800971a:	f003 0303 	and.w	r3, r3, #3
 800971e:	4a90      	ldr	r2, [pc, #576]	@ (8009960 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009720:	fa22 f303 	lsr.w	r3, r2, r3
 8009724:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8009726:	e111      	b.n	800994c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009728:	4b8d      	ldr	r3, [pc, #564]	@ (8009960 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800972a:	61bb      	str	r3, [r7, #24]
      break;
 800972c:	e10e      	b.n	800994c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800972e:	4b8d      	ldr	r3, [pc, #564]	@ (8009964 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009730:	61bb      	str	r3, [r7, #24]
      break;
 8009732:	e10b      	b.n	800994c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009734:	4b8c      	ldr	r3, [pc, #560]	@ (8009968 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009736:	61bb      	str	r3, [r7, #24]
      break;
 8009738:	e108      	b.n	800994c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800973a:	4b88      	ldr	r3, [pc, #544]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800973c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800973e:	f003 0303 	and.w	r3, r3, #3
 8009742:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009744:	4b85      	ldr	r3, [pc, #532]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009748:	091b      	lsrs	r3, r3, #4
 800974a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800974e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009750:	4b82      	ldr	r3, [pc, #520]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009754:	f003 0301 	and.w	r3, r3, #1
 8009758:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800975a:	4b80      	ldr	r3, [pc, #512]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800975c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800975e:	08db      	lsrs	r3, r3, #3
 8009760:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009764:	68fa      	ldr	r2, [r7, #12]
 8009766:	fb02 f303 	mul.w	r3, r2, r3
 800976a:	ee07 3a90 	vmov	s15, r3
 800976e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009772:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	2b00      	cmp	r3, #0
 800977a:	f000 80e1 	beq.w	8009940 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800977e:	697b      	ldr	r3, [r7, #20]
 8009780:	2b02      	cmp	r3, #2
 8009782:	f000 8083 	beq.w	800988c <HAL_RCC_GetSysClockFreq+0x204>
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	2b02      	cmp	r3, #2
 800978a:	f200 80a1 	bhi.w	80098d0 <HAL_RCC_GetSysClockFreq+0x248>
 800978e:	697b      	ldr	r3, [r7, #20]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d003      	beq.n	800979c <HAL_RCC_GetSysClockFreq+0x114>
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	2b01      	cmp	r3, #1
 8009798:	d056      	beq.n	8009848 <HAL_RCC_GetSysClockFreq+0x1c0>
 800979a:	e099      	b.n	80098d0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800979c:	4b6f      	ldr	r3, [pc, #444]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f003 0320 	and.w	r3, r3, #32
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d02d      	beq.n	8009804 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80097a8:	4b6c      	ldr	r3, [pc, #432]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	08db      	lsrs	r3, r3, #3
 80097ae:	f003 0303 	and.w	r3, r3, #3
 80097b2:	4a6b      	ldr	r2, [pc, #428]	@ (8009960 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80097b4:	fa22 f303 	lsr.w	r3, r2, r3
 80097b8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	ee07 3a90 	vmov	s15, r3
 80097c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097c4:	693b      	ldr	r3, [r7, #16]
 80097c6:	ee07 3a90 	vmov	s15, r3
 80097ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80097d2:	4b62      	ldr	r3, [pc, #392]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80097d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097da:	ee07 3a90 	vmov	s15, r3
 80097de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80097e6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800996c <HAL_RCC_GetSysClockFreq+0x2e4>
 80097ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80097f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097fe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8009802:	e087      	b.n	8009914 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	ee07 3a90 	vmov	s15, r3
 800980a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800980e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8009970 <HAL_RCC_GetSysClockFreq+0x2e8>
 8009812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009816:	4b51      	ldr	r3, [pc, #324]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800981a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800981e:	ee07 3a90 	vmov	s15, r3
 8009822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009826:	ed97 6a02 	vldr	s12, [r7, #8]
 800982a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800996c <HAL_RCC_GetSysClockFreq+0x2e4>
 800982e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009836:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800983a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800983e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009842:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009846:	e065      	b.n	8009914 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	ee07 3a90 	vmov	s15, r3
 800984e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009852:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8009974 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009856:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800985a:	4b40      	ldr	r3, [pc, #256]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800985c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800985e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009862:	ee07 3a90 	vmov	s15, r3
 8009866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800986a:	ed97 6a02 	vldr	s12, [r7, #8]
 800986e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800996c <HAL_RCC_GetSysClockFreq+0x2e4>
 8009872:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009876:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800987a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800987e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009886:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800988a:	e043      	b.n	8009914 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	ee07 3a90 	vmov	s15, r3
 8009892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009896:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8009978 <HAL_RCC_GetSysClockFreq+0x2f0>
 800989a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800989e:	4b2f      	ldr	r3, [pc, #188]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80098a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098a6:	ee07 3a90 	vmov	s15, r3
 80098aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80098b2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800996c <HAL_RCC_GetSysClockFreq+0x2e4>
 80098b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80098ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80098be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80098c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80098c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80098ce:	e021      	b.n	8009914 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	ee07 3a90 	vmov	s15, r3
 80098d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098da:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8009974 <HAL_RCC_GetSysClockFreq+0x2ec>
 80098de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098e2:	4b1e      	ldr	r3, [pc, #120]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80098e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098ea:	ee07 3a90 	vmov	s15, r3
 80098ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80098f6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800996c <HAL_RCC_GetSysClockFreq+0x2e4>
 80098fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80098fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009902:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009906:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800990a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800990e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009912:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009914:	4b11      	ldr	r3, [pc, #68]	@ (800995c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009918:	0a5b      	lsrs	r3, r3, #9
 800991a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800991e:	3301      	adds	r3, #1
 8009920:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	ee07 3a90 	vmov	s15, r3
 8009928:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800992c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009930:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009934:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009938:	ee17 3a90 	vmov	r3, s15
 800993c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800993e:	e005      	b.n	800994c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8009940:	2300      	movs	r3, #0
 8009942:	61bb      	str	r3, [r7, #24]
      break;
 8009944:	e002      	b.n	800994c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8009946:	4b07      	ldr	r3, [pc, #28]	@ (8009964 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009948:	61bb      	str	r3, [r7, #24]
      break;
 800994a:	bf00      	nop
  }

  return sysclockfreq;
 800994c:	69bb      	ldr	r3, [r7, #24]
}
 800994e:	4618      	mov	r0, r3
 8009950:	3724      	adds	r7, #36	@ 0x24
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr
 800995a:	bf00      	nop
 800995c:	58024400 	.word	0x58024400
 8009960:	03d09000 	.word	0x03d09000
 8009964:	003d0900 	.word	0x003d0900
 8009968:	017d7840 	.word	0x017d7840
 800996c:	46000000 	.word	0x46000000
 8009970:	4c742400 	.word	0x4c742400
 8009974:	4a742400 	.word	0x4a742400
 8009978:	4bbebc20 	.word	0x4bbebc20

0800997c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b082      	sub	sp, #8
 8009980:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009982:	f7ff fe81 	bl	8009688 <HAL_RCC_GetSysClockFreq>
 8009986:	4602      	mov	r2, r0
 8009988:	4b10      	ldr	r3, [pc, #64]	@ (80099cc <HAL_RCC_GetHCLKFreq+0x50>)
 800998a:	699b      	ldr	r3, [r3, #24]
 800998c:	0a1b      	lsrs	r3, r3, #8
 800998e:	f003 030f 	and.w	r3, r3, #15
 8009992:	490f      	ldr	r1, [pc, #60]	@ (80099d0 <HAL_RCC_GetHCLKFreq+0x54>)
 8009994:	5ccb      	ldrb	r3, [r1, r3]
 8009996:	f003 031f 	and.w	r3, r3, #31
 800999a:	fa22 f303 	lsr.w	r3, r2, r3
 800999e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80099a0:	4b0a      	ldr	r3, [pc, #40]	@ (80099cc <HAL_RCC_GetHCLKFreq+0x50>)
 80099a2:	699b      	ldr	r3, [r3, #24]
 80099a4:	f003 030f 	and.w	r3, r3, #15
 80099a8:	4a09      	ldr	r2, [pc, #36]	@ (80099d0 <HAL_RCC_GetHCLKFreq+0x54>)
 80099aa:	5cd3      	ldrb	r3, [r2, r3]
 80099ac:	f003 031f 	and.w	r3, r3, #31
 80099b0:	687a      	ldr	r2, [r7, #4]
 80099b2:	fa22 f303 	lsr.w	r3, r2, r3
 80099b6:	4a07      	ldr	r2, [pc, #28]	@ (80099d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80099b8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80099ba:	4a07      	ldr	r2, [pc, #28]	@ (80099d8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80099c0:	4b04      	ldr	r3, [pc, #16]	@ (80099d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80099c2:	681b      	ldr	r3, [r3, #0]
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3708      	adds	r7, #8
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}
 80099cc:	58024400 	.word	0x58024400
 80099d0:	080230a8 	.word	0x080230a8
 80099d4:	24000004 	.word	0x24000004
 80099d8:	24000000 	.word	0x24000000

080099dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80099e0:	f7ff ffcc 	bl	800997c <HAL_RCC_GetHCLKFreq>
 80099e4:	4602      	mov	r2, r0
 80099e6:	4b06      	ldr	r3, [pc, #24]	@ (8009a00 <HAL_RCC_GetPCLK1Freq+0x24>)
 80099e8:	69db      	ldr	r3, [r3, #28]
 80099ea:	091b      	lsrs	r3, r3, #4
 80099ec:	f003 0307 	and.w	r3, r3, #7
 80099f0:	4904      	ldr	r1, [pc, #16]	@ (8009a04 <HAL_RCC_GetPCLK1Freq+0x28>)
 80099f2:	5ccb      	ldrb	r3, [r1, r3]
 80099f4:	f003 031f 	and.w	r3, r3, #31
 80099f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	bd80      	pop	{r7, pc}
 8009a00:	58024400 	.word	0x58024400
 8009a04:	080230a8 	.word	0x080230a8

08009a08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009a0c:	f7ff ffb6 	bl	800997c <HAL_RCC_GetHCLKFreq>
 8009a10:	4602      	mov	r2, r0
 8009a12:	4b06      	ldr	r3, [pc, #24]	@ (8009a2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009a14:	69db      	ldr	r3, [r3, #28]
 8009a16:	0a1b      	lsrs	r3, r3, #8
 8009a18:	f003 0307 	and.w	r3, r3, #7
 8009a1c:	4904      	ldr	r1, [pc, #16]	@ (8009a30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009a1e:	5ccb      	ldrb	r3, [r1, r3]
 8009a20:	f003 031f 	and.w	r3, r3, #31
 8009a24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	58024400 	.word	0x58024400
 8009a30:	080230a8 	.word	0x080230a8

08009a34 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009a34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a38:	b0ca      	sub	sp, #296	@ 0x128
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009a40:	2300      	movs	r3, #0
 8009a42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009a46:	2300      	movs	r3, #0
 8009a48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a54:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009a58:	2500      	movs	r5, #0
 8009a5a:	ea54 0305 	orrs.w	r3, r4, r5
 8009a5e:	d049      	beq.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a66:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009a6a:	d02f      	beq.n	8009acc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009a6c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009a70:	d828      	bhi.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009a72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a76:	d01a      	beq.n	8009aae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009a78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a7c:	d822      	bhi.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d003      	beq.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009a82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a86:	d007      	beq.n	8009a98 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009a88:	e01c      	b.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a8a:	4bb8      	ldr	r3, [pc, #736]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a8e:	4ab7      	ldr	r2, [pc, #732]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009a94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009a96:	e01a      	b.n	8009ace <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a9c:	3308      	adds	r3, #8
 8009a9e:	2102      	movs	r1, #2
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	f001 fc8f 	bl	800b3c4 <RCCEx_PLL2_Config>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009aac:	e00f      	b.n	8009ace <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ab2:	3328      	adds	r3, #40	@ 0x28
 8009ab4:	2102      	movs	r1, #2
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f001 fd36 	bl	800b528 <RCCEx_PLL3_Config>
 8009abc:	4603      	mov	r3, r0
 8009abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009ac2:	e004      	b.n	8009ace <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009aca:	e000      	b.n	8009ace <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009acc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ace:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d10a      	bne.n	8009aec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009ad6:	4ba5      	ldr	r3, [pc, #660]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009ad8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ada:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ae2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009ae4:	4aa1      	ldr	r2, [pc, #644]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009ae6:	430b      	orrs	r3, r1
 8009ae8:	6513      	str	r3, [r2, #80]	@ 0x50
 8009aea:	e003      	b.n	8009af4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009aec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009af0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009b00:	f04f 0900 	mov.w	r9, #0
 8009b04:	ea58 0309 	orrs.w	r3, r8, r9
 8009b08:	d047      	beq.n	8009b9a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8009b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b10:	2b04      	cmp	r3, #4
 8009b12:	d82a      	bhi.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009b14:	a201      	add	r2, pc, #4	@ (adr r2, 8009b1c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8009b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b1a:	bf00      	nop
 8009b1c:	08009b31 	.word	0x08009b31
 8009b20:	08009b3f 	.word	0x08009b3f
 8009b24:	08009b55 	.word	0x08009b55
 8009b28:	08009b73 	.word	0x08009b73
 8009b2c:	08009b73 	.word	0x08009b73
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b30:	4b8e      	ldr	r3, [pc, #568]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b34:	4a8d      	ldr	r2, [pc, #564]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009b36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009b3c:	e01a      	b.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b42:	3308      	adds	r3, #8
 8009b44:	2100      	movs	r1, #0
 8009b46:	4618      	mov	r0, r3
 8009b48:	f001 fc3c 	bl	800b3c4 <RCCEx_PLL2_Config>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009b52:	e00f      	b.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b58:	3328      	adds	r3, #40	@ 0x28
 8009b5a:	2100      	movs	r1, #0
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	f001 fce3 	bl	800b528 <RCCEx_PLL3_Config>
 8009b62:	4603      	mov	r3, r0
 8009b64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009b68:	e004      	b.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b70:	e000      	b.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009b72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d10a      	bne.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009b7c:	4b7b      	ldr	r3, [pc, #492]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009b7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b80:	f023 0107 	bic.w	r1, r3, #7
 8009b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b8a:	4a78      	ldr	r2, [pc, #480]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009b8c:	430b      	orrs	r3, r1
 8009b8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009b90:	e003      	b.n	8009b9a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8009ba6:	f04f 0b00 	mov.w	fp, #0
 8009baa:	ea5a 030b 	orrs.w	r3, sl, fp
 8009bae:	d04c      	beq.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8009bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bba:	d030      	beq.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009bbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bc0:	d829      	bhi.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009bc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8009bc4:	d02d      	beq.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8009bc6:	2bc0      	cmp	r3, #192	@ 0xc0
 8009bc8:	d825      	bhi.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009bca:	2b80      	cmp	r3, #128	@ 0x80
 8009bcc:	d018      	beq.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8009bce:	2b80      	cmp	r3, #128	@ 0x80
 8009bd0:	d821      	bhi.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d002      	beq.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8009bd6:	2b40      	cmp	r3, #64	@ 0x40
 8009bd8:	d007      	beq.n	8009bea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8009bda:	e01c      	b.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009bdc:	4b63      	ldr	r3, [pc, #396]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009be0:	4a62      	ldr	r2, [pc, #392]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009be2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009be6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009be8:	e01c      	b.n	8009c24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bee:	3308      	adds	r3, #8
 8009bf0:	2100      	movs	r1, #0
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f001 fbe6 	bl	800b3c4 <RCCEx_PLL2_Config>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009bfe:	e011      	b.n	8009c24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c04:	3328      	adds	r3, #40	@ 0x28
 8009c06:	2100      	movs	r1, #0
 8009c08:	4618      	mov	r0, r3
 8009c0a:	f001 fc8d 	bl	800b528 <RCCEx_PLL3_Config>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009c14:	e006      	b.n	8009c24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c1c:	e002      	b.n	8009c24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009c1e:	bf00      	nop
 8009c20:	e000      	b.n	8009c24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8009c22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d10a      	bne.n	8009c42 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8009c2c:	4b4f      	ldr	r3, [pc, #316]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c30:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c3a:	4a4c      	ldr	r2, [pc, #304]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009c3c:	430b      	orrs	r3, r1
 8009c3e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009c40:	e003      	b.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c52:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8009c56:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009c60:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009c64:	460b      	mov	r3, r1
 8009c66:	4313      	orrs	r3, r2
 8009c68:	d053      	beq.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009c72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009c76:	d035      	beq.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009c78:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009c7c:	d82e      	bhi.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009c7e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009c82:	d031      	beq.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009c84:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009c88:	d828      	bhi.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009c8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009c8e:	d01a      	beq.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009c90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009c94:	d822      	bhi.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d003      	beq.n	8009ca2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8009c9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009c9e:	d007      	beq.n	8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009ca0:	e01c      	b.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ca2:	4b32      	ldr	r3, [pc, #200]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ca6:	4a31      	ldr	r2, [pc, #196]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009ca8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009cac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009cae:	e01c      	b.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cb4:	3308      	adds	r3, #8
 8009cb6:	2100      	movs	r1, #0
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f001 fb83 	bl	800b3c4 <RCCEx_PLL2_Config>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009cc4:	e011      	b.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cca:	3328      	adds	r3, #40	@ 0x28
 8009ccc:	2100      	movs	r1, #0
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f001 fc2a 	bl	800b528 <RCCEx_PLL3_Config>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009cda:	e006      	b.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ce2:	e002      	b.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009ce4:	bf00      	nop
 8009ce6:	e000      	b.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009ce8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d10b      	bne.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cf6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8009cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cfe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009d02:	4a1a      	ldr	r2, [pc, #104]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009d04:	430b      	orrs	r3, r1
 8009d06:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d08:	e003      	b.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009d1e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8009d22:	2300      	movs	r3, #0
 8009d24:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8009d28:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8009d2c:	460b      	mov	r3, r1
 8009d2e:	4313      	orrs	r3, r2
 8009d30:	d056      	beq.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d36:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009d3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009d3e:	d038      	beq.n	8009db2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009d40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009d44:	d831      	bhi.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009d46:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009d4a:	d034      	beq.n	8009db6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8009d4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009d50:	d82b      	bhi.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009d52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009d56:	d01d      	beq.n	8009d94 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009d58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009d5c:	d825      	bhi.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d006      	beq.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009d62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d66:	d00a      	beq.n	8009d7e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009d68:	e01f      	b.n	8009daa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009d6a:	bf00      	nop
 8009d6c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d70:	4ba2      	ldr	r3, [pc, #648]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d74:	4aa1      	ldr	r2, [pc, #644]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009d76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009d7c:	e01c      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d82:	3308      	adds	r3, #8
 8009d84:	2100      	movs	r1, #0
 8009d86:	4618      	mov	r0, r3
 8009d88:	f001 fb1c 	bl	800b3c4 <RCCEx_PLL2_Config>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009d92:	e011      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d98:	3328      	adds	r3, #40	@ 0x28
 8009d9a:	2100      	movs	r1, #0
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	f001 fbc3 	bl	800b528 <RCCEx_PLL3_Config>
 8009da2:	4603      	mov	r3, r0
 8009da4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009da8:	e006      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009daa:	2301      	movs	r3, #1
 8009dac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009db0:	e002      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009db2:	bf00      	nop
 8009db4:	e000      	b.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009db6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009db8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d10b      	bne.n	8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009dc0:	4b8e      	ldr	r3, [pc, #568]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009dc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dc4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dcc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009dd0:	4a8a      	ldr	r2, [pc, #552]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009dd2:	430b      	orrs	r3, r1
 8009dd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8009dd6:	e003      	b.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ddc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009dec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009df0:	2300      	movs	r3, #0
 8009df2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8009df6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	4313      	orrs	r3, r2
 8009dfe:	d03a      	beq.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e06:	2b30      	cmp	r3, #48	@ 0x30
 8009e08:	d01f      	beq.n	8009e4a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8009e0a:	2b30      	cmp	r3, #48	@ 0x30
 8009e0c:	d819      	bhi.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009e0e:	2b20      	cmp	r3, #32
 8009e10:	d00c      	beq.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009e12:	2b20      	cmp	r3, #32
 8009e14:	d815      	bhi.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d019      	beq.n	8009e4e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8009e1a:	2b10      	cmp	r3, #16
 8009e1c:	d111      	bne.n	8009e42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e1e:	4b77      	ldr	r3, [pc, #476]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e22:	4a76      	ldr	r2, [pc, #472]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009e24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009e2a:	e011      	b.n	8009e50 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e30:	3308      	adds	r3, #8
 8009e32:	2102      	movs	r1, #2
 8009e34:	4618      	mov	r0, r3
 8009e36:	f001 fac5 	bl	800b3c4 <RCCEx_PLL2_Config>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009e40:	e006      	b.n	8009e50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009e42:	2301      	movs	r3, #1
 8009e44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e48:	e002      	b.n	8009e50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009e4a:	bf00      	nop
 8009e4c:	e000      	b.n	8009e50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8009e4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d10a      	bne.n	8009e6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009e58:	4b68      	ldr	r3, [pc, #416]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009e5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e5c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e66:	4a65      	ldr	r2, [pc, #404]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009e68:	430b      	orrs	r3, r1
 8009e6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009e6c:	e003      	b.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009e82:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009e86:	2300      	movs	r3, #0
 8009e88:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009e8c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009e90:	460b      	mov	r3, r1
 8009e92:	4313      	orrs	r3, r2
 8009e94:	d051      	beq.n	8009f3a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ea0:	d035      	beq.n	8009f0e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009ea2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ea6:	d82e      	bhi.n	8009f06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009ea8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009eac:	d031      	beq.n	8009f12 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009eae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009eb2:	d828      	bhi.n	8009f06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009eb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009eb8:	d01a      	beq.n	8009ef0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009eba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ebe:	d822      	bhi.n	8009f06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d003      	beq.n	8009ecc <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009ec4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ec8:	d007      	beq.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8009eca:	e01c      	b.n	8009f06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ecc:	4b4b      	ldr	r3, [pc, #300]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ed0:	4a4a      	ldr	r2, [pc, #296]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ed2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ed6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009ed8:	e01c      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ede:	3308      	adds	r3, #8
 8009ee0:	2100      	movs	r1, #0
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f001 fa6e 	bl	800b3c4 <RCCEx_PLL2_Config>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009eee:	e011      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ef4:	3328      	adds	r3, #40	@ 0x28
 8009ef6:	2100      	movs	r1, #0
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f001 fb15 	bl	800b528 <RCCEx_PLL3_Config>
 8009efe:	4603      	mov	r3, r0
 8009f00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009f04:	e006      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f06:	2301      	movs	r3, #1
 8009f08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f0c:	e002      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009f0e:	bf00      	nop
 8009f10:	e000      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009f12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d10a      	bne.n	8009f32 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8009f1c:	4b37      	ldr	r3, [pc, #220]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009f1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f20:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f2a:	4a34      	ldr	r2, [pc, #208]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009f2c:	430b      	orrs	r3, r1
 8009f2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009f30:	e003      	b.n	8009f3a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f42:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009f46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009f50:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009f54:	460b      	mov	r3, r1
 8009f56:	4313      	orrs	r3, r2
 8009f58:	d056      	beq.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009f64:	d033      	beq.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009f66:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009f6a:	d82c      	bhi.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009f6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009f70:	d02f      	beq.n	8009fd2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009f72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009f76:	d826      	bhi.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009f78:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009f7c:	d02b      	beq.n	8009fd6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8009f7e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009f82:	d820      	bhi.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009f84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f88:	d012      	beq.n	8009fb0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8009f8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f8e:	d81a      	bhi.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d022      	beq.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f98:	d115      	bne.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f9e:	3308      	adds	r3, #8
 8009fa0:	2101      	movs	r1, #1
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f001 fa0e 	bl	800b3c4 <RCCEx_PLL2_Config>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009fae:	e015      	b.n	8009fdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fb4:	3328      	adds	r3, #40	@ 0x28
 8009fb6:	2101      	movs	r1, #1
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f001 fab5 	bl	800b528 <RCCEx_PLL3_Config>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009fc4:	e00a      	b.n	8009fdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009fcc:	e006      	b.n	8009fdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009fce:	bf00      	nop
 8009fd0:	e004      	b.n	8009fdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009fd2:	bf00      	nop
 8009fd4:	e002      	b.n	8009fdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009fd6:	bf00      	nop
 8009fd8:	e000      	b.n	8009fdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009fda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009fdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d10d      	bne.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009fe4:	4b05      	ldr	r3, [pc, #20]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009fe6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fe8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ff0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ff2:	4a02      	ldr	r2, [pc, #8]	@ (8009ffc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ff4:	430b      	orrs	r3, r1
 8009ff6:	6513      	str	r3, [r2, #80]	@ 0x50
 8009ff8:	e006      	b.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009ffa:	bf00      	nop
 8009ffc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a000:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a004:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a010:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800a014:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a018:	2300      	movs	r3, #0
 800a01a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a01e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800a022:	460b      	mov	r3, r1
 800a024:	4313      	orrs	r3, r2
 800a026:	d055      	beq.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a02c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a030:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a034:	d033      	beq.n	800a09e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800a036:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a03a:	d82c      	bhi.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a03c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a040:	d02f      	beq.n	800a0a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800a042:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a046:	d826      	bhi.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a048:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a04c:	d02b      	beq.n	800a0a6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800a04e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a052:	d820      	bhi.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a054:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a058:	d012      	beq.n	800a080 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800a05a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a05e:	d81a      	bhi.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800a060:	2b00      	cmp	r3, #0
 800a062:	d022      	beq.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x676>
 800a064:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a068:	d115      	bne.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a06a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a06e:	3308      	adds	r3, #8
 800a070:	2101      	movs	r1, #1
 800a072:	4618      	mov	r0, r3
 800a074:	f001 f9a6 	bl	800b3c4 <RCCEx_PLL2_Config>
 800a078:	4603      	mov	r3, r0
 800a07a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a07e:	e015      	b.n	800a0ac <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a084:	3328      	adds	r3, #40	@ 0x28
 800a086:	2101      	movs	r1, #1
 800a088:	4618      	mov	r0, r3
 800a08a:	f001 fa4d 	bl	800b528 <RCCEx_PLL3_Config>
 800a08e:	4603      	mov	r3, r0
 800a090:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a094:	e00a      	b.n	800a0ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800a096:	2301      	movs	r3, #1
 800a098:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a09c:	e006      	b.n	800a0ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a09e:	bf00      	nop
 800a0a0:	e004      	b.n	800a0ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a0a2:	bf00      	nop
 800a0a4:	e002      	b.n	800a0ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a0a6:	bf00      	nop
 800a0a8:	e000      	b.n	800a0ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800a0aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a0ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d10b      	bne.n	800a0cc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a0b4:	4ba3      	ldr	r3, [pc, #652]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a0b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0b8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a0bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a0c4:	4a9f      	ldr	r2, [pc, #636]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a0c6:	430b      	orrs	r3, r1
 800a0c8:	6593      	str	r3, [r2, #88]	@ 0x58
 800a0ca:	e003      	b.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a0d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a0d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0dc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800a0e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800a0ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a0ee:	460b      	mov	r3, r1
 800a0f0:	4313      	orrs	r3, r2
 800a0f2:	d037      	beq.n	800a164 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800a0f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a0fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0fe:	d00e      	beq.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800a100:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a104:	d816      	bhi.n	800a134 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800a106:	2b00      	cmp	r3, #0
 800a108:	d018      	beq.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800a10a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a10e:	d111      	bne.n	800a134 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a110:	4b8c      	ldr	r3, [pc, #560]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a114:	4a8b      	ldr	r2, [pc, #556]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a116:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a11a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a11c:	e00f      	b.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a11e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a122:	3308      	adds	r3, #8
 800a124:	2101      	movs	r1, #1
 800a126:	4618      	mov	r0, r3
 800a128:	f001 f94c 	bl	800b3c4 <RCCEx_PLL2_Config>
 800a12c:	4603      	mov	r3, r0
 800a12e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a132:	e004      	b.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a134:	2301      	movs	r3, #1
 800a136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a13a:	e000      	b.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800a13c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a13e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a142:	2b00      	cmp	r3, #0
 800a144:	d10a      	bne.n	800a15c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a146:	4b7f      	ldr	r3, [pc, #508]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a14a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a14e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a154:	4a7b      	ldr	r2, [pc, #492]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a156:	430b      	orrs	r3, r1
 800a158:	6513      	str	r3, [r2, #80]	@ 0x50
 800a15a:	e003      	b.n	800a164 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a15c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a160:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800a170:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a174:	2300      	movs	r3, #0
 800a176:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a17a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800a17e:	460b      	mov	r3, r1
 800a180:	4313      	orrs	r3, r2
 800a182:	d039      	beq.n	800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800a184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a188:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a18a:	2b03      	cmp	r3, #3
 800a18c:	d81c      	bhi.n	800a1c8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800a18e:	a201      	add	r2, pc, #4	@ (adr r2, 800a194 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800a190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a194:	0800a1d1 	.word	0x0800a1d1
 800a198:	0800a1a5 	.word	0x0800a1a5
 800a19c:	0800a1b3 	.word	0x0800a1b3
 800a1a0:	0800a1d1 	.word	0x0800a1d1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1a4:	4b67      	ldr	r3, [pc, #412]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1a8:	4a66      	ldr	r2, [pc, #408]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a1ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a1b0:	e00f      	b.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a1b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1b6:	3308      	adds	r3, #8
 800a1b8:	2102      	movs	r1, #2
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f001 f902 	bl	800b3c4 <RCCEx_PLL2_Config>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a1c6:	e004      	b.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a1ce:	e000      	b.n	800a1d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800a1d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a1d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d10a      	bne.n	800a1f0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800a1da:	4b5a      	ldr	r3, [pc, #360]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1de:	f023 0103 	bic.w	r1, r3, #3
 800a1e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1e8:	4a56      	ldr	r2, [pc, #344]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a1ea:	430b      	orrs	r3, r1
 800a1ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a1ee:	e003      	b.n	800a1f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a1f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a200:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800a204:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a208:	2300      	movs	r3, #0
 800a20a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a20e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800a212:	460b      	mov	r3, r1
 800a214:	4313      	orrs	r3, r2
 800a216:	f000 809f 	beq.w	800a358 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a21a:	4b4b      	ldr	r3, [pc, #300]	@ (800a348 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	4a4a      	ldr	r2, [pc, #296]	@ (800a348 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a220:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a224:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a226:	f7fb fcef 	bl	8005c08 <HAL_GetTick>
 800a22a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a22e:	e00b      	b.n	800a248 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a230:	f7fb fcea 	bl	8005c08 <HAL_GetTick>
 800a234:	4602      	mov	r2, r0
 800a236:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a23a:	1ad3      	subs	r3, r2, r3
 800a23c:	2b64      	cmp	r3, #100	@ 0x64
 800a23e:	d903      	bls.n	800a248 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800a240:	2303      	movs	r3, #3
 800a242:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a246:	e005      	b.n	800a254 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a248:	4b3f      	ldr	r3, [pc, #252]	@ (800a348 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a250:	2b00      	cmp	r3, #0
 800a252:	d0ed      	beq.n	800a230 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800a254:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d179      	bne.n	800a350 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800a25c:	4b39      	ldr	r3, [pc, #228]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a25e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a260:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a264:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a268:	4053      	eors	r3, r2
 800a26a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d015      	beq.n	800a29e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a272:	4b34      	ldr	r3, [pc, #208]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a276:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a27a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a27e:	4b31      	ldr	r3, [pc, #196]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a282:	4a30      	ldr	r2, [pc, #192]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a284:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a288:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a28a:	4b2e      	ldr	r3, [pc, #184]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a28c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a28e:	4a2d      	ldr	r2, [pc, #180]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a290:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a294:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800a296:	4a2b      	ldr	r2, [pc, #172]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a298:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800a29c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800a29e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a2a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a2aa:	d118      	bne.n	800a2de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a2ac:	f7fb fcac 	bl	8005c08 <HAL_GetTick>
 800a2b0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a2b4:	e00d      	b.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2b6:	f7fb fca7 	bl	8005c08 <HAL_GetTick>
 800a2ba:	4602      	mov	r2, r0
 800a2bc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a2c0:	1ad2      	subs	r2, r2, r3
 800a2c2:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d903      	bls.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800a2ca:	2303      	movs	r3, #3
 800a2cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800a2d0:	e005      	b.n	800a2de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a2d2:	4b1c      	ldr	r3, [pc, #112]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a2d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a2d6:	f003 0302 	and.w	r3, r3, #2
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d0eb      	beq.n	800a2b6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800a2de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d129      	bne.n	800a33a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a2e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a2ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a2f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a2f6:	d10e      	bne.n	800a316 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800a2f8:	4b12      	ldr	r3, [pc, #72]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a2fa:	691b      	ldr	r3, [r3, #16]
 800a2fc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800a300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a304:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a308:	091a      	lsrs	r2, r3, #4
 800a30a:	4b10      	ldr	r3, [pc, #64]	@ (800a34c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800a30c:	4013      	ands	r3, r2
 800a30e:	4a0d      	ldr	r2, [pc, #52]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a310:	430b      	orrs	r3, r1
 800a312:	6113      	str	r3, [r2, #16]
 800a314:	e005      	b.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800a316:	4b0b      	ldr	r3, [pc, #44]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a318:	691b      	ldr	r3, [r3, #16]
 800a31a:	4a0a      	ldr	r2, [pc, #40]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a31c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a320:	6113      	str	r3, [r2, #16]
 800a322:	4b08      	ldr	r3, [pc, #32]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a324:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800a326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a32a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a32e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a332:	4a04      	ldr	r2, [pc, #16]	@ (800a344 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800a334:	430b      	orrs	r3, r1
 800a336:	6713      	str	r3, [r2, #112]	@ 0x70
 800a338:	e00e      	b.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a33a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a33e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800a342:	e009      	b.n	800a358 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800a344:	58024400 	.word	0x58024400
 800a348:	58024800 	.word	0x58024800
 800a34c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a350:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a354:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800a358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a360:	f002 0301 	and.w	r3, r2, #1
 800a364:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a368:	2300      	movs	r3, #0
 800a36a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a36e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a372:	460b      	mov	r3, r1
 800a374:	4313      	orrs	r3, r2
 800a376:	f000 8089 	beq.w	800a48c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800a37a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a37e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a380:	2b28      	cmp	r3, #40	@ 0x28
 800a382:	d86b      	bhi.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800a384:	a201      	add	r2, pc, #4	@ (adr r2, 800a38c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800a386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a38a:	bf00      	nop
 800a38c:	0800a465 	.word	0x0800a465
 800a390:	0800a45d 	.word	0x0800a45d
 800a394:	0800a45d 	.word	0x0800a45d
 800a398:	0800a45d 	.word	0x0800a45d
 800a39c:	0800a45d 	.word	0x0800a45d
 800a3a0:	0800a45d 	.word	0x0800a45d
 800a3a4:	0800a45d 	.word	0x0800a45d
 800a3a8:	0800a45d 	.word	0x0800a45d
 800a3ac:	0800a431 	.word	0x0800a431
 800a3b0:	0800a45d 	.word	0x0800a45d
 800a3b4:	0800a45d 	.word	0x0800a45d
 800a3b8:	0800a45d 	.word	0x0800a45d
 800a3bc:	0800a45d 	.word	0x0800a45d
 800a3c0:	0800a45d 	.word	0x0800a45d
 800a3c4:	0800a45d 	.word	0x0800a45d
 800a3c8:	0800a45d 	.word	0x0800a45d
 800a3cc:	0800a447 	.word	0x0800a447
 800a3d0:	0800a45d 	.word	0x0800a45d
 800a3d4:	0800a45d 	.word	0x0800a45d
 800a3d8:	0800a45d 	.word	0x0800a45d
 800a3dc:	0800a45d 	.word	0x0800a45d
 800a3e0:	0800a45d 	.word	0x0800a45d
 800a3e4:	0800a45d 	.word	0x0800a45d
 800a3e8:	0800a45d 	.word	0x0800a45d
 800a3ec:	0800a465 	.word	0x0800a465
 800a3f0:	0800a45d 	.word	0x0800a45d
 800a3f4:	0800a45d 	.word	0x0800a45d
 800a3f8:	0800a45d 	.word	0x0800a45d
 800a3fc:	0800a45d 	.word	0x0800a45d
 800a400:	0800a45d 	.word	0x0800a45d
 800a404:	0800a45d 	.word	0x0800a45d
 800a408:	0800a45d 	.word	0x0800a45d
 800a40c:	0800a465 	.word	0x0800a465
 800a410:	0800a45d 	.word	0x0800a45d
 800a414:	0800a45d 	.word	0x0800a45d
 800a418:	0800a45d 	.word	0x0800a45d
 800a41c:	0800a45d 	.word	0x0800a45d
 800a420:	0800a45d 	.word	0x0800a45d
 800a424:	0800a45d 	.word	0x0800a45d
 800a428:	0800a45d 	.word	0x0800a45d
 800a42c:	0800a465 	.word	0x0800a465
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a434:	3308      	adds	r3, #8
 800a436:	2101      	movs	r1, #1
 800a438:	4618      	mov	r0, r3
 800a43a:	f000 ffc3 	bl	800b3c4 <RCCEx_PLL2_Config>
 800a43e:	4603      	mov	r3, r0
 800a440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a444:	e00f      	b.n	800a466 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a44a:	3328      	adds	r3, #40	@ 0x28
 800a44c:	2101      	movs	r1, #1
 800a44e:	4618      	mov	r0, r3
 800a450:	f001 f86a 	bl	800b528 <RCCEx_PLL3_Config>
 800a454:	4603      	mov	r3, r0
 800a456:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800a45a:	e004      	b.n	800a466 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a45c:	2301      	movs	r3, #1
 800a45e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a462:	e000      	b.n	800a466 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800a464:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d10a      	bne.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800a46e:	4bbf      	ldr	r3, [pc, #764]	@ (800a76c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a472:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a47a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a47c:	4abb      	ldr	r2, [pc, #748]	@ (800a76c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a47e:	430b      	orrs	r3, r1
 800a480:	6553      	str	r3, [r2, #84]	@ 0x54
 800a482:	e003      	b.n	800a48c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a488:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800a48c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a494:	f002 0302 	and.w	r3, r2, #2
 800a498:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a49c:	2300      	movs	r3, #0
 800a49e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800a4a2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800a4a6:	460b      	mov	r3, r1
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	d041      	beq.n	800a530 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800a4ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a4b2:	2b05      	cmp	r3, #5
 800a4b4:	d824      	bhi.n	800a500 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800a4b6:	a201      	add	r2, pc, #4	@ (adr r2, 800a4bc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800a4b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4bc:	0800a509 	.word	0x0800a509
 800a4c0:	0800a4d5 	.word	0x0800a4d5
 800a4c4:	0800a4eb 	.word	0x0800a4eb
 800a4c8:	0800a509 	.word	0x0800a509
 800a4cc:	0800a509 	.word	0x0800a509
 800a4d0:	0800a509 	.word	0x0800a509
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a4d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4d8:	3308      	adds	r3, #8
 800a4da:	2101      	movs	r1, #1
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f000 ff71 	bl	800b3c4 <RCCEx_PLL2_Config>
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a4e8:	e00f      	b.n	800a50a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a4ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a4ee:	3328      	adds	r3, #40	@ 0x28
 800a4f0:	2101      	movs	r1, #1
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f001 f818 	bl	800b528 <RCCEx_PLL3_Config>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800a4fe:	e004      	b.n	800a50a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a500:	2301      	movs	r3, #1
 800a502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a506:	e000      	b.n	800a50a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800a508:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a50a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d10a      	bne.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800a512:	4b96      	ldr	r3, [pc, #600]	@ (800a76c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a516:	f023 0107 	bic.w	r1, r3, #7
 800a51a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a51e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a520:	4a92      	ldr	r2, [pc, #584]	@ (800a76c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a522:	430b      	orrs	r3, r1
 800a524:	6553      	str	r3, [r2, #84]	@ 0x54
 800a526:	e003      	b.n	800a530 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a528:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a52c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a538:	f002 0304 	and.w	r3, r2, #4
 800a53c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a540:	2300      	movs	r3, #0
 800a542:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a546:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800a54a:	460b      	mov	r3, r1
 800a54c:	4313      	orrs	r3, r2
 800a54e:	d044      	beq.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800a550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a554:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a558:	2b05      	cmp	r3, #5
 800a55a:	d825      	bhi.n	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800a55c:	a201      	add	r2, pc, #4	@ (adr r2, 800a564 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800a55e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a562:	bf00      	nop
 800a564:	0800a5b1 	.word	0x0800a5b1
 800a568:	0800a57d 	.word	0x0800a57d
 800a56c:	0800a593 	.word	0x0800a593
 800a570:	0800a5b1 	.word	0x0800a5b1
 800a574:	0800a5b1 	.word	0x0800a5b1
 800a578:	0800a5b1 	.word	0x0800a5b1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a57c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a580:	3308      	adds	r3, #8
 800a582:	2101      	movs	r1, #1
 800a584:	4618      	mov	r0, r3
 800a586:	f000 ff1d 	bl	800b3c4 <RCCEx_PLL2_Config>
 800a58a:	4603      	mov	r3, r0
 800a58c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a590:	e00f      	b.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a596:	3328      	adds	r3, #40	@ 0x28
 800a598:	2101      	movs	r1, #1
 800a59a:	4618      	mov	r0, r3
 800a59c:	f000 ffc4 	bl	800b528 <RCCEx_PLL3_Config>
 800a5a0:	4603      	mov	r3, r0
 800a5a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a5a6:	e004      	b.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a5ae:	e000      	b.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800a5b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a5b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d10b      	bne.n	800a5d2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a5ba:	4b6c      	ldr	r3, [pc, #432]	@ (800a76c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a5bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5be:	f023 0107 	bic.w	r1, r3, #7
 800a5c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5ca:	4a68      	ldr	r2, [pc, #416]	@ (800a76c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a5cc:	430b      	orrs	r3, r1
 800a5ce:	6593      	str	r3, [r2, #88]	@ 0x58
 800a5d0:	e003      	b.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a5d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a5da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e2:	f002 0320 	and.w	r3, r2, #32
 800a5e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a5f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	4313      	orrs	r3, r2
 800a5f8:	d055      	beq.n	800a6a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a5fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a5fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a602:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a606:	d033      	beq.n	800a670 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800a608:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a60c:	d82c      	bhi.n	800a668 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a60e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a612:	d02f      	beq.n	800a674 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800a614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a618:	d826      	bhi.n	800a668 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a61a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a61e:	d02b      	beq.n	800a678 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800a620:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a624:	d820      	bhi.n	800a668 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a626:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a62a:	d012      	beq.n	800a652 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800a62c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a630:	d81a      	bhi.n	800a668 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800a632:	2b00      	cmp	r3, #0
 800a634:	d022      	beq.n	800a67c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800a636:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a63a:	d115      	bne.n	800a668 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a63c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a640:	3308      	adds	r3, #8
 800a642:	2100      	movs	r1, #0
 800a644:	4618      	mov	r0, r3
 800a646:	f000 febd 	bl	800b3c4 <RCCEx_PLL2_Config>
 800a64a:	4603      	mov	r3, r0
 800a64c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a650:	e015      	b.n	800a67e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a656:	3328      	adds	r3, #40	@ 0x28
 800a658:	2102      	movs	r1, #2
 800a65a:	4618      	mov	r0, r3
 800a65c:	f000 ff64 	bl	800b528 <RCCEx_PLL3_Config>
 800a660:	4603      	mov	r3, r0
 800a662:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a666:	e00a      	b.n	800a67e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a668:	2301      	movs	r3, #1
 800a66a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a66e:	e006      	b.n	800a67e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a670:	bf00      	nop
 800a672:	e004      	b.n	800a67e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a674:	bf00      	nop
 800a676:	e002      	b.n	800a67e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a678:	bf00      	nop
 800a67a:	e000      	b.n	800a67e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800a67c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a67e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a682:	2b00      	cmp	r3, #0
 800a684:	d10b      	bne.n	800a69e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a686:	4b39      	ldr	r3, [pc, #228]	@ (800a76c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a68a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a68e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a696:	4a35      	ldr	r2, [pc, #212]	@ (800a76c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a698:	430b      	orrs	r3, r1
 800a69a:	6553      	str	r3, [r2, #84]	@ 0x54
 800a69c:	e003      	b.n	800a6a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a69e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a6a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a6a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a6b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a6bc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a6c0:	460b      	mov	r3, r1
 800a6c2:	4313      	orrs	r3, r2
 800a6c4:	d058      	beq.n	800a778 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a6c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a6ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a6ce:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a6d2:	d033      	beq.n	800a73c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800a6d4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a6d8:	d82c      	bhi.n	800a734 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a6da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6de:	d02f      	beq.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800a6e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6e4:	d826      	bhi.n	800a734 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a6e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a6ea:	d02b      	beq.n	800a744 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800a6ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a6f0:	d820      	bhi.n	800a734 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a6f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6f6:	d012      	beq.n	800a71e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800a6f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6fc:	d81a      	bhi.n	800a734 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d022      	beq.n	800a748 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800a702:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a706:	d115      	bne.n	800a734 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a70c:	3308      	adds	r3, #8
 800a70e:	2100      	movs	r1, #0
 800a710:	4618      	mov	r0, r3
 800a712:	f000 fe57 	bl	800b3c4 <RCCEx_PLL2_Config>
 800a716:	4603      	mov	r3, r0
 800a718:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a71c:	e015      	b.n	800a74a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a71e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a722:	3328      	adds	r3, #40	@ 0x28
 800a724:	2102      	movs	r1, #2
 800a726:	4618      	mov	r0, r3
 800a728:	f000 fefe 	bl	800b528 <RCCEx_PLL3_Config>
 800a72c:	4603      	mov	r3, r0
 800a72e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a732:	e00a      	b.n	800a74a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a734:	2301      	movs	r3, #1
 800a736:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a73a:	e006      	b.n	800a74a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a73c:	bf00      	nop
 800a73e:	e004      	b.n	800a74a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a740:	bf00      	nop
 800a742:	e002      	b.n	800a74a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a744:	bf00      	nop
 800a746:	e000      	b.n	800a74a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800a748:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a74a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d10e      	bne.n	800a770 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a752:	4b06      	ldr	r3, [pc, #24]	@ (800a76c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a756:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a75a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a75e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a762:	4a02      	ldr	r2, [pc, #8]	@ (800a76c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800a764:	430b      	orrs	r3, r1
 800a766:	6593      	str	r3, [r2, #88]	@ 0x58
 800a768:	e006      	b.n	800a778 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800a76a:	bf00      	nop
 800a76c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a770:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a774:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a780:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a784:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a788:	2300      	movs	r3, #0
 800a78a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a78e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a792:	460b      	mov	r3, r1
 800a794:	4313      	orrs	r3, r2
 800a796:	d055      	beq.n	800a844 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a79c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a7a0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a7a4:	d033      	beq.n	800a80e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800a7a6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a7aa:	d82c      	bhi.n	800a806 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a7ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7b0:	d02f      	beq.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800a7b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7b6:	d826      	bhi.n	800a806 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a7b8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a7bc:	d02b      	beq.n	800a816 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800a7be:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a7c2:	d820      	bhi.n	800a806 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a7c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a7c8:	d012      	beq.n	800a7f0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800a7ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a7ce:	d81a      	bhi.n	800a806 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d022      	beq.n	800a81a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800a7d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a7d8:	d115      	bne.n	800a806 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a7da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7de:	3308      	adds	r3, #8
 800a7e0:	2100      	movs	r1, #0
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f000 fdee 	bl	800b3c4 <RCCEx_PLL2_Config>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a7ee:	e015      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a7f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a7f4:	3328      	adds	r3, #40	@ 0x28
 800a7f6:	2102      	movs	r1, #2
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	f000 fe95 	bl	800b528 <RCCEx_PLL3_Config>
 800a7fe:	4603      	mov	r3, r0
 800a800:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a804:	e00a      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a806:	2301      	movs	r3, #1
 800a808:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a80c:	e006      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a80e:	bf00      	nop
 800a810:	e004      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a812:	bf00      	nop
 800a814:	e002      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a816:	bf00      	nop
 800a818:	e000      	b.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800a81a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a81c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a820:	2b00      	cmp	r3, #0
 800a822:	d10b      	bne.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a824:	4ba1      	ldr	r3, [pc, #644]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a828:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a82c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a830:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a834:	4a9d      	ldr	r2, [pc, #628]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a836:	430b      	orrs	r3, r1
 800a838:	6593      	str	r3, [r2, #88]	@ 0x58
 800a83a:	e003      	b.n	800a844 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a83c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a840:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800a844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a84c:	f002 0308 	and.w	r3, r2, #8
 800a850:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a854:	2300      	movs	r3, #0
 800a856:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a85a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a85e:	460b      	mov	r3, r1
 800a860:	4313      	orrs	r3, r2
 800a862:	d01e      	beq.n	800a8a2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800a864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a868:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a86c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a870:	d10c      	bne.n	800a88c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a876:	3328      	adds	r3, #40	@ 0x28
 800a878:	2102      	movs	r1, #2
 800a87a:	4618      	mov	r0, r3
 800a87c:	f000 fe54 	bl	800b528 <RCCEx_PLL3_Config>
 800a880:	4603      	mov	r3, r0
 800a882:	2b00      	cmp	r3, #0
 800a884:	d002      	beq.n	800a88c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800a886:	2301      	movs	r3, #1
 800a888:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800a88c:	4b87      	ldr	r3, [pc, #540]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a88e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a890:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a898:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a89c:	4a83      	ldr	r2, [pc, #524]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a89e:	430b      	orrs	r3, r1
 800a8a0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a8a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8aa:	f002 0310 	and.w	r3, r2, #16
 800a8ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a8b8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a8bc:	460b      	mov	r3, r1
 800a8be:	4313      	orrs	r3, r2
 800a8c0:	d01e      	beq.n	800a900 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a8c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a8ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a8ce:	d10c      	bne.n	800a8ea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a8d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8d4:	3328      	adds	r3, #40	@ 0x28
 800a8d6:	2102      	movs	r1, #2
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f000 fe25 	bl	800b528 <RCCEx_PLL3_Config>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d002      	beq.n	800a8ea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a8ea:	4b70      	ldr	r3, [pc, #448]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a8ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a8f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a8f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a8fa:	4a6c      	ldr	r2, [pc, #432]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a8fc:	430b      	orrs	r3, r1
 800a8fe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a908:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a90c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a910:	2300      	movs	r3, #0
 800a912:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a916:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a91a:	460b      	mov	r3, r1
 800a91c:	4313      	orrs	r3, r2
 800a91e:	d03e      	beq.n	800a99e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a924:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a928:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a92c:	d022      	beq.n	800a974 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800a92e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a932:	d81b      	bhi.n	800a96c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800a934:	2b00      	cmp	r3, #0
 800a936:	d003      	beq.n	800a940 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800a938:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a93c:	d00b      	beq.n	800a956 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800a93e:	e015      	b.n	800a96c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a944:	3308      	adds	r3, #8
 800a946:	2100      	movs	r1, #0
 800a948:	4618      	mov	r0, r3
 800a94a:	f000 fd3b 	bl	800b3c4 <RCCEx_PLL2_Config>
 800a94e:	4603      	mov	r3, r0
 800a950:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a954:	e00f      	b.n	800a976 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a95a:	3328      	adds	r3, #40	@ 0x28
 800a95c:	2102      	movs	r1, #2
 800a95e:	4618      	mov	r0, r3
 800a960:	f000 fde2 	bl	800b528 <RCCEx_PLL3_Config>
 800a964:	4603      	mov	r3, r0
 800a966:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a96a:	e004      	b.n	800a976 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a96c:	2301      	movs	r3, #1
 800a96e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a972:	e000      	b.n	800a976 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800a974:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a976:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d10b      	bne.n	800a996 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a97e:	4b4b      	ldr	r3, [pc, #300]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a982:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a98a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a98e:	4a47      	ldr	r2, [pc, #284]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a990:	430b      	orrs	r3, r1
 800a992:	6593      	str	r3, [r2, #88]	@ 0x58
 800a994:	e003      	b.n	800a99e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a996:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a99a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a99e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a9aa:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a9b0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a9b4:	460b      	mov	r3, r1
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	d03b      	beq.n	800aa32 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a9ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a9c6:	d01f      	beq.n	800aa08 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800a9c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a9cc:	d818      	bhi.n	800aa00 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800a9ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a9d2:	d003      	beq.n	800a9dc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800a9d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a9d8:	d007      	beq.n	800a9ea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800a9da:	e011      	b.n	800aa00 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9dc:	4b33      	ldr	r3, [pc, #204]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a9de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9e0:	4a32      	ldr	r2, [pc, #200]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a9e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a9e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a9e8:	e00f      	b.n	800aa0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a9ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a9ee:	3328      	adds	r3, #40	@ 0x28
 800a9f0:	2101      	movs	r1, #1
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f000 fd98 	bl	800b528 <RCCEx_PLL3_Config>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800a9fe:	e004      	b.n	800aa0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aa00:	2301      	movs	r3, #1
 800aa02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aa06:	e000      	b.n	800aa0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800aa08:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d10b      	bne.n	800aa2a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800aa12:	4b26      	ldr	r3, [pc, #152]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aa14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa16:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800aa1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa22:	4a22      	ldr	r2, [pc, #136]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aa24:	430b      	orrs	r3, r1
 800aa26:	6553      	str	r3, [r2, #84]	@ 0x54
 800aa28:	e003      	b.n	800aa32 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800aa32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800aa3e:	673b      	str	r3, [r7, #112]	@ 0x70
 800aa40:	2300      	movs	r3, #0
 800aa42:	677b      	str	r3, [r7, #116]	@ 0x74
 800aa44:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800aa48:	460b      	mov	r3, r1
 800aa4a:	4313      	orrs	r3, r2
 800aa4c:	d034      	beq.n	800aab8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800aa4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d003      	beq.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800aa58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa5c:	d007      	beq.n	800aa6e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800aa5e:	e011      	b.n	800aa84 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa60:	4b12      	ldr	r3, [pc, #72]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aa62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa64:	4a11      	ldr	r2, [pc, #68]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aa66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aa6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800aa6c:	e00e      	b.n	800aa8c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aa6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aa72:	3308      	adds	r3, #8
 800aa74:	2102      	movs	r1, #2
 800aa76:	4618      	mov	r0, r3
 800aa78:	f000 fca4 	bl	800b3c4 <RCCEx_PLL2_Config>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800aa82:	e003      	b.n	800aa8c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800aa84:	2301      	movs	r3, #1
 800aa86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aa8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d10d      	bne.n	800aab0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800aa94:	4b05      	ldr	r3, [pc, #20]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aa96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa98:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800aa9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aaa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aaa2:	4a02      	ldr	r2, [pc, #8]	@ (800aaac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800aaa4:	430b      	orrs	r3, r1
 800aaa6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800aaa8:	e006      	b.n	800aab8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800aaaa:	bf00      	nop
 800aaac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aab0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aab4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800aab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800aac4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aac6:	2300      	movs	r3, #0
 800aac8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800aaca:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800aace:	460b      	mov	r3, r1
 800aad0:	4313      	orrs	r3, r2
 800aad2:	d00c      	beq.n	800aaee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800aad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aad8:	3328      	adds	r3, #40	@ 0x28
 800aada:	2102      	movs	r1, #2
 800aadc:	4618      	mov	r0, r3
 800aade:	f000 fd23 	bl	800b528 <RCCEx_PLL3_Config>
 800aae2:	4603      	mov	r3, r0
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d002      	beq.n	800aaee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800aae8:	2301      	movs	r3, #1
 800aaea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800aaee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aaf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800aafa:	663b      	str	r3, [r7, #96]	@ 0x60
 800aafc:	2300      	movs	r3, #0
 800aafe:	667b      	str	r3, [r7, #100]	@ 0x64
 800ab00:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800ab04:	460b      	mov	r3, r1
 800ab06:	4313      	orrs	r3, r2
 800ab08:	d038      	beq.n	800ab7c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800ab0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab16:	d018      	beq.n	800ab4a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800ab18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab1c:	d811      	bhi.n	800ab42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ab1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab22:	d014      	beq.n	800ab4e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800ab24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab28:	d80b      	bhi.n	800ab42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d011      	beq.n	800ab52 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800ab2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab32:	d106      	bne.n	800ab42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab34:	4bc3      	ldr	r3, [pc, #780]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ab36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab38:	4ac2      	ldr	r2, [pc, #776]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ab3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ab3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800ab40:	e008      	b.n	800ab54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ab42:	2301      	movs	r3, #1
 800ab44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ab48:	e004      	b.n	800ab54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ab4a:	bf00      	nop
 800ab4c:	e002      	b.n	800ab54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ab4e:	bf00      	nop
 800ab50:	e000      	b.n	800ab54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ab52:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d10b      	bne.n	800ab74 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ab5c:	4bb9      	ldr	r3, [pc, #740]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ab5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab60:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ab64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab6c:	4ab5      	ldr	r2, [pc, #724]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ab6e:	430b      	orrs	r3, r1
 800ab70:	6553      	str	r3, [r2, #84]	@ 0x54
 800ab72:	e003      	b.n	800ab7c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ab78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ab7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ab80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab84:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800ab88:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ab8e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800ab92:	460b      	mov	r3, r1
 800ab94:	4313      	orrs	r3, r2
 800ab96:	d009      	beq.n	800abac <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800ab98:	4baa      	ldr	r3, [pc, #680]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ab9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab9c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800aba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aba4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aba6:	4aa7      	ldr	r2, [pc, #668]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aba8:	430b      	orrs	r3, r1
 800abaa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800abac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abb4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800abb8:	653b      	str	r3, [r7, #80]	@ 0x50
 800abba:	2300      	movs	r3, #0
 800abbc:	657b      	str	r3, [r7, #84]	@ 0x54
 800abbe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800abc2:	460b      	mov	r3, r1
 800abc4:	4313      	orrs	r3, r2
 800abc6:	d00a      	beq.n	800abde <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800abc8:	4b9e      	ldr	r3, [pc, #632]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800abca:	691b      	ldr	r3, [r3, #16]
 800abcc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800abd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abd4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800abd8:	4a9a      	ldr	r2, [pc, #616]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800abda:	430b      	orrs	r3, r1
 800abdc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800abde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800abe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abe6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800abea:	64bb      	str	r3, [r7, #72]	@ 0x48
 800abec:	2300      	movs	r3, #0
 800abee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800abf0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800abf4:	460b      	mov	r3, r1
 800abf6:	4313      	orrs	r3, r2
 800abf8:	d009      	beq.n	800ac0e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800abfa:	4b92      	ldr	r3, [pc, #584]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800abfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800abfe:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800ac02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac08:	4a8e      	ldr	r2, [pc, #568]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac0a:	430b      	orrs	r3, r1
 800ac0c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800ac0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac16:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800ac1a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac20:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800ac24:	460b      	mov	r3, r1
 800ac26:	4313      	orrs	r3, r2
 800ac28:	d00e      	beq.n	800ac48 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800ac2a:	4b86      	ldr	r3, [pc, #536]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac2c:	691b      	ldr	r3, [r3, #16]
 800ac2e:	4a85      	ldr	r2, [pc, #532]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac30:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ac34:	6113      	str	r3, [r2, #16]
 800ac36:	4b83      	ldr	r3, [pc, #524]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac38:	6919      	ldr	r1, [r3, #16]
 800ac3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac3e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ac42:	4a80      	ldr	r2, [pc, #512]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac44:	430b      	orrs	r3, r1
 800ac46:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800ac48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac50:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800ac54:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ac56:	2300      	movs	r3, #0
 800ac58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac5a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800ac5e:	460b      	mov	r3, r1
 800ac60:	4313      	orrs	r3, r2
 800ac62:	d009      	beq.n	800ac78 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800ac64:	4b77      	ldr	r3, [pc, #476]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac68:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ac6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac72:	4a74      	ldr	r2, [pc, #464]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac74:	430b      	orrs	r3, r1
 800ac76:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ac78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac80:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800ac84:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac86:	2300      	movs	r3, #0
 800ac88:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac8a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800ac8e:	460b      	mov	r3, r1
 800ac90:	4313      	orrs	r3, r2
 800ac92:	d00a      	beq.n	800acaa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ac94:	4b6b      	ldr	r3, [pc, #428]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ac96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac98:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800ac9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aca4:	4a67      	ldr	r2, [pc, #412]	@ (800ae44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800aca6:	430b      	orrs	r3, r1
 800aca8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800acaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb2:	2100      	movs	r1, #0
 800acb4:	62b9      	str	r1, [r7, #40]	@ 0x28
 800acb6:	f003 0301 	and.w	r3, r3, #1
 800acba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800acbc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800acc0:	460b      	mov	r3, r1
 800acc2:	4313      	orrs	r3, r2
 800acc4:	d011      	beq.n	800acea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800acc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acca:	3308      	adds	r3, #8
 800accc:	2100      	movs	r1, #0
 800acce:	4618      	mov	r0, r3
 800acd0:	f000 fb78 	bl	800b3c4 <RCCEx_PLL2_Config>
 800acd4:	4603      	mov	r3, r0
 800acd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800acda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d003      	beq.n	800acea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ace2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ace6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800acea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf2:	2100      	movs	r1, #0
 800acf4:	6239      	str	r1, [r7, #32]
 800acf6:	f003 0302 	and.w	r3, r3, #2
 800acfa:	627b      	str	r3, [r7, #36]	@ 0x24
 800acfc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800ad00:	460b      	mov	r3, r1
 800ad02:	4313      	orrs	r3, r2
 800ad04:	d011      	beq.n	800ad2a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad0a:	3308      	adds	r3, #8
 800ad0c:	2101      	movs	r1, #1
 800ad0e:	4618      	mov	r0, r3
 800ad10:	f000 fb58 	bl	800b3c4 <RCCEx_PLL2_Config>
 800ad14:	4603      	mov	r3, r0
 800ad16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ad1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d003      	beq.n	800ad2a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ad2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad32:	2100      	movs	r1, #0
 800ad34:	61b9      	str	r1, [r7, #24]
 800ad36:	f003 0304 	and.w	r3, r3, #4
 800ad3a:	61fb      	str	r3, [r7, #28]
 800ad3c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800ad40:	460b      	mov	r3, r1
 800ad42:	4313      	orrs	r3, r2
 800ad44:	d011      	beq.n	800ad6a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ad46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad4a:	3308      	adds	r3, #8
 800ad4c:	2102      	movs	r1, #2
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f000 fb38 	bl	800b3c4 <RCCEx_PLL2_Config>
 800ad54:	4603      	mov	r3, r0
 800ad56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ad5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d003      	beq.n	800ad6a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ad6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad72:	2100      	movs	r1, #0
 800ad74:	6139      	str	r1, [r7, #16]
 800ad76:	f003 0308 	and.w	r3, r3, #8
 800ad7a:	617b      	str	r3, [r7, #20]
 800ad7c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ad80:	460b      	mov	r3, r1
 800ad82:	4313      	orrs	r3, r2
 800ad84:	d011      	beq.n	800adaa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ad86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad8a:	3328      	adds	r3, #40	@ 0x28
 800ad8c:	2100      	movs	r1, #0
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f000 fbca 	bl	800b528 <RCCEx_PLL3_Config>
 800ad94:	4603      	mov	r3, r0
 800ad96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800ad9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d003      	beq.n	800adaa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ada2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ada6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800adaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb2:	2100      	movs	r1, #0
 800adb4:	60b9      	str	r1, [r7, #8]
 800adb6:	f003 0310 	and.w	r3, r3, #16
 800adba:	60fb      	str	r3, [r7, #12]
 800adbc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800adc0:	460b      	mov	r3, r1
 800adc2:	4313      	orrs	r3, r2
 800adc4:	d011      	beq.n	800adea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800adc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adca:	3328      	adds	r3, #40	@ 0x28
 800adcc:	2101      	movs	r1, #1
 800adce:	4618      	mov	r0, r3
 800add0:	f000 fbaa 	bl	800b528 <RCCEx_PLL3_Config>
 800add4:	4603      	mov	r3, r0
 800add6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800adda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d003      	beq.n	800adea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ade2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ade6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800adea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adf2:	2100      	movs	r1, #0
 800adf4:	6039      	str	r1, [r7, #0]
 800adf6:	f003 0320 	and.w	r3, r3, #32
 800adfa:	607b      	str	r3, [r7, #4]
 800adfc:	e9d7 1200 	ldrd	r1, r2, [r7]
 800ae00:	460b      	mov	r3, r1
 800ae02:	4313      	orrs	r3, r2
 800ae04:	d011      	beq.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ae06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae0a:	3328      	adds	r3, #40	@ 0x28
 800ae0c:	2102      	movs	r1, #2
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f000 fb8a 	bl	800b528 <RCCEx_PLL3_Config>
 800ae14:	4603      	mov	r3, r0
 800ae16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ae1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d003      	beq.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800ae2a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d101      	bne.n	800ae36 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800ae32:	2300      	movs	r3, #0
 800ae34:	e000      	b.n	800ae38 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800ae36:	2301      	movs	r3, #1
}
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ae44:	58024400 	.word	0x58024400

0800ae48 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ae4c:	f7fe fd96 	bl	800997c <HAL_RCC_GetHCLKFreq>
 800ae50:	4602      	mov	r2, r0
 800ae52:	4b06      	ldr	r3, [pc, #24]	@ (800ae6c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ae54:	6a1b      	ldr	r3, [r3, #32]
 800ae56:	091b      	lsrs	r3, r3, #4
 800ae58:	f003 0307 	and.w	r3, r3, #7
 800ae5c:	4904      	ldr	r1, [pc, #16]	@ (800ae70 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ae5e:	5ccb      	ldrb	r3, [r1, r3]
 800ae60:	f003 031f 	and.w	r3, r3, #31
 800ae64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	bd80      	pop	{r7, pc}
 800ae6c:	58024400 	.word	0x58024400
 800ae70:	080230a8 	.word	0x080230a8

0800ae74 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ae74:	b480      	push	{r7}
 800ae76:	b089      	sub	sp, #36	@ 0x24
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ae7c:	4ba1      	ldr	r3, [pc, #644]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae80:	f003 0303 	and.w	r3, r3, #3
 800ae84:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ae86:	4b9f      	ldr	r3, [pc, #636]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae8a:	0b1b      	lsrs	r3, r3, #12
 800ae8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ae90:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ae92:	4b9c      	ldr	r3, [pc, #624]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae96:	091b      	lsrs	r3, r3, #4
 800ae98:	f003 0301 	and.w	r3, r3, #1
 800ae9c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ae9e:	4b99      	ldr	r3, [pc, #612]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aea2:	08db      	lsrs	r3, r3, #3
 800aea4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aea8:	693a      	ldr	r2, [r7, #16]
 800aeaa:	fb02 f303 	mul.w	r3, r2, r3
 800aeae:	ee07 3a90 	vmov	s15, r3
 800aeb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aeb6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	f000 8111 	beq.w	800b0e4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800aec2:	69bb      	ldr	r3, [r7, #24]
 800aec4:	2b02      	cmp	r3, #2
 800aec6:	f000 8083 	beq.w	800afd0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800aeca:	69bb      	ldr	r3, [r7, #24]
 800aecc:	2b02      	cmp	r3, #2
 800aece:	f200 80a1 	bhi.w	800b014 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800aed2:	69bb      	ldr	r3, [r7, #24]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d003      	beq.n	800aee0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800aed8:	69bb      	ldr	r3, [r7, #24]
 800aeda:	2b01      	cmp	r3, #1
 800aedc:	d056      	beq.n	800af8c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800aede:	e099      	b.n	800b014 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aee0:	4b88      	ldr	r3, [pc, #544]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f003 0320 	and.w	r3, r3, #32
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d02d      	beq.n	800af48 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aeec:	4b85      	ldr	r3, [pc, #532]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	08db      	lsrs	r3, r3, #3
 800aef2:	f003 0303 	and.w	r3, r3, #3
 800aef6:	4a84      	ldr	r2, [pc, #528]	@ (800b108 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800aef8:	fa22 f303 	lsr.w	r3, r2, r3
 800aefc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	ee07 3a90 	vmov	s15, r3
 800af04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af08:	697b      	ldr	r3, [r7, #20]
 800af0a:	ee07 3a90 	vmov	s15, r3
 800af0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af16:	4b7b      	ldr	r3, [pc, #492]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af1e:	ee07 3a90 	vmov	s15, r3
 800af22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af26:	ed97 6a03 	vldr	s12, [r7, #12]
 800af2a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b10c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800af2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af42:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800af46:	e087      	b.n	800b058 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800af48:	697b      	ldr	r3, [r7, #20]
 800af4a:	ee07 3a90 	vmov	s15, r3
 800af4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af52:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b110 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800af56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af5a:	4b6a      	ldr	r3, [pc, #424]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af62:	ee07 3a90 	vmov	s15, r3
 800af66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af6a:	ed97 6a03 	vldr	s12, [r7, #12]
 800af6e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b10c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800af72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af8a:	e065      	b.n	800b058 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	ee07 3a90 	vmov	s15, r3
 800af92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af96:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b114 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800af9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af9e:	4b59      	ldr	r3, [pc, #356]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afa6:	ee07 3a90 	vmov	s15, r3
 800afaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afae:	ed97 6a03 	vldr	s12, [r7, #12]
 800afb2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b10c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800afb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800afce:	e043      	b.n	800b058 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	ee07 3a90 	vmov	s15, r3
 800afd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afda:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b118 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800afde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afe2:	4b48      	ldr	r3, [pc, #288]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afea:	ee07 3a90 	vmov	s15, r3
 800afee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aff2:	ed97 6a03 	vldr	s12, [r7, #12]
 800aff6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b10c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800affa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800affe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b002:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b00a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b00e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b012:	e021      	b.n	800b058 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b014:	697b      	ldr	r3, [r7, #20]
 800b016:	ee07 3a90 	vmov	s15, r3
 800b01a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b01e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b114 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b026:	4b37      	ldr	r3, [pc, #220]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b02a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b02e:	ee07 3a90 	vmov	s15, r3
 800b032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b036:	ed97 6a03 	vldr	s12, [r7, #12]
 800b03a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b10c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b03e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b046:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b04a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b04e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b052:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b056:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b058:	4b2a      	ldr	r3, [pc, #168]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b05a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b05c:	0a5b      	lsrs	r3, r3, #9
 800b05e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b062:	ee07 3a90 	vmov	s15, r3
 800b066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b06a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b06e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b072:	edd7 6a07 	vldr	s13, [r7, #28]
 800b076:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b07a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b07e:	ee17 2a90 	vmov	r2, s15
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b086:	4b1f      	ldr	r3, [pc, #124]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b08a:	0c1b      	lsrs	r3, r3, #16
 800b08c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b090:	ee07 3a90 	vmov	s15, r3
 800b094:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b098:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b09c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b0a0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b0a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b0a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b0ac:	ee17 2a90 	vmov	r2, s15
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b0b4:	4b13      	ldr	r3, [pc, #76]	@ (800b104 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b0b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0b8:	0e1b      	lsrs	r3, r3, #24
 800b0ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0be:	ee07 3a90 	vmov	s15, r3
 800b0c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b0ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b0ce:	edd7 6a07 	vldr	s13, [r7, #28]
 800b0d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b0d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b0da:	ee17 2a90 	vmov	r2, s15
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b0e2:	e008      	b.n	800b0f6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	609a      	str	r2, [r3, #8]
}
 800b0f6:	bf00      	nop
 800b0f8:	3724      	adds	r7, #36	@ 0x24
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b100:	4770      	bx	lr
 800b102:	bf00      	nop
 800b104:	58024400 	.word	0x58024400
 800b108:	03d09000 	.word	0x03d09000
 800b10c:	46000000 	.word	0x46000000
 800b110:	4c742400 	.word	0x4c742400
 800b114:	4a742400 	.word	0x4a742400
 800b118:	4bbebc20 	.word	0x4bbebc20

0800b11c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b11c:	b480      	push	{r7}
 800b11e:	b089      	sub	sp, #36	@ 0x24
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b124:	4ba1      	ldr	r3, [pc, #644]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b128:	f003 0303 	and.w	r3, r3, #3
 800b12c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b12e:	4b9f      	ldr	r3, [pc, #636]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b132:	0d1b      	lsrs	r3, r3, #20
 800b134:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b138:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b13a:	4b9c      	ldr	r3, [pc, #624]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b13c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b13e:	0a1b      	lsrs	r3, r3, #8
 800b140:	f003 0301 	and.w	r3, r3, #1
 800b144:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b146:	4b99      	ldr	r3, [pc, #612]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b14a:	08db      	lsrs	r3, r3, #3
 800b14c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b150:	693a      	ldr	r2, [r7, #16]
 800b152:	fb02 f303 	mul.w	r3, r2, r3
 800b156:	ee07 3a90 	vmov	s15, r3
 800b15a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b15e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b162:	697b      	ldr	r3, [r7, #20]
 800b164:	2b00      	cmp	r3, #0
 800b166:	f000 8111 	beq.w	800b38c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b16a:	69bb      	ldr	r3, [r7, #24]
 800b16c:	2b02      	cmp	r3, #2
 800b16e:	f000 8083 	beq.w	800b278 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b172:	69bb      	ldr	r3, [r7, #24]
 800b174:	2b02      	cmp	r3, #2
 800b176:	f200 80a1 	bhi.w	800b2bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b17a:	69bb      	ldr	r3, [r7, #24]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d003      	beq.n	800b188 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b180:	69bb      	ldr	r3, [r7, #24]
 800b182:	2b01      	cmp	r3, #1
 800b184:	d056      	beq.n	800b234 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b186:	e099      	b.n	800b2bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b188:	4b88      	ldr	r3, [pc, #544]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f003 0320 	and.w	r3, r3, #32
 800b190:	2b00      	cmp	r3, #0
 800b192:	d02d      	beq.n	800b1f0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b194:	4b85      	ldr	r3, [pc, #532]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	08db      	lsrs	r3, r3, #3
 800b19a:	f003 0303 	and.w	r3, r3, #3
 800b19e:	4a84      	ldr	r2, [pc, #528]	@ (800b3b0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b1a0:	fa22 f303 	lsr.w	r3, r2, r3
 800b1a4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	ee07 3a90 	vmov	s15, r3
 800b1ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	ee07 3a90 	vmov	s15, r3
 800b1b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1be:	4b7b      	ldr	r3, [pc, #492]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1c6:	ee07 3a90 	vmov	s15, r3
 800b1ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b3b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b1d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b1ee:	e087      	b.n	800b300 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b1f0:	697b      	ldr	r3, [r7, #20]
 800b1f2:	ee07 3a90 	vmov	s15, r3
 800b1f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1fa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b3b8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b1fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b202:	4b6a      	ldr	r3, [pc, #424]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b20a:	ee07 3a90 	vmov	s15, r3
 800b20e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b212:	ed97 6a03 	vldr	s12, [r7, #12]
 800b216:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b3b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b21a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b21e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b222:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b22a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b22e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b232:	e065      	b.n	800b300 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	ee07 3a90 	vmov	s15, r3
 800b23a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b23e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b3bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b246:	4b59      	ldr	r3, [pc, #356]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b24a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b24e:	ee07 3a90 	vmov	s15, r3
 800b252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b256:	ed97 6a03 	vldr	s12, [r7, #12]
 800b25a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b3b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b25e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b266:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b26a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b26e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b272:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b276:	e043      	b.n	800b300 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b278:	697b      	ldr	r3, [r7, #20]
 800b27a:	ee07 3a90 	vmov	s15, r3
 800b27e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b282:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b3c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b28a:	4b48      	ldr	r3, [pc, #288]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b28c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b28e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b292:	ee07 3a90 	vmov	s15, r3
 800b296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b29a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b29e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b3b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b2a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b2ba:	e021      	b.n	800b300 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	ee07 3a90 	vmov	s15, r3
 800b2c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b3bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b2ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2ce:	4b37      	ldr	r3, [pc, #220]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2d6:	ee07 3a90 	vmov	s15, r3
 800b2da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2de:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2e2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b3b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b2e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b2fe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b300:	4b2a      	ldr	r3, [pc, #168]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b304:	0a5b      	lsrs	r3, r3, #9
 800b306:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b30a:	ee07 3a90 	vmov	s15, r3
 800b30e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b312:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b316:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b31a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b31e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b322:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b326:	ee17 2a90 	vmov	r2, s15
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b32e:	4b1f      	ldr	r3, [pc, #124]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b332:	0c1b      	lsrs	r3, r3, #16
 800b334:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b338:	ee07 3a90 	vmov	s15, r3
 800b33c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b340:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b344:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b348:	edd7 6a07 	vldr	s13, [r7, #28]
 800b34c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b350:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b354:	ee17 2a90 	vmov	r2, s15
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b35c:	4b13      	ldr	r3, [pc, #76]	@ (800b3ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b35e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b360:	0e1b      	lsrs	r3, r3, #24
 800b362:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b366:	ee07 3a90 	vmov	s15, r3
 800b36a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b36e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b372:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b376:	edd7 6a07 	vldr	s13, [r7, #28]
 800b37a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b37e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b382:	ee17 2a90 	vmov	r2, s15
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b38a:	e008      	b.n	800b39e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2200      	movs	r2, #0
 800b390:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2200      	movs	r2, #0
 800b396:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2200      	movs	r2, #0
 800b39c:	609a      	str	r2, [r3, #8]
}
 800b39e:	bf00      	nop
 800b3a0:	3724      	adds	r7, #36	@ 0x24
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a8:	4770      	bx	lr
 800b3aa:	bf00      	nop
 800b3ac:	58024400 	.word	0x58024400
 800b3b0:	03d09000 	.word	0x03d09000
 800b3b4:	46000000 	.word	0x46000000
 800b3b8:	4c742400 	.word	0x4c742400
 800b3bc:	4a742400 	.word	0x4a742400
 800b3c0:	4bbebc20 	.word	0x4bbebc20

0800b3c4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b084      	sub	sp, #16
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
 800b3cc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b3d2:	4b53      	ldr	r3, [pc, #332]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b3d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3d6:	f003 0303 	and.w	r3, r3, #3
 800b3da:	2b03      	cmp	r3, #3
 800b3dc:	d101      	bne.n	800b3e2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b3de:	2301      	movs	r3, #1
 800b3e0:	e099      	b.n	800b516 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b3e2:	4b4f      	ldr	r3, [pc, #316]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	4a4e      	ldr	r2, [pc, #312]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b3e8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b3ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b3ee:	f7fa fc0b 	bl	8005c08 <HAL_GetTick>
 800b3f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b3f4:	e008      	b.n	800b408 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b3f6:	f7fa fc07 	bl	8005c08 <HAL_GetTick>
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	1ad3      	subs	r3, r2, r3
 800b400:	2b02      	cmp	r3, #2
 800b402:	d901      	bls.n	800b408 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b404:	2303      	movs	r3, #3
 800b406:	e086      	b.n	800b516 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b408:	4b45      	ldr	r3, [pc, #276]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b410:	2b00      	cmp	r3, #0
 800b412:	d1f0      	bne.n	800b3f6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b414:	4b42      	ldr	r3, [pc, #264]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b418:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	031b      	lsls	r3, r3, #12
 800b422:	493f      	ldr	r1, [pc, #252]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b424:	4313      	orrs	r3, r2
 800b426:	628b      	str	r3, [r1, #40]	@ 0x28
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	685b      	ldr	r3, [r3, #4]
 800b42c:	3b01      	subs	r3, #1
 800b42e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	689b      	ldr	r3, [r3, #8]
 800b436:	3b01      	subs	r3, #1
 800b438:	025b      	lsls	r3, r3, #9
 800b43a:	b29b      	uxth	r3, r3
 800b43c:	431a      	orrs	r2, r3
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	68db      	ldr	r3, [r3, #12]
 800b442:	3b01      	subs	r3, #1
 800b444:	041b      	lsls	r3, r3, #16
 800b446:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b44a:	431a      	orrs	r2, r3
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	691b      	ldr	r3, [r3, #16]
 800b450:	3b01      	subs	r3, #1
 800b452:	061b      	lsls	r3, r3, #24
 800b454:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b458:	4931      	ldr	r1, [pc, #196]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b45a:	4313      	orrs	r3, r2
 800b45c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b45e:	4b30      	ldr	r3, [pc, #192]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b462:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	695b      	ldr	r3, [r3, #20]
 800b46a:	492d      	ldr	r1, [pc, #180]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b46c:	4313      	orrs	r3, r2
 800b46e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b470:	4b2b      	ldr	r3, [pc, #172]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b474:	f023 0220 	bic.w	r2, r3, #32
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	699b      	ldr	r3, [r3, #24]
 800b47c:	4928      	ldr	r1, [pc, #160]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b47e:	4313      	orrs	r3, r2
 800b480:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b482:	4b27      	ldr	r3, [pc, #156]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b486:	4a26      	ldr	r2, [pc, #152]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b488:	f023 0310 	bic.w	r3, r3, #16
 800b48c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b48e:	4b24      	ldr	r3, [pc, #144]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b490:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b492:	4b24      	ldr	r3, [pc, #144]	@ (800b524 <RCCEx_PLL2_Config+0x160>)
 800b494:	4013      	ands	r3, r2
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	69d2      	ldr	r2, [r2, #28]
 800b49a:	00d2      	lsls	r2, r2, #3
 800b49c:	4920      	ldr	r1, [pc, #128]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b49e:	4313      	orrs	r3, r2
 800b4a0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b4a2:	4b1f      	ldr	r3, [pc, #124]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b4a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4a6:	4a1e      	ldr	r2, [pc, #120]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b4a8:	f043 0310 	orr.w	r3, r3, #16
 800b4ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d106      	bne.n	800b4c2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b4b4:	4b1a      	ldr	r3, [pc, #104]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b4b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4b8:	4a19      	ldr	r2, [pc, #100]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b4ba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b4be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b4c0:	e00f      	b.n	800b4e2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	2b01      	cmp	r3, #1
 800b4c6:	d106      	bne.n	800b4d6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b4c8:	4b15      	ldr	r3, [pc, #84]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b4ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4cc:	4a14      	ldr	r2, [pc, #80]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b4ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b4d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b4d4:	e005      	b.n	800b4e2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b4d6:	4b12      	ldr	r3, [pc, #72]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b4d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4da:	4a11      	ldr	r2, [pc, #68]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b4dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b4e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b4e2:	4b0f      	ldr	r3, [pc, #60]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	4a0e      	ldr	r2, [pc, #56]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b4e8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b4ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b4ee:	f7fa fb8b 	bl	8005c08 <HAL_GetTick>
 800b4f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b4f4:	e008      	b.n	800b508 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b4f6:	f7fa fb87 	bl	8005c08 <HAL_GetTick>
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	1ad3      	subs	r3, r2, r3
 800b500:	2b02      	cmp	r3, #2
 800b502:	d901      	bls.n	800b508 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b504:	2303      	movs	r3, #3
 800b506:	e006      	b.n	800b516 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b508:	4b05      	ldr	r3, [pc, #20]	@ (800b520 <RCCEx_PLL2_Config+0x15c>)
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b510:	2b00      	cmp	r3, #0
 800b512:	d0f0      	beq.n	800b4f6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b514:	7bfb      	ldrb	r3, [r7, #15]
}
 800b516:	4618      	mov	r0, r3
 800b518:	3710      	adds	r7, #16
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}
 800b51e:	bf00      	nop
 800b520:	58024400 	.word	0x58024400
 800b524:	ffff0007 	.word	0xffff0007

0800b528 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b084      	sub	sp, #16
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
 800b530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b532:	2300      	movs	r3, #0
 800b534:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b536:	4b53      	ldr	r3, [pc, #332]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b53a:	f003 0303 	and.w	r3, r3, #3
 800b53e:	2b03      	cmp	r3, #3
 800b540:	d101      	bne.n	800b546 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b542:	2301      	movs	r3, #1
 800b544:	e099      	b.n	800b67a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b546:	4b4f      	ldr	r3, [pc, #316]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	4a4e      	ldr	r2, [pc, #312]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b54c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b550:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b552:	f7fa fb59 	bl	8005c08 <HAL_GetTick>
 800b556:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b558:	e008      	b.n	800b56c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b55a:	f7fa fb55 	bl	8005c08 <HAL_GetTick>
 800b55e:	4602      	mov	r2, r0
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	1ad3      	subs	r3, r2, r3
 800b564:	2b02      	cmp	r3, #2
 800b566:	d901      	bls.n	800b56c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b568:	2303      	movs	r3, #3
 800b56a:	e086      	b.n	800b67a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b56c:	4b45      	ldr	r3, [pc, #276]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b574:	2b00      	cmp	r3, #0
 800b576:	d1f0      	bne.n	800b55a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b578:	4b42      	ldr	r3, [pc, #264]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b57a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b57c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	051b      	lsls	r3, r3, #20
 800b586:	493f      	ldr	r1, [pc, #252]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b588:	4313      	orrs	r3, r2
 800b58a:	628b      	str	r3, [r1, #40]	@ 0x28
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	685b      	ldr	r3, [r3, #4]
 800b590:	3b01      	subs	r3, #1
 800b592:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	689b      	ldr	r3, [r3, #8]
 800b59a:	3b01      	subs	r3, #1
 800b59c:	025b      	lsls	r3, r3, #9
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	431a      	orrs	r2, r3
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	68db      	ldr	r3, [r3, #12]
 800b5a6:	3b01      	subs	r3, #1
 800b5a8:	041b      	lsls	r3, r3, #16
 800b5aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b5ae:	431a      	orrs	r2, r3
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	691b      	ldr	r3, [r3, #16]
 800b5b4:	3b01      	subs	r3, #1
 800b5b6:	061b      	lsls	r3, r3, #24
 800b5b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b5bc:	4931      	ldr	r1, [pc, #196]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b5be:	4313      	orrs	r3, r2
 800b5c0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b5c2:	4b30      	ldr	r3, [pc, #192]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b5c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5c6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	695b      	ldr	r3, [r3, #20]
 800b5ce:	492d      	ldr	r1, [pc, #180]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b5d0:	4313      	orrs	r3, r2
 800b5d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b5d4:	4b2b      	ldr	r3, [pc, #172]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b5d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5d8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	699b      	ldr	r3, [r3, #24]
 800b5e0:	4928      	ldr	r1, [pc, #160]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b5e2:	4313      	orrs	r3, r2
 800b5e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b5e6:	4b27      	ldr	r3, [pc, #156]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b5e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5ea:	4a26      	ldr	r2, [pc, #152]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b5ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b5f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b5f2:	4b24      	ldr	r3, [pc, #144]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b5f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b5f6:	4b24      	ldr	r3, [pc, #144]	@ (800b688 <RCCEx_PLL3_Config+0x160>)
 800b5f8:	4013      	ands	r3, r2
 800b5fa:	687a      	ldr	r2, [r7, #4]
 800b5fc:	69d2      	ldr	r2, [r2, #28]
 800b5fe:	00d2      	lsls	r2, r2, #3
 800b600:	4920      	ldr	r1, [pc, #128]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b602:	4313      	orrs	r3, r2
 800b604:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b606:	4b1f      	ldr	r3, [pc, #124]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b60a:	4a1e      	ldr	r2, [pc, #120]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b60c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b610:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d106      	bne.n	800b626 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b618:	4b1a      	ldr	r3, [pc, #104]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b61a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b61c:	4a19      	ldr	r2, [pc, #100]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b61e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b622:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b624:	e00f      	b.n	800b646 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	2b01      	cmp	r3, #1
 800b62a:	d106      	bne.n	800b63a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b62c:	4b15      	ldr	r3, [pc, #84]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b62e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b630:	4a14      	ldr	r2, [pc, #80]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b632:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b636:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b638:	e005      	b.n	800b646 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b63a:	4b12      	ldr	r3, [pc, #72]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b63c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b63e:	4a11      	ldr	r2, [pc, #68]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b640:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b644:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b646:	4b0f      	ldr	r3, [pc, #60]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	4a0e      	ldr	r2, [pc, #56]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b64c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b650:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b652:	f7fa fad9 	bl	8005c08 <HAL_GetTick>
 800b656:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b658:	e008      	b.n	800b66c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b65a:	f7fa fad5 	bl	8005c08 <HAL_GetTick>
 800b65e:	4602      	mov	r2, r0
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	1ad3      	subs	r3, r2, r3
 800b664:	2b02      	cmp	r3, #2
 800b666:	d901      	bls.n	800b66c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b668:	2303      	movs	r3, #3
 800b66a:	e006      	b.n	800b67a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b66c:	4b05      	ldr	r3, [pc, #20]	@ (800b684 <RCCEx_PLL3_Config+0x15c>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b674:	2b00      	cmp	r3, #0
 800b676:	d0f0      	beq.n	800b65a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b678:	7bfb      	ldrb	r3, [r7, #15]
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3710      	adds	r7, #16
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}
 800b682:	bf00      	nop
 800b684:	58024400 	.word	0x58024400
 800b688:	ffff0007 	.word	0xffff0007

0800b68c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b082      	sub	sp, #8
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d101      	bne.n	800b69e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b69a:	2301      	movs	r3, #1
 800b69c:	e049      	b.n	800b732 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6a4:	b2db      	uxtb	r3, r3
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d106      	bne.n	800b6b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b6b2:	6878      	ldr	r0, [r7, #4]
 800b6b4:	f7f8 fe18 	bl	80042e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2202      	movs	r2, #2
 800b6bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681a      	ldr	r2, [r3, #0]
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	3304      	adds	r3, #4
 800b6c8:	4619      	mov	r1, r3
 800b6ca:	4610      	mov	r0, r2
 800b6cc:	f000 fb8c 	bl	800bde8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2201      	movs	r2, #1
 800b6d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2201      	movs	r2, #1
 800b6dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2201      	movs	r2, #1
 800b6e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2201      	movs	r2, #1
 800b6ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2201      	movs	r2, #1
 800b6f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2201      	movs	r2, #1
 800b704:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2201      	movs	r2, #1
 800b70c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2201      	movs	r2, #1
 800b714:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2201      	movs	r2, #1
 800b71c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2201      	movs	r2, #1
 800b724:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2201      	movs	r2, #1
 800b72c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b730:	2300      	movs	r3, #0
}
 800b732:	4618      	mov	r0, r3
 800b734:	3708      	adds	r7, #8
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}
	...

0800b73c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b084      	sub	sp, #16
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
 800b744:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d109      	bne.n	800b760 <HAL_TIM_PWM_Start+0x24>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b752:	b2db      	uxtb	r3, r3
 800b754:	2b01      	cmp	r3, #1
 800b756:	bf14      	ite	ne
 800b758:	2301      	movne	r3, #1
 800b75a:	2300      	moveq	r3, #0
 800b75c:	b2db      	uxtb	r3, r3
 800b75e:	e03c      	b.n	800b7da <HAL_TIM_PWM_Start+0x9e>
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	2b04      	cmp	r3, #4
 800b764:	d109      	bne.n	800b77a <HAL_TIM_PWM_Start+0x3e>
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b76c:	b2db      	uxtb	r3, r3
 800b76e:	2b01      	cmp	r3, #1
 800b770:	bf14      	ite	ne
 800b772:	2301      	movne	r3, #1
 800b774:	2300      	moveq	r3, #0
 800b776:	b2db      	uxtb	r3, r3
 800b778:	e02f      	b.n	800b7da <HAL_TIM_PWM_Start+0x9e>
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	2b08      	cmp	r3, #8
 800b77e:	d109      	bne.n	800b794 <HAL_TIM_PWM_Start+0x58>
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b786:	b2db      	uxtb	r3, r3
 800b788:	2b01      	cmp	r3, #1
 800b78a:	bf14      	ite	ne
 800b78c:	2301      	movne	r3, #1
 800b78e:	2300      	moveq	r3, #0
 800b790:	b2db      	uxtb	r3, r3
 800b792:	e022      	b.n	800b7da <HAL_TIM_PWM_Start+0x9e>
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	2b0c      	cmp	r3, #12
 800b798:	d109      	bne.n	800b7ae <HAL_TIM_PWM_Start+0x72>
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b7a0:	b2db      	uxtb	r3, r3
 800b7a2:	2b01      	cmp	r3, #1
 800b7a4:	bf14      	ite	ne
 800b7a6:	2301      	movne	r3, #1
 800b7a8:	2300      	moveq	r3, #0
 800b7aa:	b2db      	uxtb	r3, r3
 800b7ac:	e015      	b.n	800b7da <HAL_TIM_PWM_Start+0x9e>
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	2b10      	cmp	r3, #16
 800b7b2:	d109      	bne.n	800b7c8 <HAL_TIM_PWM_Start+0x8c>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b7ba:	b2db      	uxtb	r3, r3
 800b7bc:	2b01      	cmp	r3, #1
 800b7be:	bf14      	ite	ne
 800b7c0:	2301      	movne	r3, #1
 800b7c2:	2300      	moveq	r3, #0
 800b7c4:	b2db      	uxtb	r3, r3
 800b7c6:	e008      	b.n	800b7da <HAL_TIM_PWM_Start+0x9e>
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b7ce:	b2db      	uxtb	r3, r3
 800b7d0:	2b01      	cmp	r3, #1
 800b7d2:	bf14      	ite	ne
 800b7d4:	2301      	movne	r3, #1
 800b7d6:	2300      	moveq	r3, #0
 800b7d8:	b2db      	uxtb	r3, r3
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d001      	beq.n	800b7e2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b7de:	2301      	movs	r3, #1
 800b7e0:	e0a1      	b.n	800b926 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b7e2:	683b      	ldr	r3, [r7, #0]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d104      	bne.n	800b7f2 <HAL_TIM_PWM_Start+0xb6>
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2202      	movs	r2, #2
 800b7ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b7f0:	e023      	b.n	800b83a <HAL_TIM_PWM_Start+0xfe>
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	2b04      	cmp	r3, #4
 800b7f6:	d104      	bne.n	800b802 <HAL_TIM_PWM_Start+0xc6>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2202      	movs	r2, #2
 800b7fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b800:	e01b      	b.n	800b83a <HAL_TIM_PWM_Start+0xfe>
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	2b08      	cmp	r3, #8
 800b806:	d104      	bne.n	800b812 <HAL_TIM_PWM_Start+0xd6>
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2202      	movs	r2, #2
 800b80c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b810:	e013      	b.n	800b83a <HAL_TIM_PWM_Start+0xfe>
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	2b0c      	cmp	r3, #12
 800b816:	d104      	bne.n	800b822 <HAL_TIM_PWM_Start+0xe6>
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2202      	movs	r2, #2
 800b81c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b820:	e00b      	b.n	800b83a <HAL_TIM_PWM_Start+0xfe>
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	2b10      	cmp	r3, #16
 800b826:	d104      	bne.n	800b832 <HAL_TIM_PWM_Start+0xf6>
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2202      	movs	r2, #2
 800b82c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b830:	e003      	b.n	800b83a <HAL_TIM_PWM_Start+0xfe>
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	2202      	movs	r2, #2
 800b836:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	2201      	movs	r2, #1
 800b840:	6839      	ldr	r1, [r7, #0]
 800b842:	4618      	mov	r0, r3
 800b844:	f000 fe46 	bl	800c4d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	4a38      	ldr	r2, [pc, #224]	@ (800b930 <HAL_TIM_PWM_Start+0x1f4>)
 800b84e:	4293      	cmp	r3, r2
 800b850:	d013      	beq.n	800b87a <HAL_TIM_PWM_Start+0x13e>
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	4a37      	ldr	r2, [pc, #220]	@ (800b934 <HAL_TIM_PWM_Start+0x1f8>)
 800b858:	4293      	cmp	r3, r2
 800b85a:	d00e      	beq.n	800b87a <HAL_TIM_PWM_Start+0x13e>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	4a35      	ldr	r2, [pc, #212]	@ (800b938 <HAL_TIM_PWM_Start+0x1fc>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d009      	beq.n	800b87a <HAL_TIM_PWM_Start+0x13e>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	4a34      	ldr	r2, [pc, #208]	@ (800b93c <HAL_TIM_PWM_Start+0x200>)
 800b86c:	4293      	cmp	r3, r2
 800b86e:	d004      	beq.n	800b87a <HAL_TIM_PWM_Start+0x13e>
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	4a32      	ldr	r2, [pc, #200]	@ (800b940 <HAL_TIM_PWM_Start+0x204>)
 800b876:	4293      	cmp	r3, r2
 800b878:	d101      	bne.n	800b87e <HAL_TIM_PWM_Start+0x142>
 800b87a:	2301      	movs	r3, #1
 800b87c:	e000      	b.n	800b880 <HAL_TIM_PWM_Start+0x144>
 800b87e:	2300      	movs	r3, #0
 800b880:	2b00      	cmp	r3, #0
 800b882:	d007      	beq.n	800b894 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b892:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	4a25      	ldr	r2, [pc, #148]	@ (800b930 <HAL_TIM_PWM_Start+0x1f4>)
 800b89a:	4293      	cmp	r3, r2
 800b89c:	d022      	beq.n	800b8e4 <HAL_TIM_PWM_Start+0x1a8>
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8a6:	d01d      	beq.n	800b8e4 <HAL_TIM_PWM_Start+0x1a8>
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	4a25      	ldr	r2, [pc, #148]	@ (800b944 <HAL_TIM_PWM_Start+0x208>)
 800b8ae:	4293      	cmp	r3, r2
 800b8b0:	d018      	beq.n	800b8e4 <HAL_TIM_PWM_Start+0x1a8>
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	4a24      	ldr	r2, [pc, #144]	@ (800b948 <HAL_TIM_PWM_Start+0x20c>)
 800b8b8:	4293      	cmp	r3, r2
 800b8ba:	d013      	beq.n	800b8e4 <HAL_TIM_PWM_Start+0x1a8>
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	4a22      	ldr	r2, [pc, #136]	@ (800b94c <HAL_TIM_PWM_Start+0x210>)
 800b8c2:	4293      	cmp	r3, r2
 800b8c4:	d00e      	beq.n	800b8e4 <HAL_TIM_PWM_Start+0x1a8>
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	4a1a      	ldr	r2, [pc, #104]	@ (800b934 <HAL_TIM_PWM_Start+0x1f8>)
 800b8cc:	4293      	cmp	r3, r2
 800b8ce:	d009      	beq.n	800b8e4 <HAL_TIM_PWM_Start+0x1a8>
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	4a1e      	ldr	r2, [pc, #120]	@ (800b950 <HAL_TIM_PWM_Start+0x214>)
 800b8d6:	4293      	cmp	r3, r2
 800b8d8:	d004      	beq.n	800b8e4 <HAL_TIM_PWM_Start+0x1a8>
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	4a16      	ldr	r2, [pc, #88]	@ (800b938 <HAL_TIM_PWM_Start+0x1fc>)
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	d115      	bne.n	800b910 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	689a      	ldr	r2, [r3, #8]
 800b8ea:	4b1a      	ldr	r3, [pc, #104]	@ (800b954 <HAL_TIM_PWM_Start+0x218>)
 800b8ec:	4013      	ands	r3, r2
 800b8ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	2b06      	cmp	r3, #6
 800b8f4:	d015      	beq.n	800b922 <HAL_TIM_PWM_Start+0x1e6>
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b8fc:	d011      	beq.n	800b922 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	681a      	ldr	r2, [r3, #0]
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f042 0201 	orr.w	r2, r2, #1
 800b90c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b90e:	e008      	b.n	800b922 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	681a      	ldr	r2, [r3, #0]
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	f042 0201 	orr.w	r2, r2, #1
 800b91e:	601a      	str	r2, [r3, #0]
 800b920:	e000      	b.n	800b924 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b922:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b924:	2300      	movs	r3, #0
}
 800b926:	4618      	mov	r0, r3
 800b928:	3710      	adds	r7, #16
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
 800b92e:	bf00      	nop
 800b930:	40010000 	.word	0x40010000
 800b934:	40010400 	.word	0x40010400
 800b938:	40014000 	.word	0x40014000
 800b93c:	40014400 	.word	0x40014400
 800b940:	40014800 	.word	0x40014800
 800b944:	40000400 	.word	0x40000400
 800b948:	40000800 	.word	0x40000800
 800b94c:	40000c00 	.word	0x40000c00
 800b950:	40001800 	.word	0x40001800
 800b954:	00010007 	.word	0x00010007

0800b958 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b086      	sub	sp, #24
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
 800b960:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d101      	bne.n	800b96c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b968:	2301      	movs	r3, #1
 800b96a:	e08f      	b.n	800ba8c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b972:	b2db      	uxtb	r3, r3
 800b974:	2b00      	cmp	r3, #0
 800b976:	d106      	bne.n	800b986 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2200      	movs	r2, #0
 800b97c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b980:	6878      	ldr	r0, [r7, #4]
 800b982:	f7f8 fcd1 	bl	8004328 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	2202      	movs	r2, #2
 800b98a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	6899      	ldr	r1, [r3, #8]
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681a      	ldr	r2, [r3, #0]
 800b998:	4b3e      	ldr	r3, [pc, #248]	@ (800ba94 <HAL_TIM_Encoder_Init+0x13c>)
 800b99a:	400b      	ands	r3, r1
 800b99c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681a      	ldr	r2, [r3, #0]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	3304      	adds	r3, #4
 800b9a6:	4619      	mov	r1, r3
 800b9a8:	4610      	mov	r0, r2
 800b9aa:	f000 fa1d 	bl	800bde8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	689b      	ldr	r3, [r3, #8]
 800b9b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	699b      	ldr	r3, [r3, #24]
 800b9bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	6a1b      	ldr	r3, [r3, #32]
 800b9c4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	697a      	ldr	r2, [r7, #20]
 800b9cc:	4313      	orrs	r3, r2
 800b9ce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b9d0:	693a      	ldr	r2, [r7, #16]
 800b9d2:	4b31      	ldr	r3, [pc, #196]	@ (800ba98 <HAL_TIM_Encoder_Init+0x140>)
 800b9d4:	4013      	ands	r3, r2
 800b9d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	689a      	ldr	r2, [r3, #8]
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	699b      	ldr	r3, [r3, #24]
 800b9e0:	021b      	lsls	r3, r3, #8
 800b9e2:	4313      	orrs	r3, r2
 800b9e4:	693a      	ldr	r2, [r7, #16]
 800b9e6:	4313      	orrs	r3, r2
 800b9e8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b9ea:	693a      	ldr	r2, [r7, #16]
 800b9ec:	4b2b      	ldr	r3, [pc, #172]	@ (800ba9c <HAL_TIM_Encoder_Init+0x144>)
 800b9ee:	4013      	ands	r3, r2
 800b9f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b9f2:	693a      	ldr	r2, [r7, #16]
 800b9f4:	4b2a      	ldr	r3, [pc, #168]	@ (800baa0 <HAL_TIM_Encoder_Init+0x148>)
 800b9f6:	4013      	ands	r3, r2
 800b9f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b9fa:	683b      	ldr	r3, [r7, #0]
 800b9fc:	68da      	ldr	r2, [r3, #12]
 800b9fe:	683b      	ldr	r3, [r7, #0]
 800ba00:	69db      	ldr	r3, [r3, #28]
 800ba02:	021b      	lsls	r3, r3, #8
 800ba04:	4313      	orrs	r3, r2
 800ba06:	693a      	ldr	r2, [r7, #16]
 800ba08:	4313      	orrs	r3, r2
 800ba0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	691b      	ldr	r3, [r3, #16]
 800ba10:	011a      	lsls	r2, r3, #4
 800ba12:	683b      	ldr	r3, [r7, #0]
 800ba14:	6a1b      	ldr	r3, [r3, #32]
 800ba16:	031b      	lsls	r3, r3, #12
 800ba18:	4313      	orrs	r3, r2
 800ba1a:	693a      	ldr	r2, [r7, #16]
 800ba1c:	4313      	orrs	r3, r2
 800ba1e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800ba26:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800ba2e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	685a      	ldr	r2, [r3, #4]
 800ba34:	683b      	ldr	r3, [r7, #0]
 800ba36:	695b      	ldr	r3, [r3, #20]
 800ba38:	011b      	lsls	r3, r3, #4
 800ba3a:	4313      	orrs	r3, r2
 800ba3c:	68fa      	ldr	r2, [r7, #12]
 800ba3e:	4313      	orrs	r3, r2
 800ba40:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	697a      	ldr	r2, [r7, #20]
 800ba48:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	693a      	ldr	r2, [r7, #16]
 800ba50:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	68fa      	ldr	r2, [r7, #12]
 800ba58:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2201      	movs	r2, #1
 800ba5e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	2201      	movs	r2, #1
 800ba66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	2201      	movs	r2, #1
 800ba6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	2201      	movs	r2, #1
 800ba76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	2201      	movs	r2, #1
 800ba86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ba8a:	2300      	movs	r3, #0
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3718      	adds	r7, #24
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}
 800ba94:	fffebff8 	.word	0xfffebff8
 800ba98:	fffffcfc 	.word	0xfffffcfc
 800ba9c:	fffff3f3 	.word	0xfffff3f3
 800baa0:	ffff0f0f 	.word	0xffff0f0f

0800baa4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b084      	sub	sp, #16
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
 800baac:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bab4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800babc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bac4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bacc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d110      	bne.n	800baf6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bad4:	7bfb      	ldrb	r3, [r7, #15]
 800bad6:	2b01      	cmp	r3, #1
 800bad8:	d102      	bne.n	800bae0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800bada:	7b7b      	ldrb	r3, [r7, #13]
 800badc:	2b01      	cmp	r3, #1
 800bade:	d001      	beq.n	800bae4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800bae0:	2301      	movs	r3, #1
 800bae2:	e069      	b.n	800bbb8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	2202      	movs	r2, #2
 800bae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2202      	movs	r2, #2
 800baf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800baf4:	e031      	b.n	800bb5a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	2b04      	cmp	r3, #4
 800bafa:	d110      	bne.n	800bb1e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bafc:	7bbb      	ldrb	r3, [r7, #14]
 800bafe:	2b01      	cmp	r3, #1
 800bb00:	d102      	bne.n	800bb08 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bb02:	7b3b      	ldrb	r3, [r7, #12]
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	d001      	beq.n	800bb0c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800bb08:	2301      	movs	r3, #1
 800bb0a:	e055      	b.n	800bbb8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2202      	movs	r2, #2
 800bb10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2202      	movs	r2, #2
 800bb18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb1c:	e01d      	b.n	800bb5a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bb1e:	7bfb      	ldrb	r3, [r7, #15]
 800bb20:	2b01      	cmp	r3, #1
 800bb22:	d108      	bne.n	800bb36 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bb24:	7bbb      	ldrb	r3, [r7, #14]
 800bb26:	2b01      	cmp	r3, #1
 800bb28:	d105      	bne.n	800bb36 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bb2a:	7b7b      	ldrb	r3, [r7, #13]
 800bb2c:	2b01      	cmp	r3, #1
 800bb2e:	d102      	bne.n	800bb36 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bb30:	7b3b      	ldrb	r3, [r7, #12]
 800bb32:	2b01      	cmp	r3, #1
 800bb34:	d001      	beq.n	800bb3a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800bb36:	2301      	movs	r3, #1
 800bb38:	e03e      	b.n	800bbb8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2202      	movs	r2, #2
 800bb3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	2202      	movs	r2, #2
 800bb46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	2202      	movs	r2, #2
 800bb4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2202      	movs	r2, #2
 800bb56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d003      	beq.n	800bb68 <HAL_TIM_Encoder_Start+0xc4>
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	2b04      	cmp	r3, #4
 800bb64:	d008      	beq.n	800bb78 <HAL_TIM_Encoder_Start+0xd4>
 800bb66:	e00f      	b.n	800bb88 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	2100      	movs	r1, #0
 800bb70:	4618      	mov	r0, r3
 800bb72:	f000 fcaf 	bl	800c4d4 <TIM_CCxChannelCmd>
      break;
 800bb76:	e016      	b.n	800bba6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	2104      	movs	r1, #4
 800bb80:	4618      	mov	r0, r3
 800bb82:	f000 fca7 	bl	800c4d4 <TIM_CCxChannelCmd>
      break;
 800bb86:	e00e      	b.n	800bba6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	2201      	movs	r2, #1
 800bb8e:	2100      	movs	r1, #0
 800bb90:	4618      	mov	r0, r3
 800bb92:	f000 fc9f 	bl	800c4d4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	2104      	movs	r1, #4
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f000 fc98 	bl	800c4d4 <TIM_CCxChannelCmd>
      break;
 800bba4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f042 0201 	orr.w	r2, r2, #1
 800bbb4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800bbb6:	2300      	movs	r3, #0
}
 800bbb8:	4618      	mov	r0, r3
 800bbba:	3710      	adds	r7, #16
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	bd80      	pop	{r7, pc}

0800bbc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b086      	sub	sp, #24
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	60f8      	str	r0, [r7, #12]
 800bbc8:	60b9      	str	r1, [r7, #8]
 800bbca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bbcc:	2300      	movs	r3, #0
 800bbce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bbd6:	2b01      	cmp	r3, #1
 800bbd8:	d101      	bne.n	800bbde <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bbda:	2302      	movs	r3, #2
 800bbdc:	e0ff      	b.n	800bdde <HAL_TIM_PWM_ConfigChannel+0x21e>
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	2201      	movs	r2, #1
 800bbe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2b14      	cmp	r3, #20
 800bbea:	f200 80f0 	bhi.w	800bdce <HAL_TIM_PWM_ConfigChannel+0x20e>
 800bbee:	a201      	add	r2, pc, #4	@ (adr r2, 800bbf4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bbf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbf4:	0800bc49 	.word	0x0800bc49
 800bbf8:	0800bdcf 	.word	0x0800bdcf
 800bbfc:	0800bdcf 	.word	0x0800bdcf
 800bc00:	0800bdcf 	.word	0x0800bdcf
 800bc04:	0800bc89 	.word	0x0800bc89
 800bc08:	0800bdcf 	.word	0x0800bdcf
 800bc0c:	0800bdcf 	.word	0x0800bdcf
 800bc10:	0800bdcf 	.word	0x0800bdcf
 800bc14:	0800bccb 	.word	0x0800bccb
 800bc18:	0800bdcf 	.word	0x0800bdcf
 800bc1c:	0800bdcf 	.word	0x0800bdcf
 800bc20:	0800bdcf 	.word	0x0800bdcf
 800bc24:	0800bd0b 	.word	0x0800bd0b
 800bc28:	0800bdcf 	.word	0x0800bdcf
 800bc2c:	0800bdcf 	.word	0x0800bdcf
 800bc30:	0800bdcf 	.word	0x0800bdcf
 800bc34:	0800bd4d 	.word	0x0800bd4d
 800bc38:	0800bdcf 	.word	0x0800bdcf
 800bc3c:	0800bdcf 	.word	0x0800bdcf
 800bc40:	0800bdcf 	.word	0x0800bdcf
 800bc44:	0800bd8d 	.word	0x0800bd8d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	68b9      	ldr	r1, [r7, #8]
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f000 f96a 	bl	800bf28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	699a      	ldr	r2, [r3, #24]
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	f042 0208 	orr.w	r2, r2, #8
 800bc62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	699a      	ldr	r2, [r3, #24]
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f022 0204 	bic.w	r2, r2, #4
 800bc72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	6999      	ldr	r1, [r3, #24]
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	691a      	ldr	r2, [r3, #16]
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	430a      	orrs	r2, r1
 800bc84:	619a      	str	r2, [r3, #24]
      break;
 800bc86:	e0a5      	b.n	800bdd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	68b9      	ldr	r1, [r7, #8]
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f000 f9da 	bl	800c048 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	699a      	ldr	r2, [r3, #24]
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	699a      	ldr	r2, [r3, #24]
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bcb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	6999      	ldr	r1, [r3, #24]
 800bcba:	68bb      	ldr	r3, [r7, #8]
 800bcbc:	691b      	ldr	r3, [r3, #16]
 800bcbe:	021a      	lsls	r2, r3, #8
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	430a      	orrs	r2, r1
 800bcc6:	619a      	str	r2, [r3, #24]
      break;
 800bcc8:	e084      	b.n	800bdd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	68b9      	ldr	r1, [r7, #8]
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f000 fa43 	bl	800c15c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	69da      	ldr	r2, [r3, #28]
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	f042 0208 	orr.w	r2, r2, #8
 800bce4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	69da      	ldr	r2, [r3, #28]
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f022 0204 	bic.w	r2, r2, #4
 800bcf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	69d9      	ldr	r1, [r3, #28]
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	691a      	ldr	r2, [r3, #16]
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	430a      	orrs	r2, r1
 800bd06:	61da      	str	r2, [r3, #28]
      break;
 800bd08:	e064      	b.n	800bdd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	68b9      	ldr	r1, [r7, #8]
 800bd10:	4618      	mov	r0, r3
 800bd12:	f000 faab 	bl	800c26c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	69da      	ldr	r2, [r3, #28]
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bd24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	69da      	ldr	r2, [r3, #28]
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bd34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	69d9      	ldr	r1, [r3, #28]
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	691b      	ldr	r3, [r3, #16]
 800bd40:	021a      	lsls	r2, r3, #8
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	430a      	orrs	r2, r1
 800bd48:	61da      	str	r2, [r3, #28]
      break;
 800bd4a:	e043      	b.n	800bdd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	68b9      	ldr	r1, [r7, #8]
 800bd52:	4618      	mov	r0, r3
 800bd54:	f000 faf4 	bl	800c340 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	f042 0208 	orr.w	r2, r2, #8
 800bd66:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f022 0204 	bic.w	r2, r2, #4
 800bd76:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bd7e:	68bb      	ldr	r3, [r7, #8]
 800bd80:	691a      	ldr	r2, [r3, #16]
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	430a      	orrs	r2, r1
 800bd88:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bd8a:	e023      	b.n	800bdd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	68b9      	ldr	r1, [r7, #8]
 800bd92:	4618      	mov	r0, r3
 800bd94:	f000 fb38 	bl	800c408 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bda6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bdb6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800bdbe:	68bb      	ldr	r3, [r7, #8]
 800bdc0:	691b      	ldr	r3, [r3, #16]
 800bdc2:	021a      	lsls	r2, r3, #8
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	430a      	orrs	r2, r1
 800bdca:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bdcc:	e002      	b.n	800bdd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800bdce:	2301      	movs	r3, #1
 800bdd0:	75fb      	strb	r3, [r7, #23]
      break;
 800bdd2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bddc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3718      	adds	r7, #24
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop

0800bde8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bde8:	b480      	push	{r7}
 800bdea:	b085      	sub	sp, #20
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
 800bdf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	4a43      	ldr	r2, [pc, #268]	@ (800bf08 <TIM_Base_SetConfig+0x120>)
 800bdfc:	4293      	cmp	r3, r2
 800bdfe:	d013      	beq.n	800be28 <TIM_Base_SetConfig+0x40>
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be06:	d00f      	beq.n	800be28 <TIM_Base_SetConfig+0x40>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	4a40      	ldr	r2, [pc, #256]	@ (800bf0c <TIM_Base_SetConfig+0x124>)
 800be0c:	4293      	cmp	r3, r2
 800be0e:	d00b      	beq.n	800be28 <TIM_Base_SetConfig+0x40>
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	4a3f      	ldr	r2, [pc, #252]	@ (800bf10 <TIM_Base_SetConfig+0x128>)
 800be14:	4293      	cmp	r3, r2
 800be16:	d007      	beq.n	800be28 <TIM_Base_SetConfig+0x40>
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	4a3e      	ldr	r2, [pc, #248]	@ (800bf14 <TIM_Base_SetConfig+0x12c>)
 800be1c:	4293      	cmp	r3, r2
 800be1e:	d003      	beq.n	800be28 <TIM_Base_SetConfig+0x40>
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	4a3d      	ldr	r2, [pc, #244]	@ (800bf18 <TIM_Base_SetConfig+0x130>)
 800be24:	4293      	cmp	r3, r2
 800be26:	d108      	bne.n	800be3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	685b      	ldr	r3, [r3, #4]
 800be34:	68fa      	ldr	r2, [r7, #12]
 800be36:	4313      	orrs	r3, r2
 800be38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	4a32      	ldr	r2, [pc, #200]	@ (800bf08 <TIM_Base_SetConfig+0x120>)
 800be3e:	4293      	cmp	r3, r2
 800be40:	d01f      	beq.n	800be82 <TIM_Base_SetConfig+0x9a>
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be48:	d01b      	beq.n	800be82 <TIM_Base_SetConfig+0x9a>
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	4a2f      	ldr	r2, [pc, #188]	@ (800bf0c <TIM_Base_SetConfig+0x124>)
 800be4e:	4293      	cmp	r3, r2
 800be50:	d017      	beq.n	800be82 <TIM_Base_SetConfig+0x9a>
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	4a2e      	ldr	r2, [pc, #184]	@ (800bf10 <TIM_Base_SetConfig+0x128>)
 800be56:	4293      	cmp	r3, r2
 800be58:	d013      	beq.n	800be82 <TIM_Base_SetConfig+0x9a>
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	4a2d      	ldr	r2, [pc, #180]	@ (800bf14 <TIM_Base_SetConfig+0x12c>)
 800be5e:	4293      	cmp	r3, r2
 800be60:	d00f      	beq.n	800be82 <TIM_Base_SetConfig+0x9a>
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	4a2c      	ldr	r2, [pc, #176]	@ (800bf18 <TIM_Base_SetConfig+0x130>)
 800be66:	4293      	cmp	r3, r2
 800be68:	d00b      	beq.n	800be82 <TIM_Base_SetConfig+0x9a>
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	4a2b      	ldr	r2, [pc, #172]	@ (800bf1c <TIM_Base_SetConfig+0x134>)
 800be6e:	4293      	cmp	r3, r2
 800be70:	d007      	beq.n	800be82 <TIM_Base_SetConfig+0x9a>
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	4a2a      	ldr	r2, [pc, #168]	@ (800bf20 <TIM_Base_SetConfig+0x138>)
 800be76:	4293      	cmp	r3, r2
 800be78:	d003      	beq.n	800be82 <TIM_Base_SetConfig+0x9a>
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	4a29      	ldr	r2, [pc, #164]	@ (800bf24 <TIM_Base_SetConfig+0x13c>)
 800be7e:	4293      	cmp	r3, r2
 800be80:	d108      	bne.n	800be94 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	68db      	ldr	r3, [r3, #12]
 800be8e:	68fa      	ldr	r2, [r7, #12]
 800be90:	4313      	orrs	r3, r2
 800be92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	695b      	ldr	r3, [r3, #20]
 800be9e:	4313      	orrs	r3, r2
 800bea0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	689a      	ldr	r2, [r3, #8]
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	681a      	ldr	r2, [r3, #0]
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	4a14      	ldr	r2, [pc, #80]	@ (800bf08 <TIM_Base_SetConfig+0x120>)
 800beb6:	4293      	cmp	r3, r2
 800beb8:	d00f      	beq.n	800beda <TIM_Base_SetConfig+0xf2>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	4a16      	ldr	r2, [pc, #88]	@ (800bf18 <TIM_Base_SetConfig+0x130>)
 800bebe:	4293      	cmp	r3, r2
 800bec0:	d00b      	beq.n	800beda <TIM_Base_SetConfig+0xf2>
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	4a15      	ldr	r2, [pc, #84]	@ (800bf1c <TIM_Base_SetConfig+0x134>)
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d007      	beq.n	800beda <TIM_Base_SetConfig+0xf2>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	4a14      	ldr	r2, [pc, #80]	@ (800bf20 <TIM_Base_SetConfig+0x138>)
 800bece:	4293      	cmp	r3, r2
 800bed0:	d003      	beq.n	800beda <TIM_Base_SetConfig+0xf2>
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	4a13      	ldr	r2, [pc, #76]	@ (800bf24 <TIM_Base_SetConfig+0x13c>)
 800bed6:	4293      	cmp	r3, r2
 800bed8:	d103      	bne.n	800bee2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	691a      	ldr	r2, [r3, #16]
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	f043 0204 	orr.w	r2, r3, #4
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	2201      	movs	r2, #1
 800bef2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	68fa      	ldr	r2, [r7, #12]
 800bef8:	601a      	str	r2, [r3, #0]
}
 800befa:	bf00      	nop
 800befc:	3714      	adds	r7, #20
 800befe:	46bd      	mov	sp, r7
 800bf00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf04:	4770      	bx	lr
 800bf06:	bf00      	nop
 800bf08:	40010000 	.word	0x40010000
 800bf0c:	40000400 	.word	0x40000400
 800bf10:	40000800 	.word	0x40000800
 800bf14:	40000c00 	.word	0x40000c00
 800bf18:	40010400 	.word	0x40010400
 800bf1c:	40014000 	.word	0x40014000
 800bf20:	40014400 	.word	0x40014400
 800bf24:	40014800 	.word	0x40014800

0800bf28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b087      	sub	sp, #28
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
 800bf30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	6a1b      	ldr	r3, [r3, #32]
 800bf36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	6a1b      	ldr	r3, [r3, #32]
 800bf3c:	f023 0201 	bic.w	r2, r3, #1
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	685b      	ldr	r3, [r3, #4]
 800bf48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	699b      	ldr	r3, [r3, #24]
 800bf4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bf50:	68fa      	ldr	r2, [r7, #12]
 800bf52:	4b37      	ldr	r3, [pc, #220]	@ (800c030 <TIM_OC1_SetConfig+0x108>)
 800bf54:	4013      	ands	r3, r2
 800bf56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	f023 0303 	bic.w	r3, r3, #3
 800bf5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bf60:	683b      	ldr	r3, [r7, #0]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	68fa      	ldr	r2, [r7, #12]
 800bf66:	4313      	orrs	r3, r2
 800bf68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bf6a:	697b      	ldr	r3, [r7, #20]
 800bf6c:	f023 0302 	bic.w	r3, r3, #2
 800bf70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	689b      	ldr	r3, [r3, #8]
 800bf76:	697a      	ldr	r2, [r7, #20]
 800bf78:	4313      	orrs	r3, r2
 800bf7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	4a2d      	ldr	r2, [pc, #180]	@ (800c034 <TIM_OC1_SetConfig+0x10c>)
 800bf80:	4293      	cmp	r3, r2
 800bf82:	d00f      	beq.n	800bfa4 <TIM_OC1_SetConfig+0x7c>
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	4a2c      	ldr	r2, [pc, #176]	@ (800c038 <TIM_OC1_SetConfig+0x110>)
 800bf88:	4293      	cmp	r3, r2
 800bf8a:	d00b      	beq.n	800bfa4 <TIM_OC1_SetConfig+0x7c>
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	4a2b      	ldr	r2, [pc, #172]	@ (800c03c <TIM_OC1_SetConfig+0x114>)
 800bf90:	4293      	cmp	r3, r2
 800bf92:	d007      	beq.n	800bfa4 <TIM_OC1_SetConfig+0x7c>
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	4a2a      	ldr	r2, [pc, #168]	@ (800c040 <TIM_OC1_SetConfig+0x118>)
 800bf98:	4293      	cmp	r3, r2
 800bf9a:	d003      	beq.n	800bfa4 <TIM_OC1_SetConfig+0x7c>
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	4a29      	ldr	r2, [pc, #164]	@ (800c044 <TIM_OC1_SetConfig+0x11c>)
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	d10c      	bne.n	800bfbe <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bfa4:	697b      	ldr	r3, [r7, #20]
 800bfa6:	f023 0308 	bic.w	r3, r3, #8
 800bfaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bfac:	683b      	ldr	r3, [r7, #0]
 800bfae:	68db      	ldr	r3, [r3, #12]
 800bfb0:	697a      	ldr	r2, [r7, #20]
 800bfb2:	4313      	orrs	r3, r2
 800bfb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	f023 0304 	bic.w	r3, r3, #4
 800bfbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	4a1c      	ldr	r2, [pc, #112]	@ (800c034 <TIM_OC1_SetConfig+0x10c>)
 800bfc2:	4293      	cmp	r3, r2
 800bfc4:	d00f      	beq.n	800bfe6 <TIM_OC1_SetConfig+0xbe>
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	4a1b      	ldr	r2, [pc, #108]	@ (800c038 <TIM_OC1_SetConfig+0x110>)
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	d00b      	beq.n	800bfe6 <TIM_OC1_SetConfig+0xbe>
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	4a1a      	ldr	r2, [pc, #104]	@ (800c03c <TIM_OC1_SetConfig+0x114>)
 800bfd2:	4293      	cmp	r3, r2
 800bfd4:	d007      	beq.n	800bfe6 <TIM_OC1_SetConfig+0xbe>
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	4a19      	ldr	r2, [pc, #100]	@ (800c040 <TIM_OC1_SetConfig+0x118>)
 800bfda:	4293      	cmp	r3, r2
 800bfdc:	d003      	beq.n	800bfe6 <TIM_OC1_SetConfig+0xbe>
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	4a18      	ldr	r2, [pc, #96]	@ (800c044 <TIM_OC1_SetConfig+0x11c>)
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	d111      	bne.n	800c00a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bfe6:	693b      	ldr	r3, [r7, #16]
 800bfe8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bfec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bff4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	695b      	ldr	r3, [r3, #20]
 800bffa:	693a      	ldr	r2, [r7, #16]
 800bffc:	4313      	orrs	r3, r2
 800bffe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	699b      	ldr	r3, [r3, #24]
 800c004:	693a      	ldr	r2, [r7, #16]
 800c006:	4313      	orrs	r3, r2
 800c008:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	693a      	ldr	r2, [r7, #16]
 800c00e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	68fa      	ldr	r2, [r7, #12]
 800c014:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	685a      	ldr	r2, [r3, #4]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	697a      	ldr	r2, [r7, #20]
 800c022:	621a      	str	r2, [r3, #32]
}
 800c024:	bf00      	nop
 800c026:	371c      	adds	r7, #28
 800c028:	46bd      	mov	sp, r7
 800c02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02e:	4770      	bx	lr
 800c030:	fffeff8f 	.word	0xfffeff8f
 800c034:	40010000 	.word	0x40010000
 800c038:	40010400 	.word	0x40010400
 800c03c:	40014000 	.word	0x40014000
 800c040:	40014400 	.word	0x40014400
 800c044:	40014800 	.word	0x40014800

0800c048 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c048:	b480      	push	{r7}
 800c04a:	b087      	sub	sp, #28
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
 800c050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	6a1b      	ldr	r3, [r3, #32]
 800c056:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	6a1b      	ldr	r3, [r3, #32]
 800c05c:	f023 0210 	bic.w	r2, r3, #16
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	685b      	ldr	r3, [r3, #4]
 800c068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	699b      	ldr	r3, [r3, #24]
 800c06e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c070:	68fa      	ldr	r2, [r7, #12]
 800c072:	4b34      	ldr	r3, [pc, #208]	@ (800c144 <TIM_OC2_SetConfig+0xfc>)
 800c074:	4013      	ands	r3, r2
 800c076:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c07e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c080:	683b      	ldr	r3, [r7, #0]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	021b      	lsls	r3, r3, #8
 800c086:	68fa      	ldr	r2, [r7, #12]
 800c088:	4313      	orrs	r3, r2
 800c08a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	f023 0320 	bic.w	r3, r3, #32
 800c092:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c094:	683b      	ldr	r3, [r7, #0]
 800c096:	689b      	ldr	r3, [r3, #8]
 800c098:	011b      	lsls	r3, r3, #4
 800c09a:	697a      	ldr	r2, [r7, #20]
 800c09c:	4313      	orrs	r3, r2
 800c09e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	4a29      	ldr	r2, [pc, #164]	@ (800c148 <TIM_OC2_SetConfig+0x100>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d003      	beq.n	800c0b0 <TIM_OC2_SetConfig+0x68>
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	4a28      	ldr	r2, [pc, #160]	@ (800c14c <TIM_OC2_SetConfig+0x104>)
 800c0ac:	4293      	cmp	r3, r2
 800c0ae:	d10d      	bne.n	800c0cc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c0b0:	697b      	ldr	r3, [r7, #20]
 800c0b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c0b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	68db      	ldr	r3, [r3, #12]
 800c0bc:	011b      	lsls	r3, r3, #4
 800c0be:	697a      	ldr	r2, [r7, #20]
 800c0c0:	4313      	orrs	r3, r2
 800c0c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c0c4:	697b      	ldr	r3, [r7, #20]
 800c0c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c0ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	4a1e      	ldr	r2, [pc, #120]	@ (800c148 <TIM_OC2_SetConfig+0x100>)
 800c0d0:	4293      	cmp	r3, r2
 800c0d2:	d00f      	beq.n	800c0f4 <TIM_OC2_SetConfig+0xac>
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	4a1d      	ldr	r2, [pc, #116]	@ (800c14c <TIM_OC2_SetConfig+0x104>)
 800c0d8:	4293      	cmp	r3, r2
 800c0da:	d00b      	beq.n	800c0f4 <TIM_OC2_SetConfig+0xac>
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	4a1c      	ldr	r2, [pc, #112]	@ (800c150 <TIM_OC2_SetConfig+0x108>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d007      	beq.n	800c0f4 <TIM_OC2_SetConfig+0xac>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	4a1b      	ldr	r2, [pc, #108]	@ (800c154 <TIM_OC2_SetConfig+0x10c>)
 800c0e8:	4293      	cmp	r3, r2
 800c0ea:	d003      	beq.n	800c0f4 <TIM_OC2_SetConfig+0xac>
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	4a1a      	ldr	r2, [pc, #104]	@ (800c158 <TIM_OC2_SetConfig+0x110>)
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d113      	bne.n	800c11c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c0fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c102:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	695b      	ldr	r3, [r3, #20]
 800c108:	009b      	lsls	r3, r3, #2
 800c10a:	693a      	ldr	r2, [r7, #16]
 800c10c:	4313      	orrs	r3, r2
 800c10e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	699b      	ldr	r3, [r3, #24]
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	693a      	ldr	r2, [r7, #16]
 800c118:	4313      	orrs	r3, r2
 800c11a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	693a      	ldr	r2, [r7, #16]
 800c120:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	68fa      	ldr	r2, [r7, #12]
 800c126:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	685a      	ldr	r2, [r3, #4]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	697a      	ldr	r2, [r7, #20]
 800c134:	621a      	str	r2, [r3, #32]
}
 800c136:	bf00      	nop
 800c138:	371c      	adds	r7, #28
 800c13a:	46bd      	mov	sp, r7
 800c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c140:	4770      	bx	lr
 800c142:	bf00      	nop
 800c144:	feff8fff 	.word	0xfeff8fff
 800c148:	40010000 	.word	0x40010000
 800c14c:	40010400 	.word	0x40010400
 800c150:	40014000 	.word	0x40014000
 800c154:	40014400 	.word	0x40014400
 800c158:	40014800 	.word	0x40014800

0800c15c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c15c:	b480      	push	{r7}
 800c15e:	b087      	sub	sp, #28
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
 800c164:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	6a1b      	ldr	r3, [r3, #32]
 800c16a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	6a1b      	ldr	r3, [r3, #32]
 800c170:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	685b      	ldr	r3, [r3, #4]
 800c17c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	69db      	ldr	r3, [r3, #28]
 800c182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c184:	68fa      	ldr	r2, [r7, #12]
 800c186:	4b33      	ldr	r3, [pc, #204]	@ (800c254 <TIM_OC3_SetConfig+0xf8>)
 800c188:	4013      	ands	r3, r2
 800c18a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	f023 0303 	bic.w	r3, r3, #3
 800c192:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c194:	683b      	ldr	r3, [r7, #0]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	68fa      	ldr	r2, [r7, #12]
 800c19a:	4313      	orrs	r3, r2
 800c19c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c19e:	697b      	ldr	r3, [r7, #20]
 800c1a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c1a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	689b      	ldr	r3, [r3, #8]
 800c1aa:	021b      	lsls	r3, r3, #8
 800c1ac:	697a      	ldr	r2, [r7, #20]
 800c1ae:	4313      	orrs	r3, r2
 800c1b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	4a28      	ldr	r2, [pc, #160]	@ (800c258 <TIM_OC3_SetConfig+0xfc>)
 800c1b6:	4293      	cmp	r3, r2
 800c1b8:	d003      	beq.n	800c1c2 <TIM_OC3_SetConfig+0x66>
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	4a27      	ldr	r2, [pc, #156]	@ (800c25c <TIM_OC3_SetConfig+0x100>)
 800c1be:	4293      	cmp	r3, r2
 800c1c0:	d10d      	bne.n	800c1de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c1c2:	697b      	ldr	r3, [r7, #20]
 800c1c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c1c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	68db      	ldr	r3, [r3, #12]
 800c1ce:	021b      	lsls	r3, r3, #8
 800c1d0:	697a      	ldr	r2, [r7, #20]
 800c1d2:	4313      	orrs	r3, r2
 800c1d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c1d6:	697b      	ldr	r3, [r7, #20]
 800c1d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c1dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	4a1d      	ldr	r2, [pc, #116]	@ (800c258 <TIM_OC3_SetConfig+0xfc>)
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	d00f      	beq.n	800c206 <TIM_OC3_SetConfig+0xaa>
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	4a1c      	ldr	r2, [pc, #112]	@ (800c25c <TIM_OC3_SetConfig+0x100>)
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	d00b      	beq.n	800c206 <TIM_OC3_SetConfig+0xaa>
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	4a1b      	ldr	r2, [pc, #108]	@ (800c260 <TIM_OC3_SetConfig+0x104>)
 800c1f2:	4293      	cmp	r3, r2
 800c1f4:	d007      	beq.n	800c206 <TIM_OC3_SetConfig+0xaa>
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	4a1a      	ldr	r2, [pc, #104]	@ (800c264 <TIM_OC3_SetConfig+0x108>)
 800c1fa:	4293      	cmp	r3, r2
 800c1fc:	d003      	beq.n	800c206 <TIM_OC3_SetConfig+0xaa>
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	4a19      	ldr	r2, [pc, #100]	@ (800c268 <TIM_OC3_SetConfig+0x10c>)
 800c202:	4293      	cmp	r3, r2
 800c204:	d113      	bne.n	800c22e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c206:	693b      	ldr	r3, [r7, #16]
 800c208:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c20c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c20e:	693b      	ldr	r3, [r7, #16]
 800c210:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c214:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c216:	683b      	ldr	r3, [r7, #0]
 800c218:	695b      	ldr	r3, [r3, #20]
 800c21a:	011b      	lsls	r3, r3, #4
 800c21c:	693a      	ldr	r2, [r7, #16]
 800c21e:	4313      	orrs	r3, r2
 800c220:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	699b      	ldr	r3, [r3, #24]
 800c226:	011b      	lsls	r3, r3, #4
 800c228:	693a      	ldr	r2, [r7, #16]
 800c22a:	4313      	orrs	r3, r2
 800c22c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	693a      	ldr	r2, [r7, #16]
 800c232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	68fa      	ldr	r2, [r7, #12]
 800c238:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c23a:	683b      	ldr	r3, [r7, #0]
 800c23c:	685a      	ldr	r2, [r3, #4]
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	697a      	ldr	r2, [r7, #20]
 800c246:	621a      	str	r2, [r3, #32]
}
 800c248:	bf00      	nop
 800c24a:	371c      	adds	r7, #28
 800c24c:	46bd      	mov	sp, r7
 800c24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c252:	4770      	bx	lr
 800c254:	fffeff8f 	.word	0xfffeff8f
 800c258:	40010000 	.word	0x40010000
 800c25c:	40010400 	.word	0x40010400
 800c260:	40014000 	.word	0x40014000
 800c264:	40014400 	.word	0x40014400
 800c268:	40014800 	.word	0x40014800

0800c26c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c26c:	b480      	push	{r7}
 800c26e:	b087      	sub	sp, #28
 800c270:	af00      	add	r7, sp, #0
 800c272:	6078      	str	r0, [r7, #4]
 800c274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	6a1b      	ldr	r3, [r3, #32]
 800c27a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	6a1b      	ldr	r3, [r3, #32]
 800c280:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	685b      	ldr	r3, [r3, #4]
 800c28c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	69db      	ldr	r3, [r3, #28]
 800c292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c294:	68fa      	ldr	r2, [r7, #12]
 800c296:	4b24      	ldr	r3, [pc, #144]	@ (800c328 <TIM_OC4_SetConfig+0xbc>)
 800c298:	4013      	ands	r3, r2
 800c29a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c2a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c2a4:	683b      	ldr	r3, [r7, #0]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	021b      	lsls	r3, r3, #8
 800c2aa:	68fa      	ldr	r2, [r7, #12]
 800c2ac:	4313      	orrs	r3, r2
 800c2ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c2b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	689b      	ldr	r3, [r3, #8]
 800c2bc:	031b      	lsls	r3, r3, #12
 800c2be:	693a      	ldr	r2, [r7, #16]
 800c2c0:	4313      	orrs	r3, r2
 800c2c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	4a19      	ldr	r2, [pc, #100]	@ (800c32c <TIM_OC4_SetConfig+0xc0>)
 800c2c8:	4293      	cmp	r3, r2
 800c2ca:	d00f      	beq.n	800c2ec <TIM_OC4_SetConfig+0x80>
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	4a18      	ldr	r2, [pc, #96]	@ (800c330 <TIM_OC4_SetConfig+0xc4>)
 800c2d0:	4293      	cmp	r3, r2
 800c2d2:	d00b      	beq.n	800c2ec <TIM_OC4_SetConfig+0x80>
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	4a17      	ldr	r2, [pc, #92]	@ (800c334 <TIM_OC4_SetConfig+0xc8>)
 800c2d8:	4293      	cmp	r3, r2
 800c2da:	d007      	beq.n	800c2ec <TIM_OC4_SetConfig+0x80>
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	4a16      	ldr	r2, [pc, #88]	@ (800c338 <TIM_OC4_SetConfig+0xcc>)
 800c2e0:	4293      	cmp	r3, r2
 800c2e2:	d003      	beq.n	800c2ec <TIM_OC4_SetConfig+0x80>
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	4a15      	ldr	r2, [pc, #84]	@ (800c33c <TIM_OC4_SetConfig+0xd0>)
 800c2e8:	4293      	cmp	r3, r2
 800c2ea:	d109      	bne.n	800c300 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c2ec:	697b      	ldr	r3, [r7, #20]
 800c2ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c2f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	695b      	ldr	r3, [r3, #20]
 800c2f8:	019b      	lsls	r3, r3, #6
 800c2fa:	697a      	ldr	r2, [r7, #20]
 800c2fc:	4313      	orrs	r3, r2
 800c2fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	697a      	ldr	r2, [r7, #20]
 800c304:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	68fa      	ldr	r2, [r7, #12]
 800c30a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	685a      	ldr	r2, [r3, #4]
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	693a      	ldr	r2, [r7, #16]
 800c318:	621a      	str	r2, [r3, #32]
}
 800c31a:	bf00      	nop
 800c31c:	371c      	adds	r7, #28
 800c31e:	46bd      	mov	sp, r7
 800c320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c324:	4770      	bx	lr
 800c326:	bf00      	nop
 800c328:	feff8fff 	.word	0xfeff8fff
 800c32c:	40010000 	.word	0x40010000
 800c330:	40010400 	.word	0x40010400
 800c334:	40014000 	.word	0x40014000
 800c338:	40014400 	.word	0x40014400
 800c33c:	40014800 	.word	0x40014800

0800c340 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c340:	b480      	push	{r7}
 800c342:	b087      	sub	sp, #28
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
 800c348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	6a1b      	ldr	r3, [r3, #32]
 800c34e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	6a1b      	ldr	r3, [r3, #32]
 800c354:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	685b      	ldr	r3, [r3, #4]
 800c360:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c368:	68fa      	ldr	r2, [r7, #12]
 800c36a:	4b21      	ldr	r3, [pc, #132]	@ (800c3f0 <TIM_OC5_SetConfig+0xb0>)
 800c36c:	4013      	ands	r3, r2
 800c36e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c370:	683b      	ldr	r3, [r7, #0]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	68fa      	ldr	r2, [r7, #12]
 800c376:	4313      	orrs	r3, r2
 800c378:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c37a:	693b      	ldr	r3, [r7, #16]
 800c37c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c380:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	689b      	ldr	r3, [r3, #8]
 800c386:	041b      	lsls	r3, r3, #16
 800c388:	693a      	ldr	r2, [r7, #16]
 800c38a:	4313      	orrs	r3, r2
 800c38c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	4a18      	ldr	r2, [pc, #96]	@ (800c3f4 <TIM_OC5_SetConfig+0xb4>)
 800c392:	4293      	cmp	r3, r2
 800c394:	d00f      	beq.n	800c3b6 <TIM_OC5_SetConfig+0x76>
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	4a17      	ldr	r2, [pc, #92]	@ (800c3f8 <TIM_OC5_SetConfig+0xb8>)
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d00b      	beq.n	800c3b6 <TIM_OC5_SetConfig+0x76>
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	4a16      	ldr	r2, [pc, #88]	@ (800c3fc <TIM_OC5_SetConfig+0xbc>)
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	d007      	beq.n	800c3b6 <TIM_OC5_SetConfig+0x76>
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	4a15      	ldr	r2, [pc, #84]	@ (800c400 <TIM_OC5_SetConfig+0xc0>)
 800c3aa:	4293      	cmp	r3, r2
 800c3ac:	d003      	beq.n	800c3b6 <TIM_OC5_SetConfig+0x76>
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	4a14      	ldr	r2, [pc, #80]	@ (800c404 <TIM_OC5_SetConfig+0xc4>)
 800c3b2:	4293      	cmp	r3, r2
 800c3b4:	d109      	bne.n	800c3ca <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c3b6:	697b      	ldr	r3, [r7, #20]
 800c3b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c3bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	695b      	ldr	r3, [r3, #20]
 800c3c2:	021b      	lsls	r3, r3, #8
 800c3c4:	697a      	ldr	r2, [r7, #20]
 800c3c6:	4313      	orrs	r3, r2
 800c3c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	697a      	ldr	r2, [r7, #20]
 800c3ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	68fa      	ldr	r2, [r7, #12]
 800c3d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	685a      	ldr	r2, [r3, #4]
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	693a      	ldr	r2, [r7, #16]
 800c3e2:	621a      	str	r2, [r3, #32]
}
 800c3e4:	bf00      	nop
 800c3e6:	371c      	adds	r7, #28
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ee:	4770      	bx	lr
 800c3f0:	fffeff8f 	.word	0xfffeff8f
 800c3f4:	40010000 	.word	0x40010000
 800c3f8:	40010400 	.word	0x40010400
 800c3fc:	40014000 	.word	0x40014000
 800c400:	40014400 	.word	0x40014400
 800c404:	40014800 	.word	0x40014800

0800c408 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c408:	b480      	push	{r7}
 800c40a:	b087      	sub	sp, #28
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	6a1b      	ldr	r3, [r3, #32]
 800c416:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	6a1b      	ldr	r3, [r3, #32]
 800c41c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	685b      	ldr	r3, [r3, #4]
 800c428:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c42e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c430:	68fa      	ldr	r2, [r7, #12]
 800c432:	4b22      	ldr	r3, [pc, #136]	@ (800c4bc <TIM_OC6_SetConfig+0xb4>)
 800c434:	4013      	ands	r3, r2
 800c436:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	021b      	lsls	r3, r3, #8
 800c43e:	68fa      	ldr	r2, [r7, #12]
 800c440:	4313      	orrs	r3, r2
 800c442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c44a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c44c:	683b      	ldr	r3, [r7, #0]
 800c44e:	689b      	ldr	r3, [r3, #8]
 800c450:	051b      	lsls	r3, r3, #20
 800c452:	693a      	ldr	r2, [r7, #16]
 800c454:	4313      	orrs	r3, r2
 800c456:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	4a19      	ldr	r2, [pc, #100]	@ (800c4c0 <TIM_OC6_SetConfig+0xb8>)
 800c45c:	4293      	cmp	r3, r2
 800c45e:	d00f      	beq.n	800c480 <TIM_OC6_SetConfig+0x78>
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	4a18      	ldr	r2, [pc, #96]	@ (800c4c4 <TIM_OC6_SetConfig+0xbc>)
 800c464:	4293      	cmp	r3, r2
 800c466:	d00b      	beq.n	800c480 <TIM_OC6_SetConfig+0x78>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	4a17      	ldr	r2, [pc, #92]	@ (800c4c8 <TIM_OC6_SetConfig+0xc0>)
 800c46c:	4293      	cmp	r3, r2
 800c46e:	d007      	beq.n	800c480 <TIM_OC6_SetConfig+0x78>
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	4a16      	ldr	r2, [pc, #88]	@ (800c4cc <TIM_OC6_SetConfig+0xc4>)
 800c474:	4293      	cmp	r3, r2
 800c476:	d003      	beq.n	800c480 <TIM_OC6_SetConfig+0x78>
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	4a15      	ldr	r2, [pc, #84]	@ (800c4d0 <TIM_OC6_SetConfig+0xc8>)
 800c47c:	4293      	cmp	r3, r2
 800c47e:	d109      	bne.n	800c494 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c480:	697b      	ldr	r3, [r7, #20]
 800c482:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c486:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	695b      	ldr	r3, [r3, #20]
 800c48c:	029b      	lsls	r3, r3, #10
 800c48e:	697a      	ldr	r2, [r7, #20]
 800c490:	4313      	orrs	r3, r2
 800c492:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	697a      	ldr	r2, [r7, #20]
 800c498:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	68fa      	ldr	r2, [r7, #12]
 800c49e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c4a0:	683b      	ldr	r3, [r7, #0]
 800c4a2:	685a      	ldr	r2, [r3, #4]
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	693a      	ldr	r2, [r7, #16]
 800c4ac:	621a      	str	r2, [r3, #32]
}
 800c4ae:	bf00      	nop
 800c4b0:	371c      	adds	r7, #28
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b8:	4770      	bx	lr
 800c4ba:	bf00      	nop
 800c4bc:	feff8fff 	.word	0xfeff8fff
 800c4c0:	40010000 	.word	0x40010000
 800c4c4:	40010400 	.word	0x40010400
 800c4c8:	40014000 	.word	0x40014000
 800c4cc:	40014400 	.word	0x40014400
 800c4d0:	40014800 	.word	0x40014800

0800c4d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c4d4:	b480      	push	{r7}
 800c4d6:	b087      	sub	sp, #28
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	60f8      	str	r0, [r7, #12]
 800c4dc:	60b9      	str	r1, [r7, #8]
 800c4de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c4e0:	68bb      	ldr	r3, [r7, #8]
 800c4e2:	f003 031f 	and.w	r3, r3, #31
 800c4e6:	2201      	movs	r2, #1
 800c4e8:	fa02 f303 	lsl.w	r3, r2, r3
 800c4ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	6a1a      	ldr	r2, [r3, #32]
 800c4f2:	697b      	ldr	r3, [r7, #20]
 800c4f4:	43db      	mvns	r3, r3
 800c4f6:	401a      	ands	r2, r3
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	6a1a      	ldr	r2, [r3, #32]
 800c500:	68bb      	ldr	r3, [r7, #8]
 800c502:	f003 031f 	and.w	r3, r3, #31
 800c506:	6879      	ldr	r1, [r7, #4]
 800c508:	fa01 f303 	lsl.w	r3, r1, r3
 800c50c:	431a      	orrs	r2, r3
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	621a      	str	r2, [r3, #32]
}
 800c512:	bf00      	nop
 800c514:	371c      	adds	r7, #28
 800c516:	46bd      	mov	sp, r7
 800c518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51c:	4770      	bx	lr
	...

0800c520 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c520:	b480      	push	{r7}
 800c522:	b085      	sub	sp, #20
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
 800c528:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c530:	2b01      	cmp	r3, #1
 800c532:	d101      	bne.n	800c538 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c534:	2302      	movs	r3, #2
 800c536:	e06d      	b.n	800c614 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2201      	movs	r2, #1
 800c53c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2202      	movs	r2, #2
 800c544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	685b      	ldr	r3, [r3, #4]
 800c54e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	689b      	ldr	r3, [r3, #8]
 800c556:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	4a30      	ldr	r2, [pc, #192]	@ (800c620 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	d004      	beq.n	800c56c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	4a2f      	ldr	r2, [pc, #188]	@ (800c624 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c568:	4293      	cmp	r3, r2
 800c56a:	d108      	bne.n	800c57e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c572:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	685b      	ldr	r3, [r3, #4]
 800c578:	68fa      	ldr	r2, [r7, #12]
 800c57a:	4313      	orrs	r3, r2
 800c57c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c584:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c586:	683b      	ldr	r3, [r7, #0]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	68fa      	ldr	r2, [r7, #12]
 800c58c:	4313      	orrs	r3, r2
 800c58e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	68fa      	ldr	r2, [r7, #12]
 800c596:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	4a20      	ldr	r2, [pc, #128]	@ (800c620 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c59e:	4293      	cmp	r3, r2
 800c5a0:	d022      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c5aa:	d01d      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	4a1d      	ldr	r2, [pc, #116]	@ (800c628 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c5b2:	4293      	cmp	r3, r2
 800c5b4:	d018      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	4a1c      	ldr	r2, [pc, #112]	@ (800c62c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c5bc:	4293      	cmp	r3, r2
 800c5be:	d013      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	4a1a      	ldr	r2, [pc, #104]	@ (800c630 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c5c6:	4293      	cmp	r3, r2
 800c5c8:	d00e      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	4a15      	ldr	r2, [pc, #84]	@ (800c624 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c5d0:	4293      	cmp	r3, r2
 800c5d2:	d009      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	4a16      	ldr	r2, [pc, #88]	@ (800c634 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c5da:	4293      	cmp	r3, r2
 800c5dc:	d004      	beq.n	800c5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	4a15      	ldr	r2, [pc, #84]	@ (800c638 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c5e4:	4293      	cmp	r3, r2
 800c5e6:	d10c      	bne.n	800c602 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c5ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c5f0:	683b      	ldr	r3, [r7, #0]
 800c5f2:	689b      	ldr	r3, [r3, #8]
 800c5f4:	68ba      	ldr	r2, [r7, #8]
 800c5f6:	4313      	orrs	r3, r2
 800c5f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	68ba      	ldr	r2, [r7, #8]
 800c600:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	2201      	movs	r2, #1
 800c606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	2200      	movs	r2, #0
 800c60e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c612:	2300      	movs	r3, #0
}
 800c614:	4618      	mov	r0, r3
 800c616:	3714      	adds	r7, #20
 800c618:	46bd      	mov	sp, r7
 800c61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c61e:	4770      	bx	lr
 800c620:	40010000 	.word	0x40010000
 800c624:	40010400 	.word	0x40010400
 800c628:	40000400 	.word	0x40000400
 800c62c:	40000800 	.word	0x40000800
 800c630:	40000c00 	.word	0x40000c00
 800c634:	40001800 	.word	0x40001800
 800c638:	40014000 	.word	0x40014000

0800c63c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b082      	sub	sp, #8
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d101      	bne.n	800c64e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c64a:	2301      	movs	r3, #1
 800c64c:	e042      	b.n	800c6d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c654:	2b00      	cmp	r3, #0
 800c656:	d106      	bne.n	800c666 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2200      	movs	r2, #0
 800c65c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	f7f7 ff97 	bl	8004594 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	2224      	movs	r2, #36	@ 0x24
 800c66a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	681a      	ldr	r2, [r3, #0]
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f022 0201 	bic.w	r2, r2, #1
 800c67c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c682:	2b00      	cmp	r3, #0
 800c684:	d002      	beq.n	800c68c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c686:	6878      	ldr	r0, [r7, #4]
 800c688:	f001 fa60 	bl	800db4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	f000 fcf5 	bl	800d07c <UART_SetConfig>
 800c692:	4603      	mov	r3, r0
 800c694:	2b01      	cmp	r3, #1
 800c696:	d101      	bne.n	800c69c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c698:	2301      	movs	r3, #1
 800c69a:	e01b      	b.n	800c6d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	685a      	ldr	r2, [r3, #4]
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c6aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	689a      	ldr	r2, [r3, #8]
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c6ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	681a      	ldr	r2, [r3, #0]
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	f042 0201 	orr.w	r2, r2, #1
 800c6ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c6cc:	6878      	ldr	r0, [r7, #4]
 800c6ce:	f001 fadf 	bl	800dc90 <UART_CheckIdleState>
 800c6d2:	4603      	mov	r3, r0
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	3708      	adds	r7, #8
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bd80      	pop	{r7, pc}

0800c6dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b08a      	sub	sp, #40	@ 0x28
 800c6e0:	af02      	add	r7, sp, #8
 800c6e2:	60f8      	str	r0, [r7, #12]
 800c6e4:	60b9      	str	r1, [r7, #8]
 800c6e6:	603b      	str	r3, [r7, #0]
 800c6e8:	4613      	mov	r3, r2
 800c6ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6f2:	2b20      	cmp	r3, #32
 800c6f4:	d17b      	bne.n	800c7ee <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800c6f6:	68bb      	ldr	r3, [r7, #8]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d002      	beq.n	800c702 <HAL_UART_Transmit+0x26>
 800c6fc:	88fb      	ldrh	r3, [r7, #6]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d101      	bne.n	800c706 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800c702:	2301      	movs	r3, #1
 800c704:	e074      	b.n	800c7f0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	2200      	movs	r2, #0
 800c70a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	2221      	movs	r2, #33	@ 0x21
 800c712:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c716:	f7f9 fa77 	bl	8005c08 <HAL_GetTick>
 800c71a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	88fa      	ldrh	r2, [r7, #6]
 800c720:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	88fa      	ldrh	r2, [r7, #6]
 800c728:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	689b      	ldr	r3, [r3, #8]
 800c730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c734:	d108      	bne.n	800c748 <HAL_UART_Transmit+0x6c>
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	691b      	ldr	r3, [r3, #16]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d104      	bne.n	800c748 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c73e:	2300      	movs	r3, #0
 800c740:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	61bb      	str	r3, [r7, #24]
 800c746:	e003      	b.n	800c750 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c74c:	2300      	movs	r3, #0
 800c74e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c750:	e030      	b.n	800c7b4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c752:	683b      	ldr	r3, [r7, #0]
 800c754:	9300      	str	r3, [sp, #0]
 800c756:	697b      	ldr	r3, [r7, #20]
 800c758:	2200      	movs	r2, #0
 800c75a:	2180      	movs	r1, #128	@ 0x80
 800c75c:	68f8      	ldr	r0, [r7, #12]
 800c75e:	f001 fb41 	bl	800dde4 <UART_WaitOnFlagUntilTimeout>
 800c762:	4603      	mov	r3, r0
 800c764:	2b00      	cmp	r3, #0
 800c766:	d005      	beq.n	800c774 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	2220      	movs	r2, #32
 800c76c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800c770:	2303      	movs	r3, #3
 800c772:	e03d      	b.n	800c7f0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800c774:	69fb      	ldr	r3, [r7, #28]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d10b      	bne.n	800c792 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c77a:	69bb      	ldr	r3, [r7, #24]
 800c77c:	881b      	ldrh	r3, [r3, #0]
 800c77e:	461a      	mov	r2, r3
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c788:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c78a:	69bb      	ldr	r3, [r7, #24]
 800c78c:	3302      	adds	r3, #2
 800c78e:	61bb      	str	r3, [r7, #24]
 800c790:	e007      	b.n	800c7a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c792:	69fb      	ldr	r3, [r7, #28]
 800c794:	781a      	ldrb	r2, [r3, #0]
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c79c:	69fb      	ldr	r3, [r7, #28]
 800c79e:	3301      	adds	r3, #1
 800c7a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c7a8:	b29b      	uxth	r3, r3
 800c7aa:	3b01      	subs	r3, #1
 800c7ac:	b29a      	uxth	r2, r3
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c7ba:	b29b      	uxth	r3, r3
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d1c8      	bne.n	800c752 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	9300      	str	r3, [sp, #0]
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	2140      	movs	r1, #64	@ 0x40
 800c7ca:	68f8      	ldr	r0, [r7, #12]
 800c7cc:	f001 fb0a 	bl	800dde4 <UART_WaitOnFlagUntilTimeout>
 800c7d0:	4603      	mov	r3, r0
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d005      	beq.n	800c7e2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	2220      	movs	r2, #32
 800c7da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800c7de:	2303      	movs	r3, #3
 800c7e0:	e006      	b.n	800c7f0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	2220      	movs	r2, #32
 800c7e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	e000      	b.n	800c7f0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800c7ee:	2302      	movs	r3, #2
  }
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	3720      	adds	r7, #32
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}

0800c7f8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b08a      	sub	sp, #40	@ 0x28
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	60f8      	str	r0, [r7, #12]
 800c800:	60b9      	str	r1, [r7, #8]
 800c802:	4613      	mov	r3, r2
 800c804:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c80c:	2b20      	cmp	r3, #32
 800c80e:	d137      	bne.n	800c880 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c810:	68bb      	ldr	r3, [r7, #8]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d002      	beq.n	800c81c <HAL_UART_Receive_IT+0x24>
 800c816:	88fb      	ldrh	r3, [r7, #6]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d101      	bne.n	800c820 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c81c:	2301      	movs	r3, #1
 800c81e:	e030      	b.n	800c882 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	2200      	movs	r2, #0
 800c824:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	4a18      	ldr	r2, [pc, #96]	@ (800c88c <HAL_UART_Receive_IT+0x94>)
 800c82c:	4293      	cmp	r3, r2
 800c82e:	d01f      	beq.n	800c870 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	685b      	ldr	r3, [r3, #4]
 800c836:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d018      	beq.n	800c870 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	e853 3f00 	ldrex	r3, [r3]
 800c84a:	613b      	str	r3, [r7, #16]
   return(result);
 800c84c:	693b      	ldr	r3, [r7, #16]
 800c84e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c852:	627b      	str	r3, [r7, #36]	@ 0x24
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	461a      	mov	r2, r3
 800c85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c85c:	623b      	str	r3, [r7, #32]
 800c85e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c860:	69f9      	ldr	r1, [r7, #28]
 800c862:	6a3a      	ldr	r2, [r7, #32]
 800c864:	e841 2300 	strex	r3, r2, [r1]
 800c868:	61bb      	str	r3, [r7, #24]
   return(result);
 800c86a:	69bb      	ldr	r3, [r7, #24]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d1e6      	bne.n	800c83e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c870:	88fb      	ldrh	r3, [r7, #6]
 800c872:	461a      	mov	r2, r3
 800c874:	68b9      	ldr	r1, [r7, #8]
 800c876:	68f8      	ldr	r0, [r7, #12]
 800c878:	f001 fb22 	bl	800dec0 <UART_Start_Receive_IT>
 800c87c:	4603      	mov	r3, r0
 800c87e:	e000      	b.n	800c882 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c880:	2302      	movs	r3, #2
  }
}
 800c882:	4618      	mov	r0, r3
 800c884:	3728      	adds	r7, #40	@ 0x28
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}
 800c88a:	bf00      	nop
 800c88c:	58000c00 	.word	0x58000c00

0800c890 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b0ba      	sub	sp, #232	@ 0xe8
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	69db      	ldr	r3, [r3, #28]
 800c89e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	689b      	ldr	r3, [r3, #8]
 800c8b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c8b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c8ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c8be:	4013      	ands	r3, r2
 800c8c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c8c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d11b      	bne.n	800c904 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c8cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c8d0:	f003 0320 	and.w	r3, r3, #32
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d015      	beq.n	800c904 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c8d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c8dc:	f003 0320 	and.w	r3, r3, #32
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d105      	bne.n	800c8f0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c8e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c8e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d009      	beq.n	800c904 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	f000 8393 	beq.w	800d020 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c8fe:	6878      	ldr	r0, [r7, #4]
 800c900:	4798      	blx	r3
      }
      return;
 800c902:	e38d      	b.n	800d020 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c904:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c908:	2b00      	cmp	r3, #0
 800c90a:	f000 8123 	beq.w	800cb54 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c90e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c912:	4b8d      	ldr	r3, [pc, #564]	@ (800cb48 <HAL_UART_IRQHandler+0x2b8>)
 800c914:	4013      	ands	r3, r2
 800c916:	2b00      	cmp	r3, #0
 800c918:	d106      	bne.n	800c928 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c91a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c91e:	4b8b      	ldr	r3, [pc, #556]	@ (800cb4c <HAL_UART_IRQHandler+0x2bc>)
 800c920:	4013      	ands	r3, r2
 800c922:	2b00      	cmp	r3, #0
 800c924:	f000 8116 	beq.w	800cb54 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c92c:	f003 0301 	and.w	r3, r3, #1
 800c930:	2b00      	cmp	r3, #0
 800c932:	d011      	beq.n	800c958 <HAL_UART_IRQHandler+0xc8>
 800c934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d00b      	beq.n	800c958 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	2201      	movs	r2, #1
 800c946:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c94e:	f043 0201 	orr.w	r2, r3, #1
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c95c:	f003 0302 	and.w	r3, r3, #2
 800c960:	2b00      	cmp	r3, #0
 800c962:	d011      	beq.n	800c988 <HAL_UART_IRQHandler+0xf8>
 800c964:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c968:	f003 0301 	and.w	r3, r3, #1
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d00b      	beq.n	800c988 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	2202      	movs	r2, #2
 800c976:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c97e:	f043 0204 	orr.w	r2, r3, #4
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c98c:	f003 0304 	and.w	r3, r3, #4
 800c990:	2b00      	cmp	r3, #0
 800c992:	d011      	beq.n	800c9b8 <HAL_UART_IRQHandler+0x128>
 800c994:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c998:	f003 0301 	and.w	r3, r3, #1
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d00b      	beq.n	800c9b8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	2204      	movs	r2, #4
 800c9a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9ae:	f043 0202 	orr.w	r2, r3, #2
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c9b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9bc:	f003 0308 	and.w	r3, r3, #8
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d017      	beq.n	800c9f4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c9c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c9c8:	f003 0320 	and.w	r3, r3, #32
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d105      	bne.n	800c9dc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c9d0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c9d4:	4b5c      	ldr	r3, [pc, #368]	@ (800cb48 <HAL_UART_IRQHandler+0x2b8>)
 800c9d6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d00b      	beq.n	800c9f4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	2208      	movs	r2, #8
 800c9e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9ea:	f043 0208 	orr.w	r2, r3, #8
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c9f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d012      	beq.n	800ca26 <HAL_UART_IRQHandler+0x196>
 800ca00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d00c      	beq.n	800ca26 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ca14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca1c:	f043 0220 	orr.w	r2, r3, #32
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	f000 82f9 	beq.w	800d024 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ca32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca36:	f003 0320 	and.w	r3, r3, #32
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d013      	beq.n	800ca66 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ca3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca42:	f003 0320 	and.w	r3, r3, #32
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d105      	bne.n	800ca56 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ca4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ca4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d007      	beq.n	800ca66 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d003      	beq.n	800ca66 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ca62:	6878      	ldr	r0, [r7, #4]
 800ca64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	689b      	ldr	r3, [r3, #8]
 800ca76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca7a:	2b40      	cmp	r3, #64	@ 0x40
 800ca7c:	d005      	beq.n	800ca8a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ca7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ca82:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d054      	beq.n	800cb34 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f001 fb3a 	bl	800e104 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	689b      	ldr	r3, [r3, #8]
 800ca96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca9a:	2b40      	cmp	r3, #64	@ 0x40
 800ca9c:	d146      	bne.n	800cb2c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	3308      	adds	r3, #8
 800caa4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800caac:	e853 3f00 	ldrex	r3, [r3]
 800cab0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cab4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cab8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cabc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	3308      	adds	r3, #8
 800cac6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800caca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cace:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cad2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cad6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cada:	e841 2300 	strex	r3, r2, [r1]
 800cade:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cae2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d1d9      	bne.n	800ca9e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d017      	beq.n	800cb24 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cafa:	4a15      	ldr	r2, [pc, #84]	@ (800cb50 <HAL_UART_IRQHandler+0x2c0>)
 800cafc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb04:	4618      	mov	r0, r3
 800cb06:	f7f9 fceb 	bl	80064e0 <HAL_DMA_Abort_IT>
 800cb0a:	4603      	mov	r3, r0
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d019      	beq.n	800cb44 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb18:	687a      	ldr	r2, [r7, #4]
 800cb1a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800cb1e:	4610      	mov	r0, r2
 800cb20:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb22:	e00f      	b.n	800cb44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cb24:	6878      	ldr	r0, [r7, #4]
 800cb26:	f000 fa93 	bl	800d050 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb2a:	e00b      	b.n	800cb44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cb2c:	6878      	ldr	r0, [r7, #4]
 800cb2e:	f000 fa8f 	bl	800d050 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb32:	e007      	b.n	800cb44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cb34:	6878      	ldr	r0, [r7, #4]
 800cb36:	f000 fa8b 	bl	800d050 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800cb42:	e26f      	b.n	800d024 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb44:	bf00      	nop
    return;
 800cb46:	e26d      	b.n	800d024 <HAL_UART_IRQHandler+0x794>
 800cb48:	10000001 	.word	0x10000001
 800cb4c:	04000120 	.word	0x04000120
 800cb50:	0800e1d1 	.word	0x0800e1d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cb58:	2b01      	cmp	r3, #1
 800cb5a:	f040 8203 	bne.w	800cf64 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cb5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb62:	f003 0310 	and.w	r3, r3, #16
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	f000 81fc 	beq.w	800cf64 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cb6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb70:	f003 0310 	and.w	r3, r3, #16
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	f000 81f5 	beq.w	800cf64 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	2210      	movs	r2, #16
 800cb80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	689b      	ldr	r3, [r3, #8]
 800cb88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb8c:	2b40      	cmp	r3, #64	@ 0x40
 800cb8e:	f040 816d 	bne.w	800ce6c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	4aa4      	ldr	r2, [pc, #656]	@ (800ce2c <HAL_UART_IRQHandler+0x59c>)
 800cb9c:	4293      	cmp	r3, r2
 800cb9e:	d068      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	4aa1      	ldr	r2, [pc, #644]	@ (800ce30 <HAL_UART_IRQHandler+0x5a0>)
 800cbaa:	4293      	cmp	r3, r2
 800cbac:	d061      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	4a9f      	ldr	r2, [pc, #636]	@ (800ce34 <HAL_UART_IRQHandler+0x5a4>)
 800cbb8:	4293      	cmp	r3, r2
 800cbba:	d05a      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	4a9c      	ldr	r2, [pc, #624]	@ (800ce38 <HAL_UART_IRQHandler+0x5a8>)
 800cbc6:	4293      	cmp	r3, r2
 800cbc8:	d053      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	4a9a      	ldr	r2, [pc, #616]	@ (800ce3c <HAL_UART_IRQHandler+0x5ac>)
 800cbd4:	4293      	cmp	r3, r2
 800cbd6:	d04c      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	4a97      	ldr	r2, [pc, #604]	@ (800ce40 <HAL_UART_IRQHandler+0x5b0>)
 800cbe2:	4293      	cmp	r3, r2
 800cbe4:	d045      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	4a95      	ldr	r2, [pc, #596]	@ (800ce44 <HAL_UART_IRQHandler+0x5b4>)
 800cbf0:	4293      	cmp	r3, r2
 800cbf2:	d03e      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	4a92      	ldr	r2, [pc, #584]	@ (800ce48 <HAL_UART_IRQHandler+0x5b8>)
 800cbfe:	4293      	cmp	r3, r2
 800cc00:	d037      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	4a90      	ldr	r2, [pc, #576]	@ (800ce4c <HAL_UART_IRQHandler+0x5bc>)
 800cc0c:	4293      	cmp	r3, r2
 800cc0e:	d030      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	4a8d      	ldr	r2, [pc, #564]	@ (800ce50 <HAL_UART_IRQHandler+0x5c0>)
 800cc1a:	4293      	cmp	r3, r2
 800cc1c:	d029      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	4a8b      	ldr	r2, [pc, #556]	@ (800ce54 <HAL_UART_IRQHandler+0x5c4>)
 800cc28:	4293      	cmp	r3, r2
 800cc2a:	d022      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	4a88      	ldr	r2, [pc, #544]	@ (800ce58 <HAL_UART_IRQHandler+0x5c8>)
 800cc36:	4293      	cmp	r3, r2
 800cc38:	d01b      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	4a86      	ldr	r2, [pc, #536]	@ (800ce5c <HAL_UART_IRQHandler+0x5cc>)
 800cc44:	4293      	cmp	r3, r2
 800cc46:	d014      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	4a83      	ldr	r2, [pc, #524]	@ (800ce60 <HAL_UART_IRQHandler+0x5d0>)
 800cc52:	4293      	cmp	r3, r2
 800cc54:	d00d      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	4a81      	ldr	r2, [pc, #516]	@ (800ce64 <HAL_UART_IRQHandler+0x5d4>)
 800cc60:	4293      	cmp	r3, r2
 800cc62:	d006      	beq.n	800cc72 <HAL_UART_IRQHandler+0x3e2>
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	4a7e      	ldr	r2, [pc, #504]	@ (800ce68 <HAL_UART_IRQHandler+0x5d8>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d106      	bne.n	800cc80 <HAL_UART_IRQHandler+0x3f0>
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	685b      	ldr	r3, [r3, #4]
 800cc7c:	b29b      	uxth	r3, r3
 800cc7e:	e005      	b.n	800cc8c <HAL_UART_IRQHandler+0x3fc>
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	685b      	ldr	r3, [r3, #4]
 800cc8a:	b29b      	uxth	r3, r3
 800cc8c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cc90:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	f000 80ad 	beq.w	800cdf4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cca0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cca4:	429a      	cmp	r2, r3
 800cca6:	f080 80a5 	bcs.w	800cdf4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ccb0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ccba:	69db      	ldr	r3, [r3, #28]
 800ccbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ccc0:	f000 8087 	beq.w	800cdd2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cccc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ccd0:	e853 3f00 	ldrex	r3, [r3]
 800ccd4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ccd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ccdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cce0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	461a      	mov	r2, r3
 800ccea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ccee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ccf2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccf6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ccfa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ccfe:	e841 2300 	strex	r3, r2, [r1]
 800cd02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800cd06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d1da      	bne.n	800ccc4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	3308      	adds	r3, #8
 800cd14:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd18:	e853 3f00 	ldrex	r3, [r3]
 800cd1c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cd1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cd20:	f023 0301 	bic.w	r3, r3, #1
 800cd24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	3308      	adds	r3, #8
 800cd2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cd32:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cd36:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd38:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cd3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cd3e:	e841 2300 	strex	r3, r2, [r1]
 800cd42:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cd44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d1e1      	bne.n	800cd0e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	3308      	adds	r3, #8
 800cd50:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cd54:	e853 3f00 	ldrex	r3, [r3]
 800cd58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cd5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	3308      	adds	r3, #8
 800cd6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cd6e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cd70:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd72:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cd74:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cd76:	e841 2300 	strex	r3, r2, [r1]
 800cd7a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cd7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d1e3      	bne.n	800cd4a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	2220      	movs	r2, #32
 800cd86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd98:	e853 3f00 	ldrex	r3, [r3]
 800cd9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cd9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cda0:	f023 0310 	bic.w	r3, r3, #16
 800cda4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	461a      	mov	r2, r3
 800cdae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cdb2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cdb4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdb6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cdb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cdba:	e841 2300 	strex	r3, r2, [r1]
 800cdbe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cdc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d1e4      	bne.n	800cd90 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cdcc:	4618      	mov	r0, r3
 800cdce:	f7f9 f869 	bl	8005ea4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2202      	movs	r2, #2
 800cdd6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cde4:	b29b      	uxth	r3, r3
 800cde6:	1ad3      	subs	r3, r2, r3
 800cde8:	b29b      	uxth	r3, r3
 800cdea:	4619      	mov	r1, r3
 800cdec:	6878      	ldr	r0, [r7, #4]
 800cdee:	f000 f939 	bl	800d064 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cdf2:	e119      	b.n	800d028 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cdfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cdfe:	429a      	cmp	r2, r3
 800ce00:	f040 8112 	bne.w	800d028 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce0a:	69db      	ldr	r3, [r3, #28]
 800ce0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce10:	f040 810a 	bne.w	800d028 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	2202      	movs	r2, #2
 800ce18:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ce20:	4619      	mov	r1, r3
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	f000 f91e 	bl	800d064 <HAL_UARTEx_RxEventCallback>
      return;
 800ce28:	e0fe      	b.n	800d028 <HAL_UART_IRQHandler+0x798>
 800ce2a:	bf00      	nop
 800ce2c:	40020010 	.word	0x40020010
 800ce30:	40020028 	.word	0x40020028
 800ce34:	40020040 	.word	0x40020040
 800ce38:	40020058 	.word	0x40020058
 800ce3c:	40020070 	.word	0x40020070
 800ce40:	40020088 	.word	0x40020088
 800ce44:	400200a0 	.word	0x400200a0
 800ce48:	400200b8 	.word	0x400200b8
 800ce4c:	40020410 	.word	0x40020410
 800ce50:	40020428 	.word	0x40020428
 800ce54:	40020440 	.word	0x40020440
 800ce58:	40020458 	.word	0x40020458
 800ce5c:	40020470 	.word	0x40020470
 800ce60:	40020488 	.word	0x40020488
 800ce64:	400204a0 	.word	0x400204a0
 800ce68:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ce78:	b29b      	uxth	r3, r3
 800ce7a:	1ad3      	subs	r3, r2, r3
 800ce7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ce86:	b29b      	uxth	r3, r3
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	f000 80cf 	beq.w	800d02c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800ce8e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	f000 80ca 	beq.w	800d02c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cea0:	e853 3f00 	ldrex	r3, [r3]
 800cea4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cea8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ceac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	461a      	mov	r2, r3
 800ceb6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ceba:	647b      	str	r3, [r7, #68]	@ 0x44
 800cebc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cebe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cec0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cec2:	e841 2300 	strex	r3, r2, [r1]
 800cec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d1e4      	bne.n	800ce98 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	3308      	adds	r3, #8
 800ced4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ced6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ced8:	e853 3f00 	ldrex	r3, [r3]
 800cedc:	623b      	str	r3, [r7, #32]
   return(result);
 800cede:	6a3a      	ldr	r2, [r7, #32]
 800cee0:	4b55      	ldr	r3, [pc, #340]	@ (800d038 <HAL_UART_IRQHandler+0x7a8>)
 800cee2:	4013      	ands	r3, r2
 800cee4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	3308      	adds	r3, #8
 800ceee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cef2:	633a      	str	r2, [r7, #48]	@ 0x30
 800cef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cef6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cef8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cefa:	e841 2300 	strex	r3, r2, [r1]
 800cefe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cf00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d1e3      	bne.n	800cece <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	2220      	movs	r2, #32
 800cf0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	2200      	movs	r2, #0
 800cf12:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2200      	movs	r2, #0
 800cf18:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf20:	693b      	ldr	r3, [r7, #16]
 800cf22:	e853 3f00 	ldrex	r3, [r3]
 800cf26:	60fb      	str	r3, [r7, #12]
   return(result);
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	f023 0310 	bic.w	r3, r3, #16
 800cf2e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	461a      	mov	r2, r3
 800cf38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cf3c:	61fb      	str	r3, [r7, #28]
 800cf3e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf40:	69b9      	ldr	r1, [r7, #24]
 800cf42:	69fa      	ldr	r2, [r7, #28]
 800cf44:	e841 2300 	strex	r3, r2, [r1]
 800cf48:	617b      	str	r3, [r7, #20]
   return(result);
 800cf4a:	697b      	ldr	r3, [r7, #20]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d1e4      	bne.n	800cf1a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	2202      	movs	r2, #2
 800cf54:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cf56:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cf5a:	4619      	mov	r1, r3
 800cf5c:	6878      	ldr	r0, [r7, #4]
 800cf5e:	f000 f881 	bl	800d064 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cf62:	e063      	b.n	800d02c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cf64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d00e      	beq.n	800cf8e <HAL_UART_IRQHandler+0x6fe>
 800cf70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cf74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d008      	beq.n	800cf8e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cf84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cf86:	6878      	ldr	r0, [r7, #4]
 800cf88:	f001 fe80 	bl	800ec8c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cf8c:	e051      	b.n	800d032 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cf8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d014      	beq.n	800cfc4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cf9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cf9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d105      	bne.n	800cfb2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cfa6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cfaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d008      	beq.n	800cfc4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d03a      	beq.n	800d030 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cfbe:	6878      	ldr	r0, [r7, #4]
 800cfc0:	4798      	blx	r3
    }
    return;
 800cfc2:	e035      	b.n	800d030 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cfc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cfc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d009      	beq.n	800cfe4 <HAL_UART_IRQHandler+0x754>
 800cfd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cfd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d003      	beq.n	800cfe4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	f001 f909 	bl	800e1f4 <UART_EndTransmit_IT>
    return;
 800cfe2:	e026      	b.n	800d032 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cfe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cfe8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d009      	beq.n	800d004 <HAL_UART_IRQHandler+0x774>
 800cff0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cff4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d003      	beq.n	800d004 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cffc:	6878      	ldr	r0, [r7, #4]
 800cffe:	f001 fe59 	bl	800ecb4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d002:	e016      	b.n	800d032 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d008:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d010      	beq.n	800d032 <HAL_UART_IRQHandler+0x7a2>
 800d010:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d014:	2b00      	cmp	r3, #0
 800d016:	da0c      	bge.n	800d032 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d018:	6878      	ldr	r0, [r7, #4]
 800d01a:	f001 fe41 	bl	800eca0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d01e:	e008      	b.n	800d032 <HAL_UART_IRQHandler+0x7a2>
      return;
 800d020:	bf00      	nop
 800d022:	e006      	b.n	800d032 <HAL_UART_IRQHandler+0x7a2>
    return;
 800d024:	bf00      	nop
 800d026:	e004      	b.n	800d032 <HAL_UART_IRQHandler+0x7a2>
      return;
 800d028:	bf00      	nop
 800d02a:	e002      	b.n	800d032 <HAL_UART_IRQHandler+0x7a2>
      return;
 800d02c:	bf00      	nop
 800d02e:	e000      	b.n	800d032 <HAL_UART_IRQHandler+0x7a2>
    return;
 800d030:	bf00      	nop
  }
}
 800d032:	37e8      	adds	r7, #232	@ 0xe8
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}
 800d038:	effffffe 	.word	0xeffffffe

0800d03c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d03c:	b480      	push	{r7}
 800d03e:	b083      	sub	sp, #12
 800d040:	af00      	add	r7, sp, #0
 800d042:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d044:	bf00      	nop
 800d046:	370c      	adds	r7, #12
 800d048:	46bd      	mov	sp, r7
 800d04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04e:	4770      	bx	lr

0800d050 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d050:	b480      	push	{r7}
 800d052:	b083      	sub	sp, #12
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d058:	bf00      	nop
 800d05a:	370c      	adds	r7, #12
 800d05c:	46bd      	mov	sp, r7
 800d05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d062:	4770      	bx	lr

0800d064 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d064:	b480      	push	{r7}
 800d066:	b083      	sub	sp, #12
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
 800d06c:	460b      	mov	r3, r1
 800d06e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d070:	bf00      	nop
 800d072:	370c      	adds	r7, #12
 800d074:	46bd      	mov	sp, r7
 800d076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07a:	4770      	bx	lr

0800d07c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d07c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d080:	b092      	sub	sp, #72	@ 0x48
 800d082:	af00      	add	r7, sp, #0
 800d084:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d086:	2300      	movs	r3, #0
 800d088:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d08c:	697b      	ldr	r3, [r7, #20]
 800d08e:	689a      	ldr	r2, [r3, #8]
 800d090:	697b      	ldr	r3, [r7, #20]
 800d092:	691b      	ldr	r3, [r3, #16]
 800d094:	431a      	orrs	r2, r3
 800d096:	697b      	ldr	r3, [r7, #20]
 800d098:	695b      	ldr	r3, [r3, #20]
 800d09a:	431a      	orrs	r2, r3
 800d09c:	697b      	ldr	r3, [r7, #20]
 800d09e:	69db      	ldr	r3, [r3, #28]
 800d0a0:	4313      	orrs	r3, r2
 800d0a2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d0a4:	697b      	ldr	r3, [r7, #20]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	681a      	ldr	r2, [r3, #0]
 800d0aa:	4bbe      	ldr	r3, [pc, #760]	@ (800d3a4 <UART_SetConfig+0x328>)
 800d0ac:	4013      	ands	r3, r2
 800d0ae:	697a      	ldr	r2, [r7, #20]
 800d0b0:	6812      	ldr	r2, [r2, #0]
 800d0b2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d0b4:	430b      	orrs	r3, r1
 800d0b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	685b      	ldr	r3, [r3, #4]
 800d0be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	68da      	ldr	r2, [r3, #12]
 800d0c6:	697b      	ldr	r3, [r7, #20]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	430a      	orrs	r2, r1
 800d0cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d0ce:	697b      	ldr	r3, [r7, #20]
 800d0d0:	699b      	ldr	r3, [r3, #24]
 800d0d2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d0d4:	697b      	ldr	r3, [r7, #20]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	4ab3      	ldr	r2, [pc, #716]	@ (800d3a8 <UART_SetConfig+0x32c>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d004      	beq.n	800d0e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d0de:	697b      	ldr	r3, [r7, #20]
 800d0e0:	6a1b      	ldr	r3, [r3, #32]
 800d0e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d0e4:	4313      	orrs	r3, r2
 800d0e6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	689a      	ldr	r2, [r3, #8]
 800d0ee:	4baf      	ldr	r3, [pc, #700]	@ (800d3ac <UART_SetConfig+0x330>)
 800d0f0:	4013      	ands	r3, r2
 800d0f2:	697a      	ldr	r2, [r7, #20]
 800d0f4:	6812      	ldr	r2, [r2, #0]
 800d0f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d0f8:	430b      	orrs	r3, r1
 800d0fa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d0fc:	697b      	ldr	r3, [r7, #20]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d102:	f023 010f 	bic.w	r1, r3, #15
 800d106:	697b      	ldr	r3, [r7, #20]
 800d108:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d10a:	697b      	ldr	r3, [r7, #20]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	430a      	orrs	r2, r1
 800d110:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d112:	697b      	ldr	r3, [r7, #20]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	4aa6      	ldr	r2, [pc, #664]	@ (800d3b0 <UART_SetConfig+0x334>)
 800d118:	4293      	cmp	r3, r2
 800d11a:	d177      	bne.n	800d20c <UART_SetConfig+0x190>
 800d11c:	4ba5      	ldr	r3, [pc, #660]	@ (800d3b4 <UART_SetConfig+0x338>)
 800d11e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d120:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d124:	2b28      	cmp	r3, #40	@ 0x28
 800d126:	d86d      	bhi.n	800d204 <UART_SetConfig+0x188>
 800d128:	a201      	add	r2, pc, #4	@ (adr r2, 800d130 <UART_SetConfig+0xb4>)
 800d12a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d12e:	bf00      	nop
 800d130:	0800d1d5 	.word	0x0800d1d5
 800d134:	0800d205 	.word	0x0800d205
 800d138:	0800d205 	.word	0x0800d205
 800d13c:	0800d205 	.word	0x0800d205
 800d140:	0800d205 	.word	0x0800d205
 800d144:	0800d205 	.word	0x0800d205
 800d148:	0800d205 	.word	0x0800d205
 800d14c:	0800d205 	.word	0x0800d205
 800d150:	0800d1dd 	.word	0x0800d1dd
 800d154:	0800d205 	.word	0x0800d205
 800d158:	0800d205 	.word	0x0800d205
 800d15c:	0800d205 	.word	0x0800d205
 800d160:	0800d205 	.word	0x0800d205
 800d164:	0800d205 	.word	0x0800d205
 800d168:	0800d205 	.word	0x0800d205
 800d16c:	0800d205 	.word	0x0800d205
 800d170:	0800d1e5 	.word	0x0800d1e5
 800d174:	0800d205 	.word	0x0800d205
 800d178:	0800d205 	.word	0x0800d205
 800d17c:	0800d205 	.word	0x0800d205
 800d180:	0800d205 	.word	0x0800d205
 800d184:	0800d205 	.word	0x0800d205
 800d188:	0800d205 	.word	0x0800d205
 800d18c:	0800d205 	.word	0x0800d205
 800d190:	0800d1ed 	.word	0x0800d1ed
 800d194:	0800d205 	.word	0x0800d205
 800d198:	0800d205 	.word	0x0800d205
 800d19c:	0800d205 	.word	0x0800d205
 800d1a0:	0800d205 	.word	0x0800d205
 800d1a4:	0800d205 	.word	0x0800d205
 800d1a8:	0800d205 	.word	0x0800d205
 800d1ac:	0800d205 	.word	0x0800d205
 800d1b0:	0800d1f5 	.word	0x0800d1f5
 800d1b4:	0800d205 	.word	0x0800d205
 800d1b8:	0800d205 	.word	0x0800d205
 800d1bc:	0800d205 	.word	0x0800d205
 800d1c0:	0800d205 	.word	0x0800d205
 800d1c4:	0800d205 	.word	0x0800d205
 800d1c8:	0800d205 	.word	0x0800d205
 800d1cc:	0800d205 	.word	0x0800d205
 800d1d0:	0800d1fd 	.word	0x0800d1fd
 800d1d4:	2301      	movs	r3, #1
 800d1d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1da:	e222      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d1dc:	2304      	movs	r3, #4
 800d1de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1e2:	e21e      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d1e4:	2308      	movs	r3, #8
 800d1e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1ea:	e21a      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d1ec:	2310      	movs	r3, #16
 800d1ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1f2:	e216      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d1f4:	2320      	movs	r3, #32
 800d1f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1fa:	e212      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d1fc:	2340      	movs	r3, #64	@ 0x40
 800d1fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d202:	e20e      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d204:	2380      	movs	r3, #128	@ 0x80
 800d206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d20a:	e20a      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d20c:	697b      	ldr	r3, [r7, #20]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	4a69      	ldr	r2, [pc, #420]	@ (800d3b8 <UART_SetConfig+0x33c>)
 800d212:	4293      	cmp	r3, r2
 800d214:	d130      	bne.n	800d278 <UART_SetConfig+0x1fc>
 800d216:	4b67      	ldr	r3, [pc, #412]	@ (800d3b4 <UART_SetConfig+0x338>)
 800d218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d21a:	f003 0307 	and.w	r3, r3, #7
 800d21e:	2b05      	cmp	r3, #5
 800d220:	d826      	bhi.n	800d270 <UART_SetConfig+0x1f4>
 800d222:	a201      	add	r2, pc, #4	@ (adr r2, 800d228 <UART_SetConfig+0x1ac>)
 800d224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d228:	0800d241 	.word	0x0800d241
 800d22c:	0800d249 	.word	0x0800d249
 800d230:	0800d251 	.word	0x0800d251
 800d234:	0800d259 	.word	0x0800d259
 800d238:	0800d261 	.word	0x0800d261
 800d23c:	0800d269 	.word	0x0800d269
 800d240:	2300      	movs	r3, #0
 800d242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d246:	e1ec      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d248:	2304      	movs	r3, #4
 800d24a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d24e:	e1e8      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d250:	2308      	movs	r3, #8
 800d252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d256:	e1e4      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d258:	2310      	movs	r3, #16
 800d25a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d25e:	e1e0      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d260:	2320      	movs	r3, #32
 800d262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d266:	e1dc      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d268:	2340      	movs	r3, #64	@ 0x40
 800d26a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d26e:	e1d8      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d270:	2380      	movs	r3, #128	@ 0x80
 800d272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d276:	e1d4      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d278:	697b      	ldr	r3, [r7, #20]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	4a4f      	ldr	r2, [pc, #316]	@ (800d3bc <UART_SetConfig+0x340>)
 800d27e:	4293      	cmp	r3, r2
 800d280:	d130      	bne.n	800d2e4 <UART_SetConfig+0x268>
 800d282:	4b4c      	ldr	r3, [pc, #304]	@ (800d3b4 <UART_SetConfig+0x338>)
 800d284:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d286:	f003 0307 	and.w	r3, r3, #7
 800d28a:	2b05      	cmp	r3, #5
 800d28c:	d826      	bhi.n	800d2dc <UART_SetConfig+0x260>
 800d28e:	a201      	add	r2, pc, #4	@ (adr r2, 800d294 <UART_SetConfig+0x218>)
 800d290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d294:	0800d2ad 	.word	0x0800d2ad
 800d298:	0800d2b5 	.word	0x0800d2b5
 800d29c:	0800d2bd 	.word	0x0800d2bd
 800d2a0:	0800d2c5 	.word	0x0800d2c5
 800d2a4:	0800d2cd 	.word	0x0800d2cd
 800d2a8:	0800d2d5 	.word	0x0800d2d5
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2b2:	e1b6      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d2b4:	2304      	movs	r3, #4
 800d2b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2ba:	e1b2      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d2bc:	2308      	movs	r3, #8
 800d2be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2c2:	e1ae      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d2c4:	2310      	movs	r3, #16
 800d2c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2ca:	e1aa      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d2cc:	2320      	movs	r3, #32
 800d2ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2d2:	e1a6      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d2d4:	2340      	movs	r3, #64	@ 0x40
 800d2d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2da:	e1a2      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d2dc:	2380      	movs	r3, #128	@ 0x80
 800d2de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2e2:	e19e      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d2e4:	697b      	ldr	r3, [r7, #20]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	4a35      	ldr	r2, [pc, #212]	@ (800d3c0 <UART_SetConfig+0x344>)
 800d2ea:	4293      	cmp	r3, r2
 800d2ec:	d130      	bne.n	800d350 <UART_SetConfig+0x2d4>
 800d2ee:	4b31      	ldr	r3, [pc, #196]	@ (800d3b4 <UART_SetConfig+0x338>)
 800d2f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d2f2:	f003 0307 	and.w	r3, r3, #7
 800d2f6:	2b05      	cmp	r3, #5
 800d2f8:	d826      	bhi.n	800d348 <UART_SetConfig+0x2cc>
 800d2fa:	a201      	add	r2, pc, #4	@ (adr r2, 800d300 <UART_SetConfig+0x284>)
 800d2fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d300:	0800d319 	.word	0x0800d319
 800d304:	0800d321 	.word	0x0800d321
 800d308:	0800d329 	.word	0x0800d329
 800d30c:	0800d331 	.word	0x0800d331
 800d310:	0800d339 	.word	0x0800d339
 800d314:	0800d341 	.word	0x0800d341
 800d318:	2300      	movs	r3, #0
 800d31a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d31e:	e180      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d320:	2304      	movs	r3, #4
 800d322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d326:	e17c      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d328:	2308      	movs	r3, #8
 800d32a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d32e:	e178      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d330:	2310      	movs	r3, #16
 800d332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d336:	e174      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d338:	2320      	movs	r3, #32
 800d33a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d33e:	e170      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d340:	2340      	movs	r3, #64	@ 0x40
 800d342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d346:	e16c      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d348:	2380      	movs	r3, #128	@ 0x80
 800d34a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d34e:	e168      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d350:	697b      	ldr	r3, [r7, #20]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4a1b      	ldr	r2, [pc, #108]	@ (800d3c4 <UART_SetConfig+0x348>)
 800d356:	4293      	cmp	r3, r2
 800d358:	d142      	bne.n	800d3e0 <UART_SetConfig+0x364>
 800d35a:	4b16      	ldr	r3, [pc, #88]	@ (800d3b4 <UART_SetConfig+0x338>)
 800d35c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d35e:	f003 0307 	and.w	r3, r3, #7
 800d362:	2b05      	cmp	r3, #5
 800d364:	d838      	bhi.n	800d3d8 <UART_SetConfig+0x35c>
 800d366:	a201      	add	r2, pc, #4	@ (adr r2, 800d36c <UART_SetConfig+0x2f0>)
 800d368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d36c:	0800d385 	.word	0x0800d385
 800d370:	0800d38d 	.word	0x0800d38d
 800d374:	0800d395 	.word	0x0800d395
 800d378:	0800d39d 	.word	0x0800d39d
 800d37c:	0800d3c9 	.word	0x0800d3c9
 800d380:	0800d3d1 	.word	0x0800d3d1
 800d384:	2300      	movs	r3, #0
 800d386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d38a:	e14a      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d38c:	2304      	movs	r3, #4
 800d38e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d392:	e146      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d394:	2308      	movs	r3, #8
 800d396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d39a:	e142      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d39c:	2310      	movs	r3, #16
 800d39e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d3a2:	e13e      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d3a4:	cfff69f3 	.word	0xcfff69f3
 800d3a8:	58000c00 	.word	0x58000c00
 800d3ac:	11fff4ff 	.word	0x11fff4ff
 800d3b0:	40011000 	.word	0x40011000
 800d3b4:	58024400 	.word	0x58024400
 800d3b8:	40004400 	.word	0x40004400
 800d3bc:	40004800 	.word	0x40004800
 800d3c0:	40004c00 	.word	0x40004c00
 800d3c4:	40005000 	.word	0x40005000
 800d3c8:	2320      	movs	r3, #32
 800d3ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d3ce:	e128      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d3d0:	2340      	movs	r3, #64	@ 0x40
 800d3d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d3d6:	e124      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d3d8:	2380      	movs	r3, #128	@ 0x80
 800d3da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d3de:	e120      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d3e0:	697b      	ldr	r3, [r7, #20]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	4acb      	ldr	r2, [pc, #812]	@ (800d714 <UART_SetConfig+0x698>)
 800d3e6:	4293      	cmp	r3, r2
 800d3e8:	d176      	bne.n	800d4d8 <UART_SetConfig+0x45c>
 800d3ea:	4bcb      	ldr	r3, [pc, #812]	@ (800d718 <UART_SetConfig+0x69c>)
 800d3ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d3ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d3f2:	2b28      	cmp	r3, #40	@ 0x28
 800d3f4:	d86c      	bhi.n	800d4d0 <UART_SetConfig+0x454>
 800d3f6:	a201      	add	r2, pc, #4	@ (adr r2, 800d3fc <UART_SetConfig+0x380>)
 800d3f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3fc:	0800d4a1 	.word	0x0800d4a1
 800d400:	0800d4d1 	.word	0x0800d4d1
 800d404:	0800d4d1 	.word	0x0800d4d1
 800d408:	0800d4d1 	.word	0x0800d4d1
 800d40c:	0800d4d1 	.word	0x0800d4d1
 800d410:	0800d4d1 	.word	0x0800d4d1
 800d414:	0800d4d1 	.word	0x0800d4d1
 800d418:	0800d4d1 	.word	0x0800d4d1
 800d41c:	0800d4a9 	.word	0x0800d4a9
 800d420:	0800d4d1 	.word	0x0800d4d1
 800d424:	0800d4d1 	.word	0x0800d4d1
 800d428:	0800d4d1 	.word	0x0800d4d1
 800d42c:	0800d4d1 	.word	0x0800d4d1
 800d430:	0800d4d1 	.word	0x0800d4d1
 800d434:	0800d4d1 	.word	0x0800d4d1
 800d438:	0800d4d1 	.word	0x0800d4d1
 800d43c:	0800d4b1 	.word	0x0800d4b1
 800d440:	0800d4d1 	.word	0x0800d4d1
 800d444:	0800d4d1 	.word	0x0800d4d1
 800d448:	0800d4d1 	.word	0x0800d4d1
 800d44c:	0800d4d1 	.word	0x0800d4d1
 800d450:	0800d4d1 	.word	0x0800d4d1
 800d454:	0800d4d1 	.word	0x0800d4d1
 800d458:	0800d4d1 	.word	0x0800d4d1
 800d45c:	0800d4b9 	.word	0x0800d4b9
 800d460:	0800d4d1 	.word	0x0800d4d1
 800d464:	0800d4d1 	.word	0x0800d4d1
 800d468:	0800d4d1 	.word	0x0800d4d1
 800d46c:	0800d4d1 	.word	0x0800d4d1
 800d470:	0800d4d1 	.word	0x0800d4d1
 800d474:	0800d4d1 	.word	0x0800d4d1
 800d478:	0800d4d1 	.word	0x0800d4d1
 800d47c:	0800d4c1 	.word	0x0800d4c1
 800d480:	0800d4d1 	.word	0x0800d4d1
 800d484:	0800d4d1 	.word	0x0800d4d1
 800d488:	0800d4d1 	.word	0x0800d4d1
 800d48c:	0800d4d1 	.word	0x0800d4d1
 800d490:	0800d4d1 	.word	0x0800d4d1
 800d494:	0800d4d1 	.word	0x0800d4d1
 800d498:	0800d4d1 	.word	0x0800d4d1
 800d49c:	0800d4c9 	.word	0x0800d4c9
 800d4a0:	2301      	movs	r3, #1
 800d4a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4a6:	e0bc      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d4a8:	2304      	movs	r3, #4
 800d4aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4ae:	e0b8      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d4b0:	2308      	movs	r3, #8
 800d4b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4b6:	e0b4      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d4b8:	2310      	movs	r3, #16
 800d4ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4be:	e0b0      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d4c0:	2320      	movs	r3, #32
 800d4c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4c6:	e0ac      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d4c8:	2340      	movs	r3, #64	@ 0x40
 800d4ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4ce:	e0a8      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d4d0:	2380      	movs	r3, #128	@ 0x80
 800d4d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4d6:	e0a4      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d4d8:	697b      	ldr	r3, [r7, #20]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	4a8f      	ldr	r2, [pc, #572]	@ (800d71c <UART_SetConfig+0x6a0>)
 800d4de:	4293      	cmp	r3, r2
 800d4e0:	d130      	bne.n	800d544 <UART_SetConfig+0x4c8>
 800d4e2:	4b8d      	ldr	r3, [pc, #564]	@ (800d718 <UART_SetConfig+0x69c>)
 800d4e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d4e6:	f003 0307 	and.w	r3, r3, #7
 800d4ea:	2b05      	cmp	r3, #5
 800d4ec:	d826      	bhi.n	800d53c <UART_SetConfig+0x4c0>
 800d4ee:	a201      	add	r2, pc, #4	@ (adr r2, 800d4f4 <UART_SetConfig+0x478>)
 800d4f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4f4:	0800d50d 	.word	0x0800d50d
 800d4f8:	0800d515 	.word	0x0800d515
 800d4fc:	0800d51d 	.word	0x0800d51d
 800d500:	0800d525 	.word	0x0800d525
 800d504:	0800d52d 	.word	0x0800d52d
 800d508:	0800d535 	.word	0x0800d535
 800d50c:	2300      	movs	r3, #0
 800d50e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d512:	e086      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d514:	2304      	movs	r3, #4
 800d516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d51a:	e082      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d51c:	2308      	movs	r3, #8
 800d51e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d522:	e07e      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d524:	2310      	movs	r3, #16
 800d526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d52a:	e07a      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d52c:	2320      	movs	r3, #32
 800d52e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d532:	e076      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d534:	2340      	movs	r3, #64	@ 0x40
 800d536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d53a:	e072      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d53c:	2380      	movs	r3, #128	@ 0x80
 800d53e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d542:	e06e      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d544:	697b      	ldr	r3, [r7, #20]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	4a75      	ldr	r2, [pc, #468]	@ (800d720 <UART_SetConfig+0x6a4>)
 800d54a:	4293      	cmp	r3, r2
 800d54c:	d130      	bne.n	800d5b0 <UART_SetConfig+0x534>
 800d54e:	4b72      	ldr	r3, [pc, #456]	@ (800d718 <UART_SetConfig+0x69c>)
 800d550:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d552:	f003 0307 	and.w	r3, r3, #7
 800d556:	2b05      	cmp	r3, #5
 800d558:	d826      	bhi.n	800d5a8 <UART_SetConfig+0x52c>
 800d55a:	a201      	add	r2, pc, #4	@ (adr r2, 800d560 <UART_SetConfig+0x4e4>)
 800d55c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d560:	0800d579 	.word	0x0800d579
 800d564:	0800d581 	.word	0x0800d581
 800d568:	0800d589 	.word	0x0800d589
 800d56c:	0800d591 	.word	0x0800d591
 800d570:	0800d599 	.word	0x0800d599
 800d574:	0800d5a1 	.word	0x0800d5a1
 800d578:	2300      	movs	r3, #0
 800d57a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d57e:	e050      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d580:	2304      	movs	r3, #4
 800d582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d586:	e04c      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d588:	2308      	movs	r3, #8
 800d58a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d58e:	e048      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d590:	2310      	movs	r3, #16
 800d592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d596:	e044      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d598:	2320      	movs	r3, #32
 800d59a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d59e:	e040      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d5a0:	2340      	movs	r3, #64	@ 0x40
 800d5a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5a6:	e03c      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d5a8:	2380      	movs	r3, #128	@ 0x80
 800d5aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5ae:	e038      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d5b0:	697b      	ldr	r3, [r7, #20]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	4a5b      	ldr	r2, [pc, #364]	@ (800d724 <UART_SetConfig+0x6a8>)
 800d5b6:	4293      	cmp	r3, r2
 800d5b8:	d130      	bne.n	800d61c <UART_SetConfig+0x5a0>
 800d5ba:	4b57      	ldr	r3, [pc, #348]	@ (800d718 <UART_SetConfig+0x69c>)
 800d5bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5be:	f003 0307 	and.w	r3, r3, #7
 800d5c2:	2b05      	cmp	r3, #5
 800d5c4:	d826      	bhi.n	800d614 <UART_SetConfig+0x598>
 800d5c6:	a201      	add	r2, pc, #4	@ (adr r2, 800d5cc <UART_SetConfig+0x550>)
 800d5c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5cc:	0800d5e5 	.word	0x0800d5e5
 800d5d0:	0800d5ed 	.word	0x0800d5ed
 800d5d4:	0800d5f5 	.word	0x0800d5f5
 800d5d8:	0800d5fd 	.word	0x0800d5fd
 800d5dc:	0800d605 	.word	0x0800d605
 800d5e0:	0800d60d 	.word	0x0800d60d
 800d5e4:	2302      	movs	r3, #2
 800d5e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5ea:	e01a      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d5ec:	2304      	movs	r3, #4
 800d5ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5f2:	e016      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d5f4:	2308      	movs	r3, #8
 800d5f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5fa:	e012      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d5fc:	2310      	movs	r3, #16
 800d5fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d602:	e00e      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d604:	2320      	movs	r3, #32
 800d606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d60a:	e00a      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d60c:	2340      	movs	r3, #64	@ 0x40
 800d60e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d612:	e006      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d614:	2380      	movs	r3, #128	@ 0x80
 800d616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d61a:	e002      	b.n	800d622 <UART_SetConfig+0x5a6>
 800d61c:	2380      	movs	r3, #128	@ 0x80
 800d61e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	4a3f      	ldr	r2, [pc, #252]	@ (800d724 <UART_SetConfig+0x6a8>)
 800d628:	4293      	cmp	r3, r2
 800d62a:	f040 80f8 	bne.w	800d81e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d62e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d632:	2b20      	cmp	r3, #32
 800d634:	dc46      	bgt.n	800d6c4 <UART_SetConfig+0x648>
 800d636:	2b02      	cmp	r3, #2
 800d638:	f2c0 8082 	blt.w	800d740 <UART_SetConfig+0x6c4>
 800d63c:	3b02      	subs	r3, #2
 800d63e:	2b1e      	cmp	r3, #30
 800d640:	d87e      	bhi.n	800d740 <UART_SetConfig+0x6c4>
 800d642:	a201      	add	r2, pc, #4	@ (adr r2, 800d648 <UART_SetConfig+0x5cc>)
 800d644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d648:	0800d6cb 	.word	0x0800d6cb
 800d64c:	0800d741 	.word	0x0800d741
 800d650:	0800d6d3 	.word	0x0800d6d3
 800d654:	0800d741 	.word	0x0800d741
 800d658:	0800d741 	.word	0x0800d741
 800d65c:	0800d741 	.word	0x0800d741
 800d660:	0800d6e3 	.word	0x0800d6e3
 800d664:	0800d741 	.word	0x0800d741
 800d668:	0800d741 	.word	0x0800d741
 800d66c:	0800d741 	.word	0x0800d741
 800d670:	0800d741 	.word	0x0800d741
 800d674:	0800d741 	.word	0x0800d741
 800d678:	0800d741 	.word	0x0800d741
 800d67c:	0800d741 	.word	0x0800d741
 800d680:	0800d6f3 	.word	0x0800d6f3
 800d684:	0800d741 	.word	0x0800d741
 800d688:	0800d741 	.word	0x0800d741
 800d68c:	0800d741 	.word	0x0800d741
 800d690:	0800d741 	.word	0x0800d741
 800d694:	0800d741 	.word	0x0800d741
 800d698:	0800d741 	.word	0x0800d741
 800d69c:	0800d741 	.word	0x0800d741
 800d6a0:	0800d741 	.word	0x0800d741
 800d6a4:	0800d741 	.word	0x0800d741
 800d6a8:	0800d741 	.word	0x0800d741
 800d6ac:	0800d741 	.word	0x0800d741
 800d6b0:	0800d741 	.word	0x0800d741
 800d6b4:	0800d741 	.word	0x0800d741
 800d6b8:	0800d741 	.word	0x0800d741
 800d6bc:	0800d741 	.word	0x0800d741
 800d6c0:	0800d733 	.word	0x0800d733
 800d6c4:	2b40      	cmp	r3, #64	@ 0x40
 800d6c6:	d037      	beq.n	800d738 <UART_SetConfig+0x6bc>
 800d6c8:	e03a      	b.n	800d740 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800d6ca:	f7fd fbbd 	bl	800ae48 <HAL_RCCEx_GetD3PCLK1Freq>
 800d6ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d6d0:	e03c      	b.n	800d74c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d6d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	f7fd fbcc 	bl	800ae74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d6dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6e0:	e034      	b.n	800d74c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d6e2:	f107 0318 	add.w	r3, r7, #24
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	f7fd fd18 	bl	800b11c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d6ec:	69fb      	ldr	r3, [r7, #28]
 800d6ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6f0:	e02c      	b.n	800d74c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d6f2:	4b09      	ldr	r3, [pc, #36]	@ (800d718 <UART_SetConfig+0x69c>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	f003 0320 	and.w	r3, r3, #32
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d016      	beq.n	800d72c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d6fe:	4b06      	ldr	r3, [pc, #24]	@ (800d718 <UART_SetConfig+0x69c>)
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	08db      	lsrs	r3, r3, #3
 800d704:	f003 0303 	and.w	r3, r3, #3
 800d708:	4a07      	ldr	r2, [pc, #28]	@ (800d728 <UART_SetConfig+0x6ac>)
 800d70a:	fa22 f303 	lsr.w	r3, r2, r3
 800d70e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d710:	e01c      	b.n	800d74c <UART_SetConfig+0x6d0>
 800d712:	bf00      	nop
 800d714:	40011400 	.word	0x40011400
 800d718:	58024400 	.word	0x58024400
 800d71c:	40007800 	.word	0x40007800
 800d720:	40007c00 	.word	0x40007c00
 800d724:	58000c00 	.word	0x58000c00
 800d728:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800d72c:	4b9d      	ldr	r3, [pc, #628]	@ (800d9a4 <UART_SetConfig+0x928>)
 800d72e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d730:	e00c      	b.n	800d74c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d732:	4b9d      	ldr	r3, [pc, #628]	@ (800d9a8 <UART_SetConfig+0x92c>)
 800d734:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d736:	e009      	b.n	800d74c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d738:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d73c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d73e:	e005      	b.n	800d74c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800d740:	2300      	movs	r3, #0
 800d742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d744:	2301      	movs	r3, #1
 800d746:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d74a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d74c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d74e:	2b00      	cmp	r3, #0
 800d750:	f000 81de 	beq.w	800db10 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d754:	697b      	ldr	r3, [r7, #20]
 800d756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d758:	4a94      	ldr	r2, [pc, #592]	@ (800d9ac <UART_SetConfig+0x930>)
 800d75a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d75e:	461a      	mov	r2, r3
 800d760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d762:	fbb3 f3f2 	udiv	r3, r3, r2
 800d766:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d768:	697b      	ldr	r3, [r7, #20]
 800d76a:	685a      	ldr	r2, [r3, #4]
 800d76c:	4613      	mov	r3, r2
 800d76e:	005b      	lsls	r3, r3, #1
 800d770:	4413      	add	r3, r2
 800d772:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d774:	429a      	cmp	r2, r3
 800d776:	d305      	bcc.n	800d784 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d778:	697b      	ldr	r3, [r7, #20]
 800d77a:	685b      	ldr	r3, [r3, #4]
 800d77c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d77e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d780:	429a      	cmp	r2, r3
 800d782:	d903      	bls.n	800d78c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800d784:	2301      	movs	r3, #1
 800d786:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d78a:	e1c1      	b.n	800db10 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d78c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d78e:	2200      	movs	r2, #0
 800d790:	60bb      	str	r3, [r7, #8]
 800d792:	60fa      	str	r2, [r7, #12]
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d798:	4a84      	ldr	r2, [pc, #528]	@ (800d9ac <UART_SetConfig+0x930>)
 800d79a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d79e:	b29b      	uxth	r3, r3
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	603b      	str	r3, [r7, #0]
 800d7a4:	607a      	str	r2, [r7, #4]
 800d7a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d7aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d7ae:	f7f2 ffbb 	bl	8000728 <__aeabi_uldivmod>
 800d7b2:	4602      	mov	r2, r0
 800d7b4:	460b      	mov	r3, r1
 800d7b6:	4610      	mov	r0, r2
 800d7b8:	4619      	mov	r1, r3
 800d7ba:	f04f 0200 	mov.w	r2, #0
 800d7be:	f04f 0300 	mov.w	r3, #0
 800d7c2:	020b      	lsls	r3, r1, #8
 800d7c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d7c8:	0202      	lsls	r2, r0, #8
 800d7ca:	6979      	ldr	r1, [r7, #20]
 800d7cc:	6849      	ldr	r1, [r1, #4]
 800d7ce:	0849      	lsrs	r1, r1, #1
 800d7d0:	2000      	movs	r0, #0
 800d7d2:	460c      	mov	r4, r1
 800d7d4:	4605      	mov	r5, r0
 800d7d6:	eb12 0804 	adds.w	r8, r2, r4
 800d7da:	eb43 0905 	adc.w	r9, r3, r5
 800d7de:	697b      	ldr	r3, [r7, #20]
 800d7e0:	685b      	ldr	r3, [r3, #4]
 800d7e2:	2200      	movs	r2, #0
 800d7e4:	469a      	mov	sl, r3
 800d7e6:	4693      	mov	fp, r2
 800d7e8:	4652      	mov	r2, sl
 800d7ea:	465b      	mov	r3, fp
 800d7ec:	4640      	mov	r0, r8
 800d7ee:	4649      	mov	r1, r9
 800d7f0:	f7f2 ff9a 	bl	8000728 <__aeabi_uldivmod>
 800d7f4:	4602      	mov	r2, r0
 800d7f6:	460b      	mov	r3, r1
 800d7f8:	4613      	mov	r3, r2
 800d7fa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d7fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d802:	d308      	bcc.n	800d816 <UART_SetConfig+0x79a>
 800d804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d806:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d80a:	d204      	bcs.n	800d816 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800d80c:	697b      	ldr	r3, [r7, #20]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d812:	60da      	str	r2, [r3, #12]
 800d814:	e17c      	b.n	800db10 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800d816:	2301      	movs	r3, #1
 800d818:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d81c:	e178      	b.n	800db10 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d81e:	697b      	ldr	r3, [r7, #20]
 800d820:	69db      	ldr	r3, [r3, #28]
 800d822:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d826:	f040 80c5 	bne.w	800d9b4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800d82a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d82e:	2b20      	cmp	r3, #32
 800d830:	dc48      	bgt.n	800d8c4 <UART_SetConfig+0x848>
 800d832:	2b00      	cmp	r3, #0
 800d834:	db7b      	blt.n	800d92e <UART_SetConfig+0x8b2>
 800d836:	2b20      	cmp	r3, #32
 800d838:	d879      	bhi.n	800d92e <UART_SetConfig+0x8b2>
 800d83a:	a201      	add	r2, pc, #4	@ (adr r2, 800d840 <UART_SetConfig+0x7c4>)
 800d83c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d840:	0800d8cb 	.word	0x0800d8cb
 800d844:	0800d8d3 	.word	0x0800d8d3
 800d848:	0800d92f 	.word	0x0800d92f
 800d84c:	0800d92f 	.word	0x0800d92f
 800d850:	0800d8db 	.word	0x0800d8db
 800d854:	0800d92f 	.word	0x0800d92f
 800d858:	0800d92f 	.word	0x0800d92f
 800d85c:	0800d92f 	.word	0x0800d92f
 800d860:	0800d8eb 	.word	0x0800d8eb
 800d864:	0800d92f 	.word	0x0800d92f
 800d868:	0800d92f 	.word	0x0800d92f
 800d86c:	0800d92f 	.word	0x0800d92f
 800d870:	0800d92f 	.word	0x0800d92f
 800d874:	0800d92f 	.word	0x0800d92f
 800d878:	0800d92f 	.word	0x0800d92f
 800d87c:	0800d92f 	.word	0x0800d92f
 800d880:	0800d8fb 	.word	0x0800d8fb
 800d884:	0800d92f 	.word	0x0800d92f
 800d888:	0800d92f 	.word	0x0800d92f
 800d88c:	0800d92f 	.word	0x0800d92f
 800d890:	0800d92f 	.word	0x0800d92f
 800d894:	0800d92f 	.word	0x0800d92f
 800d898:	0800d92f 	.word	0x0800d92f
 800d89c:	0800d92f 	.word	0x0800d92f
 800d8a0:	0800d92f 	.word	0x0800d92f
 800d8a4:	0800d92f 	.word	0x0800d92f
 800d8a8:	0800d92f 	.word	0x0800d92f
 800d8ac:	0800d92f 	.word	0x0800d92f
 800d8b0:	0800d92f 	.word	0x0800d92f
 800d8b4:	0800d92f 	.word	0x0800d92f
 800d8b8:	0800d92f 	.word	0x0800d92f
 800d8bc:	0800d92f 	.word	0x0800d92f
 800d8c0:	0800d921 	.word	0x0800d921
 800d8c4:	2b40      	cmp	r3, #64	@ 0x40
 800d8c6:	d02e      	beq.n	800d926 <UART_SetConfig+0x8aa>
 800d8c8:	e031      	b.n	800d92e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d8ca:	f7fc f887 	bl	80099dc <HAL_RCC_GetPCLK1Freq>
 800d8ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d8d0:	e033      	b.n	800d93a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d8d2:	f7fc f899 	bl	8009a08 <HAL_RCC_GetPCLK2Freq>
 800d8d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d8d8:	e02f      	b.n	800d93a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d8da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d8de:	4618      	mov	r0, r3
 800d8e0:	f7fd fac8 	bl	800ae74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d8e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8e8:	e027      	b.n	800d93a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d8ea:	f107 0318 	add.w	r3, r7, #24
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f7fd fc14 	bl	800b11c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d8f4:	69fb      	ldr	r3, [r7, #28]
 800d8f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8f8:	e01f      	b.n	800d93a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d8fa:	4b2d      	ldr	r3, [pc, #180]	@ (800d9b0 <UART_SetConfig+0x934>)
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	f003 0320 	and.w	r3, r3, #32
 800d902:	2b00      	cmp	r3, #0
 800d904:	d009      	beq.n	800d91a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d906:	4b2a      	ldr	r3, [pc, #168]	@ (800d9b0 <UART_SetConfig+0x934>)
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	08db      	lsrs	r3, r3, #3
 800d90c:	f003 0303 	and.w	r3, r3, #3
 800d910:	4a24      	ldr	r2, [pc, #144]	@ (800d9a4 <UART_SetConfig+0x928>)
 800d912:	fa22 f303 	lsr.w	r3, r2, r3
 800d916:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d918:	e00f      	b.n	800d93a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800d91a:	4b22      	ldr	r3, [pc, #136]	@ (800d9a4 <UART_SetConfig+0x928>)
 800d91c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d91e:	e00c      	b.n	800d93a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d920:	4b21      	ldr	r3, [pc, #132]	@ (800d9a8 <UART_SetConfig+0x92c>)
 800d922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d924:	e009      	b.n	800d93a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d926:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d92c:	e005      	b.n	800d93a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800d92e:	2300      	movs	r3, #0
 800d930:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d932:	2301      	movs	r3, #1
 800d934:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d938:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d93a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	f000 80e7 	beq.w	800db10 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d942:	697b      	ldr	r3, [r7, #20]
 800d944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d946:	4a19      	ldr	r2, [pc, #100]	@ (800d9ac <UART_SetConfig+0x930>)
 800d948:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d94c:	461a      	mov	r2, r3
 800d94e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d950:	fbb3 f3f2 	udiv	r3, r3, r2
 800d954:	005a      	lsls	r2, r3, #1
 800d956:	697b      	ldr	r3, [r7, #20]
 800d958:	685b      	ldr	r3, [r3, #4]
 800d95a:	085b      	lsrs	r3, r3, #1
 800d95c:	441a      	add	r2, r3
 800d95e:	697b      	ldr	r3, [r7, #20]
 800d960:	685b      	ldr	r3, [r3, #4]
 800d962:	fbb2 f3f3 	udiv	r3, r2, r3
 800d966:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d96a:	2b0f      	cmp	r3, #15
 800d96c:	d916      	bls.n	800d99c <UART_SetConfig+0x920>
 800d96e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d970:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d974:	d212      	bcs.n	800d99c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d978:	b29b      	uxth	r3, r3
 800d97a:	f023 030f 	bic.w	r3, r3, #15
 800d97e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d982:	085b      	lsrs	r3, r3, #1
 800d984:	b29b      	uxth	r3, r3
 800d986:	f003 0307 	and.w	r3, r3, #7
 800d98a:	b29a      	uxth	r2, r3
 800d98c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d98e:	4313      	orrs	r3, r2
 800d990:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d992:	697b      	ldr	r3, [r7, #20]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d998:	60da      	str	r2, [r3, #12]
 800d99a:	e0b9      	b.n	800db10 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d99c:	2301      	movs	r3, #1
 800d99e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d9a2:	e0b5      	b.n	800db10 <UART_SetConfig+0xa94>
 800d9a4:	03d09000 	.word	0x03d09000
 800d9a8:	003d0900 	.word	0x003d0900
 800d9ac:	08023208 	.word	0x08023208
 800d9b0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800d9b4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d9b8:	2b20      	cmp	r3, #32
 800d9ba:	dc49      	bgt.n	800da50 <UART_SetConfig+0x9d4>
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	db7c      	blt.n	800daba <UART_SetConfig+0xa3e>
 800d9c0:	2b20      	cmp	r3, #32
 800d9c2:	d87a      	bhi.n	800daba <UART_SetConfig+0xa3e>
 800d9c4:	a201      	add	r2, pc, #4	@ (adr r2, 800d9cc <UART_SetConfig+0x950>)
 800d9c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9ca:	bf00      	nop
 800d9cc:	0800da57 	.word	0x0800da57
 800d9d0:	0800da5f 	.word	0x0800da5f
 800d9d4:	0800dabb 	.word	0x0800dabb
 800d9d8:	0800dabb 	.word	0x0800dabb
 800d9dc:	0800da67 	.word	0x0800da67
 800d9e0:	0800dabb 	.word	0x0800dabb
 800d9e4:	0800dabb 	.word	0x0800dabb
 800d9e8:	0800dabb 	.word	0x0800dabb
 800d9ec:	0800da77 	.word	0x0800da77
 800d9f0:	0800dabb 	.word	0x0800dabb
 800d9f4:	0800dabb 	.word	0x0800dabb
 800d9f8:	0800dabb 	.word	0x0800dabb
 800d9fc:	0800dabb 	.word	0x0800dabb
 800da00:	0800dabb 	.word	0x0800dabb
 800da04:	0800dabb 	.word	0x0800dabb
 800da08:	0800dabb 	.word	0x0800dabb
 800da0c:	0800da87 	.word	0x0800da87
 800da10:	0800dabb 	.word	0x0800dabb
 800da14:	0800dabb 	.word	0x0800dabb
 800da18:	0800dabb 	.word	0x0800dabb
 800da1c:	0800dabb 	.word	0x0800dabb
 800da20:	0800dabb 	.word	0x0800dabb
 800da24:	0800dabb 	.word	0x0800dabb
 800da28:	0800dabb 	.word	0x0800dabb
 800da2c:	0800dabb 	.word	0x0800dabb
 800da30:	0800dabb 	.word	0x0800dabb
 800da34:	0800dabb 	.word	0x0800dabb
 800da38:	0800dabb 	.word	0x0800dabb
 800da3c:	0800dabb 	.word	0x0800dabb
 800da40:	0800dabb 	.word	0x0800dabb
 800da44:	0800dabb 	.word	0x0800dabb
 800da48:	0800dabb 	.word	0x0800dabb
 800da4c:	0800daad 	.word	0x0800daad
 800da50:	2b40      	cmp	r3, #64	@ 0x40
 800da52:	d02e      	beq.n	800dab2 <UART_SetConfig+0xa36>
 800da54:	e031      	b.n	800daba <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800da56:	f7fb ffc1 	bl	80099dc <HAL_RCC_GetPCLK1Freq>
 800da5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800da5c:	e033      	b.n	800dac6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800da5e:	f7fb ffd3 	bl	8009a08 <HAL_RCC_GetPCLK2Freq>
 800da62:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800da64:	e02f      	b.n	800dac6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800da66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800da6a:	4618      	mov	r0, r3
 800da6c:	f7fd fa02 	bl	800ae74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800da70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da74:	e027      	b.n	800dac6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800da76:	f107 0318 	add.w	r3, r7, #24
 800da7a:	4618      	mov	r0, r3
 800da7c:	f7fd fb4e 	bl	800b11c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800da80:	69fb      	ldr	r3, [r7, #28]
 800da82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da84:	e01f      	b.n	800dac6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800da86:	4b2d      	ldr	r3, [pc, #180]	@ (800db3c <UART_SetConfig+0xac0>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	f003 0320 	and.w	r3, r3, #32
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d009      	beq.n	800daa6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800da92:	4b2a      	ldr	r3, [pc, #168]	@ (800db3c <UART_SetConfig+0xac0>)
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	08db      	lsrs	r3, r3, #3
 800da98:	f003 0303 	and.w	r3, r3, #3
 800da9c:	4a28      	ldr	r2, [pc, #160]	@ (800db40 <UART_SetConfig+0xac4>)
 800da9e:	fa22 f303 	lsr.w	r3, r2, r3
 800daa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800daa4:	e00f      	b.n	800dac6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800daa6:	4b26      	ldr	r3, [pc, #152]	@ (800db40 <UART_SetConfig+0xac4>)
 800daa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800daaa:	e00c      	b.n	800dac6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800daac:	4b25      	ldr	r3, [pc, #148]	@ (800db44 <UART_SetConfig+0xac8>)
 800daae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dab0:	e009      	b.n	800dac6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dab2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dab8:	e005      	b.n	800dac6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800daba:	2300      	movs	r3, #0
 800dabc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800dabe:	2301      	movs	r3, #1
 800dac0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800dac4:	bf00      	nop
    }

    if (pclk != 0U)
 800dac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d021      	beq.n	800db10 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dacc:	697b      	ldr	r3, [r7, #20]
 800dace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dad0:	4a1d      	ldr	r2, [pc, #116]	@ (800db48 <UART_SetConfig+0xacc>)
 800dad2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dad6:	461a      	mov	r2, r3
 800dad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dada:	fbb3 f2f2 	udiv	r2, r3, r2
 800dade:	697b      	ldr	r3, [r7, #20]
 800dae0:	685b      	ldr	r3, [r3, #4]
 800dae2:	085b      	lsrs	r3, r3, #1
 800dae4:	441a      	add	r2, r3
 800dae6:	697b      	ldr	r3, [r7, #20]
 800dae8:	685b      	ldr	r3, [r3, #4]
 800daea:	fbb2 f3f3 	udiv	r3, r2, r3
 800daee:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800daf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daf2:	2b0f      	cmp	r3, #15
 800daf4:	d909      	bls.n	800db0a <UART_SetConfig+0xa8e>
 800daf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dafc:	d205      	bcs.n	800db0a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dafe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db00:	b29a      	uxth	r2, r3
 800db02:	697b      	ldr	r3, [r7, #20]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	60da      	str	r2, [r3, #12]
 800db08:	e002      	b.n	800db10 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800db0a:	2301      	movs	r3, #1
 800db0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800db10:	697b      	ldr	r3, [r7, #20]
 800db12:	2201      	movs	r2, #1
 800db14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800db18:	697b      	ldr	r3, [r7, #20]
 800db1a:	2201      	movs	r2, #1
 800db1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800db20:	697b      	ldr	r3, [r7, #20]
 800db22:	2200      	movs	r2, #0
 800db24:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800db26:	697b      	ldr	r3, [r7, #20]
 800db28:	2200      	movs	r2, #0
 800db2a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800db2c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800db30:	4618      	mov	r0, r3
 800db32:	3748      	adds	r7, #72	@ 0x48
 800db34:	46bd      	mov	sp, r7
 800db36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800db3a:	bf00      	nop
 800db3c:	58024400 	.word	0x58024400
 800db40:	03d09000 	.word	0x03d09000
 800db44:	003d0900 	.word	0x003d0900
 800db48:	08023208 	.word	0x08023208

0800db4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800db4c:	b480      	push	{r7}
 800db4e:	b083      	sub	sp, #12
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db58:	f003 0308 	and.w	r3, r3, #8
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d00a      	beq.n	800db76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	685b      	ldr	r3, [r3, #4]
 800db66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	430a      	orrs	r2, r1
 800db74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db7a:	f003 0301 	and.w	r3, r3, #1
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d00a      	beq.n	800db98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	685b      	ldr	r3, [r3, #4]
 800db88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	430a      	orrs	r2, r1
 800db96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db9c:	f003 0302 	and.w	r3, r3, #2
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d00a      	beq.n	800dbba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	685b      	ldr	r3, [r3, #4]
 800dbaa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	430a      	orrs	r2, r1
 800dbb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbbe:	f003 0304 	and.w	r3, r3, #4
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d00a      	beq.n	800dbdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	685b      	ldr	r3, [r3, #4]
 800dbcc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	430a      	orrs	r2, r1
 800dbda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbe0:	f003 0310 	and.w	r3, r3, #16
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d00a      	beq.n	800dbfe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	689b      	ldr	r3, [r3, #8]
 800dbee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	430a      	orrs	r2, r1
 800dbfc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc02:	f003 0320 	and.w	r3, r3, #32
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d00a      	beq.n	800dc20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	689b      	ldr	r3, [r3, #8]
 800dc10:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	430a      	orrs	r2, r1
 800dc1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d01a      	beq.n	800dc62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	685b      	ldr	r3, [r3, #4]
 800dc32:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	430a      	orrs	r2, r1
 800dc40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dc4a:	d10a      	bne.n	800dc62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	685b      	ldr	r3, [r3, #4]
 800dc52:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	430a      	orrs	r2, r1
 800dc60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d00a      	beq.n	800dc84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	685b      	ldr	r3, [r3, #4]
 800dc74:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	430a      	orrs	r2, r1
 800dc82:	605a      	str	r2, [r3, #4]
  }
}
 800dc84:	bf00      	nop
 800dc86:	370c      	adds	r7, #12
 800dc88:	46bd      	mov	sp, r7
 800dc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc8e:	4770      	bx	lr

0800dc90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b098      	sub	sp, #96	@ 0x60
 800dc94:	af02      	add	r7, sp, #8
 800dc96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800dca0:	f7f7 ffb2 	bl	8005c08 <HAL_GetTick>
 800dca4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	f003 0308 	and.w	r3, r3, #8
 800dcb0:	2b08      	cmp	r3, #8
 800dcb2:	d12f      	bne.n	800dd14 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dcb4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dcb8:	9300      	str	r3, [sp, #0]
 800dcba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800dcc2:	6878      	ldr	r0, [r7, #4]
 800dcc4:	f000 f88e 	bl	800dde4 <UART_WaitOnFlagUntilTimeout>
 800dcc8:	4603      	mov	r3, r0
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d022      	beq.n	800dd14 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcd6:	e853 3f00 	ldrex	r3, [r3]
 800dcda:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dcdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dce2:	653b      	str	r3, [r7, #80]	@ 0x50
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	461a      	mov	r2, r3
 800dcea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dcec:	647b      	str	r3, [r7, #68]	@ 0x44
 800dcee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcf0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dcf2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dcf4:	e841 2300 	strex	r3, r2, [r1]
 800dcf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dcfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d1e6      	bne.n	800dcce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	2220      	movs	r2, #32
 800dd04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	2200      	movs	r2, #0
 800dd0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dd10:	2303      	movs	r3, #3
 800dd12:	e063      	b.n	800dddc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	f003 0304 	and.w	r3, r3, #4
 800dd1e:	2b04      	cmp	r3, #4
 800dd20:	d149      	bne.n	800ddb6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dd22:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dd26:	9300      	str	r3, [sp, #0]
 800dd28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800dd30:	6878      	ldr	r0, [r7, #4]
 800dd32:	f000 f857 	bl	800dde4 <UART_WaitOnFlagUntilTimeout>
 800dd36:	4603      	mov	r3, r0
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d03c      	beq.n	800ddb6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd44:	e853 3f00 	ldrex	r3, [r3]
 800dd48:	623b      	str	r3, [r7, #32]
   return(result);
 800dd4a:	6a3b      	ldr	r3, [r7, #32]
 800dd4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dd50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	461a      	mov	r2, r3
 800dd58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd5a:	633b      	str	r3, [r7, #48]	@ 0x30
 800dd5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dd60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd62:	e841 2300 	strex	r3, r2, [r1]
 800dd66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dd68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d1e6      	bne.n	800dd3c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	3308      	adds	r3, #8
 800dd74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	e853 3f00 	ldrex	r3, [r3]
 800dd7c:	60fb      	str	r3, [r7, #12]
   return(result);
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	f023 0301 	bic.w	r3, r3, #1
 800dd84:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	3308      	adds	r3, #8
 800dd8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dd8e:	61fa      	str	r2, [r7, #28]
 800dd90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd92:	69b9      	ldr	r1, [r7, #24]
 800dd94:	69fa      	ldr	r2, [r7, #28]
 800dd96:	e841 2300 	strex	r3, r2, [r1]
 800dd9a:	617b      	str	r3, [r7, #20]
   return(result);
 800dd9c:	697b      	ldr	r3, [r7, #20]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d1e5      	bne.n	800dd6e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	2220      	movs	r2, #32
 800dda6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	2200      	movs	r2, #0
 800ddae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ddb2:	2303      	movs	r3, #3
 800ddb4:	e012      	b.n	800dddc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	2220      	movs	r2, #32
 800ddba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	2220      	movs	r2, #32
 800ddc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	2200      	movs	r2, #0
 800ddd0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	2200      	movs	r2, #0
 800ddd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ddda:	2300      	movs	r3, #0
}
 800dddc:	4618      	mov	r0, r3
 800ddde:	3758      	adds	r7, #88	@ 0x58
 800dde0:	46bd      	mov	sp, r7
 800dde2:	bd80      	pop	{r7, pc}

0800dde4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b084      	sub	sp, #16
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	60f8      	str	r0, [r7, #12]
 800ddec:	60b9      	str	r1, [r7, #8]
 800ddee:	603b      	str	r3, [r7, #0]
 800ddf0:	4613      	mov	r3, r2
 800ddf2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ddf4:	e04f      	b.n	800de96 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ddf6:	69bb      	ldr	r3, [r7, #24]
 800ddf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddfc:	d04b      	beq.n	800de96 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ddfe:	f7f7 ff03 	bl	8005c08 <HAL_GetTick>
 800de02:	4602      	mov	r2, r0
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	1ad3      	subs	r3, r2, r3
 800de08:	69ba      	ldr	r2, [r7, #24]
 800de0a:	429a      	cmp	r2, r3
 800de0c:	d302      	bcc.n	800de14 <UART_WaitOnFlagUntilTimeout+0x30>
 800de0e:	69bb      	ldr	r3, [r7, #24]
 800de10:	2b00      	cmp	r3, #0
 800de12:	d101      	bne.n	800de18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800de14:	2303      	movs	r3, #3
 800de16:	e04e      	b.n	800deb6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	f003 0304 	and.w	r3, r3, #4
 800de22:	2b00      	cmp	r3, #0
 800de24:	d037      	beq.n	800de96 <UART_WaitOnFlagUntilTimeout+0xb2>
 800de26:	68bb      	ldr	r3, [r7, #8]
 800de28:	2b80      	cmp	r3, #128	@ 0x80
 800de2a:	d034      	beq.n	800de96 <UART_WaitOnFlagUntilTimeout+0xb2>
 800de2c:	68bb      	ldr	r3, [r7, #8]
 800de2e:	2b40      	cmp	r3, #64	@ 0x40
 800de30:	d031      	beq.n	800de96 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	69db      	ldr	r3, [r3, #28]
 800de38:	f003 0308 	and.w	r3, r3, #8
 800de3c:	2b08      	cmp	r3, #8
 800de3e:	d110      	bne.n	800de62 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	2208      	movs	r2, #8
 800de46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800de48:	68f8      	ldr	r0, [r7, #12]
 800de4a:	f000 f95b 	bl	800e104 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	2208      	movs	r2, #8
 800de52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	2200      	movs	r2, #0
 800de5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800de5e:	2301      	movs	r3, #1
 800de60:	e029      	b.n	800deb6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	69db      	ldr	r3, [r3, #28]
 800de68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800de6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800de70:	d111      	bne.n	800de96 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800de7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800de7c:	68f8      	ldr	r0, [r7, #12]
 800de7e:	f000 f941 	bl	800e104 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	2220      	movs	r2, #32
 800de86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	2200      	movs	r2, #0
 800de8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800de92:	2303      	movs	r3, #3
 800de94:	e00f      	b.n	800deb6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	69da      	ldr	r2, [r3, #28]
 800de9c:	68bb      	ldr	r3, [r7, #8]
 800de9e:	4013      	ands	r3, r2
 800dea0:	68ba      	ldr	r2, [r7, #8]
 800dea2:	429a      	cmp	r2, r3
 800dea4:	bf0c      	ite	eq
 800dea6:	2301      	moveq	r3, #1
 800dea8:	2300      	movne	r3, #0
 800deaa:	b2db      	uxtb	r3, r3
 800deac:	461a      	mov	r2, r3
 800deae:	79fb      	ldrb	r3, [r7, #7]
 800deb0:	429a      	cmp	r2, r3
 800deb2:	d0a0      	beq.n	800ddf6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800deb4:	2300      	movs	r3, #0
}
 800deb6:	4618      	mov	r0, r3
 800deb8:	3710      	adds	r7, #16
 800deba:	46bd      	mov	sp, r7
 800debc:	bd80      	pop	{r7, pc}
	...

0800dec0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dec0:	b480      	push	{r7}
 800dec2:	b0a3      	sub	sp, #140	@ 0x8c
 800dec4:	af00      	add	r7, sp, #0
 800dec6:	60f8      	str	r0, [r7, #12]
 800dec8:	60b9      	str	r1, [r7, #8]
 800deca:	4613      	mov	r3, r2
 800decc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	68ba      	ldr	r2, [r7, #8]
 800ded2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	88fa      	ldrh	r2, [r7, #6]
 800ded8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	88fa      	ldrh	r2, [r7, #6]
 800dee0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	2200      	movs	r2, #0
 800dee8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	689b      	ldr	r3, [r3, #8]
 800deee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800def2:	d10e      	bne.n	800df12 <UART_Start_Receive_IT+0x52>
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	691b      	ldr	r3, [r3, #16]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d105      	bne.n	800df08 <UART_Start_Receive_IT+0x48>
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800df02:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800df06:	e02d      	b.n	800df64 <UART_Start_Receive_IT+0xa4>
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	22ff      	movs	r2, #255	@ 0xff
 800df0c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800df10:	e028      	b.n	800df64 <UART_Start_Receive_IT+0xa4>
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	689b      	ldr	r3, [r3, #8]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d10d      	bne.n	800df36 <UART_Start_Receive_IT+0x76>
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	691b      	ldr	r3, [r3, #16]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d104      	bne.n	800df2c <UART_Start_Receive_IT+0x6c>
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	22ff      	movs	r2, #255	@ 0xff
 800df26:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800df2a:	e01b      	b.n	800df64 <UART_Start_Receive_IT+0xa4>
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	227f      	movs	r2, #127	@ 0x7f
 800df30:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800df34:	e016      	b.n	800df64 <UART_Start_Receive_IT+0xa4>
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	689b      	ldr	r3, [r3, #8]
 800df3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800df3e:	d10d      	bne.n	800df5c <UART_Start_Receive_IT+0x9c>
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	691b      	ldr	r3, [r3, #16]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d104      	bne.n	800df52 <UART_Start_Receive_IT+0x92>
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	227f      	movs	r2, #127	@ 0x7f
 800df4c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800df50:	e008      	b.n	800df64 <UART_Start_Receive_IT+0xa4>
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	223f      	movs	r2, #63	@ 0x3f
 800df56:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800df5a:	e003      	b.n	800df64 <UART_Start_Receive_IT+0xa4>
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	2200      	movs	r2, #0
 800df60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	2200      	movs	r2, #0
 800df68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	2222      	movs	r2, #34	@ 0x22
 800df70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	3308      	adds	r3, #8
 800df7a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800df7e:	e853 3f00 	ldrex	r3, [r3]
 800df82:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800df84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800df86:	f043 0301 	orr.w	r3, r3, #1
 800df8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	3308      	adds	r3, #8
 800df94:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800df98:	673a      	str	r2, [r7, #112]	@ 0x70
 800df9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df9c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800df9e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800dfa0:	e841 2300 	strex	r3, r2, [r1]
 800dfa4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800dfa6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d1e3      	bne.n	800df74 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dfb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dfb4:	d14f      	bne.n	800e056 <UART_Start_Receive_IT+0x196>
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800dfbc:	88fa      	ldrh	r2, [r7, #6]
 800dfbe:	429a      	cmp	r2, r3
 800dfc0:	d349      	bcc.n	800e056 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	689b      	ldr	r3, [r3, #8]
 800dfc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dfca:	d107      	bne.n	800dfdc <UART_Start_Receive_IT+0x11c>
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	691b      	ldr	r3, [r3, #16]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d103      	bne.n	800dfdc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	4a47      	ldr	r2, [pc, #284]	@ (800e0f4 <UART_Start_Receive_IT+0x234>)
 800dfd8:	675a      	str	r2, [r3, #116]	@ 0x74
 800dfda:	e002      	b.n	800dfe2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	4a46      	ldr	r2, [pc, #280]	@ (800e0f8 <UART_Start_Receive_IT+0x238>)
 800dfe0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	691b      	ldr	r3, [r3, #16]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d01a      	beq.n	800e020 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dff0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dff2:	e853 3f00 	ldrex	r3, [r3]
 800dff6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800dff8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dffa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dffe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	461a      	mov	r2, r3
 800e008:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e00c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e00e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e010:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e012:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e014:	e841 2300 	strex	r3, r2, [r1]
 800e018:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800e01a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d1e4      	bne.n	800dfea <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	3308      	adds	r3, #8
 800e026:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e02a:	e853 3f00 	ldrex	r3, [r3]
 800e02e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e032:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e036:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	3308      	adds	r3, #8
 800e03e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e040:	64ba      	str	r2, [r7, #72]	@ 0x48
 800e042:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e044:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e046:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e048:	e841 2300 	strex	r3, r2, [r1]
 800e04c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e04e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e050:	2b00      	cmp	r3, #0
 800e052:	d1e5      	bne.n	800e020 <UART_Start_Receive_IT+0x160>
 800e054:	e046      	b.n	800e0e4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	689b      	ldr	r3, [r3, #8]
 800e05a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e05e:	d107      	bne.n	800e070 <UART_Start_Receive_IT+0x1b0>
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	691b      	ldr	r3, [r3, #16]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d103      	bne.n	800e070 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	4a24      	ldr	r2, [pc, #144]	@ (800e0fc <UART_Start_Receive_IT+0x23c>)
 800e06c:	675a      	str	r2, [r3, #116]	@ 0x74
 800e06e:	e002      	b.n	800e076 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	4a23      	ldr	r2, [pc, #140]	@ (800e100 <UART_Start_Receive_IT+0x240>)
 800e074:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	691b      	ldr	r3, [r3, #16]
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d019      	beq.n	800e0b2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e086:	e853 3f00 	ldrex	r3, [r3]
 800e08a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e08c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e08e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800e092:	677b      	str	r3, [r7, #116]	@ 0x74
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	461a      	mov	r2, r3
 800e09a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e09c:	637b      	str	r3, [r7, #52]	@ 0x34
 800e09e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e0a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e0a4:	e841 2300 	strex	r3, r2, [r1]
 800e0a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e0aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d1e6      	bne.n	800e07e <UART_Start_Receive_IT+0x1be>
 800e0b0:	e018      	b.n	800e0e4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0b8:	697b      	ldr	r3, [r7, #20]
 800e0ba:	e853 3f00 	ldrex	r3, [r3]
 800e0be:	613b      	str	r3, [r7, #16]
   return(result);
 800e0c0:	693b      	ldr	r3, [r7, #16]
 800e0c2:	f043 0320 	orr.w	r3, r3, #32
 800e0c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	461a      	mov	r2, r3
 800e0ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e0d0:	623b      	str	r3, [r7, #32]
 800e0d2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0d4:	69f9      	ldr	r1, [r7, #28]
 800e0d6:	6a3a      	ldr	r2, [r7, #32]
 800e0d8:	e841 2300 	strex	r3, r2, [r1]
 800e0dc:	61bb      	str	r3, [r7, #24]
   return(result);
 800e0de:	69bb      	ldr	r3, [r7, #24]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d1e6      	bne.n	800e0b2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800e0e4:	2300      	movs	r3, #0
}
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	378c      	adds	r7, #140	@ 0x8c
 800e0ea:	46bd      	mov	sp, r7
 800e0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f0:	4770      	bx	lr
 800e0f2:	bf00      	nop
 800e0f4:	0800e921 	.word	0x0800e921
 800e0f8:	0800e5bd 	.word	0x0800e5bd
 800e0fc:	0800e405 	.word	0x0800e405
 800e100:	0800e24d 	.word	0x0800e24d

0800e104 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e104:	b480      	push	{r7}
 800e106:	b095      	sub	sp, #84	@ 0x54
 800e108:	af00      	add	r7, sp, #0
 800e10a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e114:	e853 3f00 	ldrex	r3, [r3]
 800e118:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e11a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e11c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e120:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	461a      	mov	r2, r3
 800e128:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e12a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e12c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e12e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e130:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e132:	e841 2300 	strex	r3, r2, [r1]
 800e136:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d1e6      	bne.n	800e10c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	3308      	adds	r3, #8
 800e144:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e146:	6a3b      	ldr	r3, [r7, #32]
 800e148:	e853 3f00 	ldrex	r3, [r3]
 800e14c:	61fb      	str	r3, [r7, #28]
   return(result);
 800e14e:	69fa      	ldr	r2, [r7, #28]
 800e150:	4b1e      	ldr	r3, [pc, #120]	@ (800e1cc <UART_EndRxTransfer+0xc8>)
 800e152:	4013      	ands	r3, r2
 800e154:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	3308      	adds	r3, #8
 800e15c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e15e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e160:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e162:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e164:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e166:	e841 2300 	strex	r3, r2, [r1]
 800e16a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d1e5      	bne.n	800e13e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e176:	2b01      	cmp	r3, #1
 800e178:	d118      	bne.n	800e1ac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	e853 3f00 	ldrex	r3, [r3]
 800e186:	60bb      	str	r3, [r7, #8]
   return(result);
 800e188:	68bb      	ldr	r3, [r7, #8]
 800e18a:	f023 0310 	bic.w	r3, r3, #16
 800e18e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	461a      	mov	r2, r3
 800e196:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e198:	61bb      	str	r3, [r7, #24]
 800e19a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e19c:	6979      	ldr	r1, [r7, #20]
 800e19e:	69ba      	ldr	r2, [r7, #24]
 800e1a0:	e841 2300 	strex	r3, r2, [r1]
 800e1a4:	613b      	str	r3, [r7, #16]
   return(result);
 800e1a6:	693b      	ldr	r3, [r7, #16]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d1e6      	bne.n	800e17a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	2220      	movs	r2, #32
 800e1b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	2200      	movs	r2, #0
 800e1be:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e1c0:	bf00      	nop
 800e1c2:	3754      	adds	r7, #84	@ 0x54
 800e1c4:	46bd      	mov	sp, r7
 800e1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ca:	4770      	bx	lr
 800e1cc:	effffffe 	.word	0xeffffffe

0800e1d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b084      	sub	sp, #16
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	2200      	movs	r2, #0
 800e1e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e1e6:	68f8      	ldr	r0, [r7, #12]
 800e1e8:	f7fe ff32 	bl	800d050 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e1ec:	bf00      	nop
 800e1ee:	3710      	adds	r7, #16
 800e1f0:	46bd      	mov	sp, r7
 800e1f2:	bd80      	pop	{r7, pc}

0800e1f4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b088      	sub	sp, #32
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	e853 3f00 	ldrex	r3, [r3]
 800e208:	60bb      	str	r3, [r7, #8]
   return(result);
 800e20a:	68bb      	ldr	r3, [r7, #8]
 800e20c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e210:	61fb      	str	r3, [r7, #28]
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	461a      	mov	r2, r3
 800e218:	69fb      	ldr	r3, [r7, #28]
 800e21a:	61bb      	str	r3, [r7, #24]
 800e21c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e21e:	6979      	ldr	r1, [r7, #20]
 800e220:	69ba      	ldr	r2, [r7, #24]
 800e222:	e841 2300 	strex	r3, r2, [r1]
 800e226:	613b      	str	r3, [r7, #16]
   return(result);
 800e228:	693b      	ldr	r3, [r7, #16]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d1e6      	bne.n	800e1fc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	2220      	movs	r2, #32
 800e232:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	2200      	movs	r2, #0
 800e23a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e23c:	6878      	ldr	r0, [r7, #4]
 800e23e:	f7fe fefd 	bl	800d03c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e242:	bf00      	nop
 800e244:	3720      	adds	r7, #32
 800e246:	46bd      	mov	sp, r7
 800e248:	bd80      	pop	{r7, pc}
	...

0800e24c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e24c:	b580      	push	{r7, lr}
 800e24e:	b09c      	sub	sp, #112	@ 0x70
 800e250:	af00      	add	r7, sp, #0
 800e252:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e25a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e264:	2b22      	cmp	r3, #34	@ 0x22
 800e266:	f040 80be 	bne.w	800e3e6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e270:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e274:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e278:	b2d9      	uxtb	r1, r3
 800e27a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e27e:	b2da      	uxtb	r2, r3
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e284:	400a      	ands	r2, r1
 800e286:	b2d2      	uxtb	r2, r2
 800e288:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e28e:	1c5a      	adds	r2, r3, #1
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e29a:	b29b      	uxth	r3, r3
 800e29c:	3b01      	subs	r3, #1
 800e29e:	b29a      	uxth	r2, r3
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e2ac:	b29b      	uxth	r3, r3
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	f040 80a1 	bne.w	800e3f6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2bc:	e853 3f00 	ldrex	r3, [r3]
 800e2c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e2c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e2c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e2c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	461a      	mov	r2, r3
 800e2d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e2d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e2d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e2d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e2da:	e841 2300 	strex	r3, r2, [r1]
 800e2de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e2e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d1e6      	bne.n	800e2b4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	3308      	adds	r3, #8
 800e2ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2f0:	e853 3f00 	ldrex	r3, [r3]
 800e2f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e2f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2f8:	f023 0301 	bic.w	r3, r3, #1
 800e2fc:	667b      	str	r3, [r7, #100]	@ 0x64
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	3308      	adds	r3, #8
 800e304:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e306:	647a      	str	r2, [r7, #68]	@ 0x44
 800e308:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e30a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e30c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e30e:	e841 2300 	strex	r3, r2, [r1]
 800e312:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e314:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e316:	2b00      	cmp	r3, #0
 800e318:	d1e5      	bne.n	800e2e6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	2220      	movs	r2, #32
 800e31e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	2200      	movs	r2, #0
 800e326:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	2200      	movs	r2, #0
 800e32c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	4a33      	ldr	r2, [pc, #204]	@ (800e400 <UART_RxISR_8BIT+0x1b4>)
 800e334:	4293      	cmp	r3, r2
 800e336:	d01f      	beq.n	800e378 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	685b      	ldr	r3, [r3, #4]
 800e33e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e342:	2b00      	cmp	r3, #0
 800e344:	d018      	beq.n	800e378 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e34e:	e853 3f00 	ldrex	r3, [r3]
 800e352:	623b      	str	r3, [r7, #32]
   return(result);
 800e354:	6a3b      	ldr	r3, [r7, #32]
 800e356:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e35a:	663b      	str	r3, [r7, #96]	@ 0x60
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	461a      	mov	r2, r3
 800e362:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e364:	633b      	str	r3, [r7, #48]	@ 0x30
 800e366:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e368:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e36a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e36c:	e841 2300 	strex	r3, r2, [r1]
 800e370:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e374:	2b00      	cmp	r3, #0
 800e376:	d1e6      	bne.n	800e346 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e37c:	2b01      	cmp	r3, #1
 800e37e:	d12e      	bne.n	800e3de <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	2200      	movs	r2, #0
 800e384:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e38c:	693b      	ldr	r3, [r7, #16]
 800e38e:	e853 3f00 	ldrex	r3, [r3]
 800e392:	60fb      	str	r3, [r7, #12]
   return(result);
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	f023 0310 	bic.w	r3, r3, #16
 800e39a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	461a      	mov	r2, r3
 800e3a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e3a4:	61fb      	str	r3, [r7, #28]
 800e3a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3a8:	69b9      	ldr	r1, [r7, #24]
 800e3aa:	69fa      	ldr	r2, [r7, #28]
 800e3ac:	e841 2300 	strex	r3, r2, [r1]
 800e3b0:	617b      	str	r3, [r7, #20]
   return(result);
 800e3b2:	697b      	ldr	r3, [r7, #20]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d1e6      	bne.n	800e386 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	69db      	ldr	r3, [r3, #28]
 800e3be:	f003 0310 	and.w	r3, r3, #16
 800e3c2:	2b10      	cmp	r3, #16
 800e3c4:	d103      	bne.n	800e3ce <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	2210      	movs	r2, #16
 800e3cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e3d4:	4619      	mov	r1, r3
 800e3d6:	6878      	ldr	r0, [r7, #4]
 800e3d8:	f7fe fe44 	bl	800d064 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e3dc:	e00b      	b.n	800e3f6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800e3de:	6878      	ldr	r0, [r7, #4]
 800e3e0:	f7f5 f94a 	bl	8003678 <HAL_UART_RxCpltCallback>
}
 800e3e4:	e007      	b.n	800e3f6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	699a      	ldr	r2, [r3, #24]
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	f042 0208 	orr.w	r2, r2, #8
 800e3f4:	619a      	str	r2, [r3, #24]
}
 800e3f6:	bf00      	nop
 800e3f8:	3770      	adds	r7, #112	@ 0x70
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	bd80      	pop	{r7, pc}
 800e3fe:	bf00      	nop
 800e400:	58000c00 	.word	0x58000c00

0800e404 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e404:	b580      	push	{r7, lr}
 800e406:	b09c      	sub	sp, #112	@ 0x70
 800e408:	af00      	add	r7, sp, #0
 800e40a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e412:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e41c:	2b22      	cmp	r3, #34	@ 0x22
 800e41e:	f040 80be 	bne.w	800e59e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e428:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e430:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800e432:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e436:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e43a:	4013      	ands	r3, r2
 800e43c:	b29a      	uxth	r2, r3
 800e43e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e440:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e446:	1c9a      	adds	r2, r3, #2
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e452:	b29b      	uxth	r3, r3
 800e454:	3b01      	subs	r3, #1
 800e456:	b29a      	uxth	r2, r3
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e464:	b29b      	uxth	r3, r3
 800e466:	2b00      	cmp	r3, #0
 800e468:	f040 80a1 	bne.w	800e5ae <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e472:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e474:	e853 3f00 	ldrex	r3, [r3]
 800e478:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e47a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e47c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e480:	667b      	str	r3, [r7, #100]	@ 0x64
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	461a      	mov	r2, r3
 800e488:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e48a:	657b      	str	r3, [r7, #84]	@ 0x54
 800e48c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e48e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e490:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e492:	e841 2300 	strex	r3, r2, [r1]
 800e496:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d1e6      	bne.n	800e46c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	3308      	adds	r3, #8
 800e4a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4a8:	e853 3f00 	ldrex	r3, [r3]
 800e4ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e4ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4b0:	f023 0301 	bic.w	r3, r3, #1
 800e4b4:	663b      	str	r3, [r7, #96]	@ 0x60
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	3308      	adds	r3, #8
 800e4bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e4be:	643a      	str	r2, [r7, #64]	@ 0x40
 800e4c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e4c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e4c6:	e841 2300 	strex	r3, r2, [r1]
 800e4ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e4cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d1e5      	bne.n	800e49e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	2220      	movs	r2, #32
 800e4d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	2200      	movs	r2, #0
 800e4de:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	2200      	movs	r2, #0
 800e4e4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	4a33      	ldr	r2, [pc, #204]	@ (800e5b8 <UART_RxISR_16BIT+0x1b4>)
 800e4ec:	4293      	cmp	r3, r2
 800e4ee:	d01f      	beq.n	800e530 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	685b      	ldr	r3, [r3, #4]
 800e4f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d018      	beq.n	800e530 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e504:	6a3b      	ldr	r3, [r7, #32]
 800e506:	e853 3f00 	ldrex	r3, [r3]
 800e50a:	61fb      	str	r3, [r7, #28]
   return(result);
 800e50c:	69fb      	ldr	r3, [r7, #28]
 800e50e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e512:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	461a      	mov	r2, r3
 800e51a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e51c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e51e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e520:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e522:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e524:	e841 2300 	strex	r3, r2, [r1]
 800e528:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e52a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d1e6      	bne.n	800e4fe <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e534:	2b01      	cmp	r3, #1
 800e536:	d12e      	bne.n	800e596 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	2200      	movs	r2, #0
 800e53c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	e853 3f00 	ldrex	r3, [r3]
 800e54a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e54c:	68bb      	ldr	r3, [r7, #8]
 800e54e:	f023 0310 	bic.w	r3, r3, #16
 800e552:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	461a      	mov	r2, r3
 800e55a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e55c:	61bb      	str	r3, [r7, #24]
 800e55e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e560:	6979      	ldr	r1, [r7, #20]
 800e562:	69ba      	ldr	r2, [r7, #24]
 800e564:	e841 2300 	strex	r3, r2, [r1]
 800e568:	613b      	str	r3, [r7, #16]
   return(result);
 800e56a:	693b      	ldr	r3, [r7, #16]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d1e6      	bne.n	800e53e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	69db      	ldr	r3, [r3, #28]
 800e576:	f003 0310 	and.w	r3, r3, #16
 800e57a:	2b10      	cmp	r3, #16
 800e57c:	d103      	bne.n	800e586 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	2210      	movs	r2, #16
 800e584:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e58c:	4619      	mov	r1, r3
 800e58e:	6878      	ldr	r0, [r7, #4]
 800e590:	f7fe fd68 	bl	800d064 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e594:	e00b      	b.n	800e5ae <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800e596:	6878      	ldr	r0, [r7, #4]
 800e598:	f7f5 f86e 	bl	8003678 <HAL_UART_RxCpltCallback>
}
 800e59c:	e007      	b.n	800e5ae <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	699a      	ldr	r2, [r3, #24]
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	f042 0208 	orr.w	r2, r2, #8
 800e5ac:	619a      	str	r2, [r3, #24]
}
 800e5ae:	bf00      	nop
 800e5b0:	3770      	adds	r7, #112	@ 0x70
 800e5b2:	46bd      	mov	sp, r7
 800e5b4:	bd80      	pop	{r7, pc}
 800e5b6:	bf00      	nop
 800e5b8:	58000c00 	.word	0x58000c00

0800e5bc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b0ac      	sub	sp, #176	@ 0xb0
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e5ca:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	69db      	ldr	r3, [r3, #28]
 800e5d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	689b      	ldr	r3, [r3, #8]
 800e5e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e5f2:	2b22      	cmp	r3, #34	@ 0x22
 800e5f4:	f040 8181 	bne.w	800e8fa <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e5fe:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e602:	e124      	b.n	800e84e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e60a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e60e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800e612:	b2d9      	uxtb	r1, r3
 800e614:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800e618:	b2da      	uxtb	r2, r3
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e61e:	400a      	ands	r2, r1
 800e620:	b2d2      	uxtb	r2, r2
 800e622:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e628:	1c5a      	adds	r2, r3, #1
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e634:	b29b      	uxth	r3, r3
 800e636:	3b01      	subs	r3, #1
 800e638:	b29a      	uxth	r2, r3
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	69db      	ldr	r3, [r3, #28]
 800e646:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e64a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e64e:	f003 0307 	and.w	r3, r3, #7
 800e652:	2b00      	cmp	r3, #0
 800e654:	d053      	beq.n	800e6fe <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e656:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e65a:	f003 0301 	and.w	r3, r3, #1
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d011      	beq.n	800e686 <UART_RxISR_8BIT_FIFOEN+0xca>
 800e662:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d00b      	beq.n	800e686 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	2201      	movs	r2, #1
 800e674:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e67c:	f043 0201 	orr.w	r2, r3, #1
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e686:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e68a:	f003 0302 	and.w	r3, r3, #2
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d011      	beq.n	800e6b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800e692:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e696:	f003 0301 	and.w	r3, r3, #1
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d00b      	beq.n	800e6b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	2202      	movs	r2, #2
 800e6a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6ac:	f043 0204 	orr.w	r2, r3, #4
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e6b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6ba:	f003 0304 	and.w	r3, r3, #4
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d011      	beq.n	800e6e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800e6c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e6c6:	f003 0301 	and.w	r3, r3, #1
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d00b      	beq.n	800e6e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	2204      	movs	r2, #4
 800e6d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6dc:	f043 0202 	orr.w	r2, r3, #2
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d006      	beq.n	800e6fe <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e6f0:	6878      	ldr	r0, [r7, #4]
 800e6f2:	f7fe fcad 	bl	800d050 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e704:	b29b      	uxth	r3, r3
 800e706:	2b00      	cmp	r3, #0
 800e708:	f040 80a1 	bne.w	800e84e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e712:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e714:	e853 3f00 	ldrex	r3, [r3]
 800e718:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800e71a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e71c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e720:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	461a      	mov	r2, r3
 800e72a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e72e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e730:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e732:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800e734:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e736:	e841 2300 	strex	r3, r2, [r1]
 800e73a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800e73c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d1e4      	bne.n	800e70c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	3308      	adds	r3, #8
 800e748:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e74a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e74c:	e853 3f00 	ldrex	r3, [r3]
 800e750:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800e752:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e754:	4b6f      	ldr	r3, [pc, #444]	@ (800e914 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800e756:	4013      	ands	r3, r2
 800e758:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	3308      	adds	r3, #8
 800e762:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e766:	66ba      	str	r2, [r7, #104]	@ 0x68
 800e768:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e76a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800e76c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e76e:	e841 2300 	strex	r3, r2, [r1]
 800e772:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e774:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e776:	2b00      	cmp	r3, #0
 800e778:	d1e3      	bne.n	800e742 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	2220      	movs	r2, #32
 800e77e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	2200      	movs	r2, #0
 800e786:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	2200      	movs	r2, #0
 800e78c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	4a61      	ldr	r2, [pc, #388]	@ (800e918 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800e794:	4293      	cmp	r3, r2
 800e796:	d021      	beq.n	800e7dc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	685b      	ldr	r3, [r3, #4]
 800e79e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d01a      	beq.n	800e7dc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e7ae:	e853 3f00 	ldrex	r3, [r3]
 800e7b2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e7b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e7b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e7ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	461a      	mov	r2, r3
 800e7c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e7c8:	657b      	str	r3, [r7, #84]	@ 0x54
 800e7ca:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7cc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e7ce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e7d0:	e841 2300 	strex	r3, r2, [r1]
 800e7d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e7d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d1e4      	bne.n	800e7a6 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e7e0:	2b01      	cmp	r3, #1
 800e7e2:	d130      	bne.n	800e846 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7f2:	e853 3f00 	ldrex	r3, [r3]
 800e7f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e7f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e7fa:	f023 0310 	bic.w	r3, r3, #16
 800e7fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	461a      	mov	r2, r3
 800e808:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e80c:	643b      	str	r3, [r7, #64]	@ 0x40
 800e80e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e810:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e812:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e814:	e841 2300 	strex	r3, r2, [r1]
 800e818:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e81a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d1e4      	bne.n	800e7ea <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	69db      	ldr	r3, [r3, #28]
 800e826:	f003 0310 	and.w	r3, r3, #16
 800e82a:	2b10      	cmp	r3, #16
 800e82c:	d103      	bne.n	800e836 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	2210      	movs	r2, #16
 800e834:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e83c:	4619      	mov	r1, r3
 800e83e:	6878      	ldr	r0, [r7, #4]
 800e840:	f7fe fc10 	bl	800d064 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e844:	e00e      	b.n	800e864 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800e846:	6878      	ldr	r0, [r7, #4]
 800e848:	f7f4 ff16 	bl	8003678 <HAL_UART_RxCpltCallback>
        break;
 800e84c:	e00a      	b.n	800e864 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e84e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800e852:	2b00      	cmp	r3, #0
 800e854:	d006      	beq.n	800e864 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800e856:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e85a:	f003 0320 	and.w	r3, r3, #32
 800e85e:	2b00      	cmp	r3, #0
 800e860:	f47f aed0 	bne.w	800e604 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e86a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e86e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e872:	2b00      	cmp	r3, #0
 800e874:	d049      	beq.n	800e90a <UART_RxISR_8BIT_FIFOEN+0x34e>
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e87c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800e880:	429a      	cmp	r2, r3
 800e882:	d242      	bcs.n	800e90a <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	3308      	adds	r3, #8
 800e88a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e88c:	6a3b      	ldr	r3, [r7, #32]
 800e88e:	e853 3f00 	ldrex	r3, [r3]
 800e892:	61fb      	str	r3, [r7, #28]
   return(result);
 800e894:	69fb      	ldr	r3, [r7, #28]
 800e896:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e89a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	3308      	adds	r3, #8
 800e8a4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e8a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e8aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e8ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e8b0:	e841 2300 	strex	r3, r2, [r1]
 800e8b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d1e3      	bne.n	800e884 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	4a17      	ldr	r2, [pc, #92]	@ (800e91c <UART_RxISR_8BIT_FIFOEN+0x360>)
 800e8c0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	e853 3f00 	ldrex	r3, [r3]
 800e8ce:	60bb      	str	r3, [r7, #8]
   return(result);
 800e8d0:	68bb      	ldr	r3, [r7, #8]
 800e8d2:	f043 0320 	orr.w	r3, r3, #32
 800e8d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	461a      	mov	r2, r3
 800e8e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e8e4:	61bb      	str	r3, [r7, #24]
 800e8e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8e8:	6979      	ldr	r1, [r7, #20]
 800e8ea:	69ba      	ldr	r2, [r7, #24]
 800e8ec:	e841 2300 	strex	r3, r2, [r1]
 800e8f0:	613b      	str	r3, [r7, #16]
   return(result);
 800e8f2:	693b      	ldr	r3, [r7, #16]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d1e4      	bne.n	800e8c2 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e8f8:	e007      	b.n	800e90a <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	699a      	ldr	r2, [r3, #24]
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	f042 0208 	orr.w	r2, r2, #8
 800e908:	619a      	str	r2, [r3, #24]
}
 800e90a:	bf00      	nop
 800e90c:	37b0      	adds	r7, #176	@ 0xb0
 800e90e:	46bd      	mov	sp, r7
 800e910:	bd80      	pop	{r7, pc}
 800e912:	bf00      	nop
 800e914:	effffffe 	.word	0xeffffffe
 800e918:	58000c00 	.word	0x58000c00
 800e91c:	0800e24d 	.word	0x0800e24d

0800e920 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e920:	b580      	push	{r7, lr}
 800e922:	b0ae      	sub	sp, #184	@ 0xb8
 800e924:	af00      	add	r7, sp, #0
 800e926:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e92e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	69db      	ldr	r3, [r3, #28]
 800e938:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	689b      	ldr	r3, [r3, #8]
 800e94c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e956:	2b22      	cmp	r3, #34	@ 0x22
 800e958:	f040 8185 	bne.w	800ec66 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e962:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e966:	e128      	b.n	800ebba <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e96e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e976:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800e97a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800e97e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800e982:	4013      	ands	r3, r2
 800e984:	b29a      	uxth	r2, r3
 800e986:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e98a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e990:	1c9a      	adds	r2, r3, #2
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e99c:	b29b      	uxth	r3, r3
 800e99e:	3b01      	subs	r3, #1
 800e9a0:	b29a      	uxth	r2, r3
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	69db      	ldr	r3, [r3, #28]
 800e9ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e9b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e9b6:	f003 0307 	and.w	r3, r3, #7
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d053      	beq.n	800ea66 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e9be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e9c2:	f003 0301 	and.w	r3, r3, #1
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d011      	beq.n	800e9ee <UART_RxISR_16BIT_FIFOEN+0xce>
 800e9ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d00b      	beq.n	800e9ee <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	2201      	movs	r2, #1
 800e9dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e9e4:	f043 0201 	orr.w	r2, r3, #1
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e9ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e9f2:	f003 0302 	and.w	r3, r3, #2
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d011      	beq.n	800ea1e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800e9fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e9fe:	f003 0301 	and.w	r3, r3, #1
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d00b      	beq.n	800ea1e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	2202      	movs	r2, #2
 800ea0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea14:	f043 0204 	orr.w	r2, r3, #4
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ea1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ea22:	f003 0304 	and.w	r3, r3, #4
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d011      	beq.n	800ea4e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800ea2a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ea2e:	f003 0301 	and.w	r3, r3, #1
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d00b      	beq.n	800ea4e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	2204      	movs	r2, #4
 800ea3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea44:	f043 0202 	orr.w	r2, r3, #2
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d006      	beq.n	800ea66 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ea58:	6878      	ldr	r0, [r7, #4]
 800ea5a:	f7fe faf9 	bl	800d050 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	2200      	movs	r2, #0
 800ea62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ea6c:	b29b      	uxth	r3, r3
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	f040 80a3 	bne.w	800ebba <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ea7c:	e853 3f00 	ldrex	r3, [r3]
 800ea80:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ea82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ea84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ea88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	461a      	mov	r2, r3
 800ea92:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ea96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ea9a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea9c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ea9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800eaa2:	e841 2300 	strex	r3, r2, [r1]
 800eaa6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800eaa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d1e2      	bne.n	800ea74 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	3308      	adds	r3, #8
 800eab4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eab6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eab8:	e853 3f00 	ldrex	r3, [r3]
 800eabc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800eabe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800eac0:	4b6f      	ldr	r3, [pc, #444]	@ (800ec80 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800eac2:	4013      	ands	r3, r2
 800eac4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	3308      	adds	r3, #8
 800eace:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ead2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ead4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ead6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ead8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800eada:	e841 2300 	strex	r3, r2, [r1]
 800eade:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800eae0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d1e3      	bne.n	800eaae <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	2220      	movs	r2, #32
 800eaea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	2200      	movs	r2, #0
 800eaf2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	2200      	movs	r2, #0
 800eaf8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	4a61      	ldr	r2, [pc, #388]	@ (800ec84 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800eb00:	4293      	cmp	r3, r2
 800eb02:	d021      	beq.n	800eb48 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	685b      	ldr	r3, [r3, #4]
 800eb0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d01a      	beq.n	800eb48 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eb1a:	e853 3f00 	ldrex	r3, [r3]
 800eb1e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800eb20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eb22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800eb26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	461a      	mov	r2, r3
 800eb30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800eb34:	65bb      	str	r3, [r7, #88]	@ 0x58
 800eb36:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800eb3a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800eb3c:	e841 2300 	strex	r3, r2, [r1]
 800eb40:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800eb42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d1e4      	bne.n	800eb12 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eb4c:	2b01      	cmp	r3, #1
 800eb4e:	d130      	bne.n	800ebb2 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	2200      	movs	r2, #0
 800eb54:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb5e:	e853 3f00 	ldrex	r3, [r3]
 800eb62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800eb64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb66:	f023 0310 	bic.w	r3, r3, #16
 800eb6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	461a      	mov	r2, r3
 800eb74:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800eb78:	647b      	str	r3, [r7, #68]	@ 0x44
 800eb7a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800eb7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800eb80:	e841 2300 	strex	r3, r2, [r1]
 800eb84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800eb86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d1e4      	bne.n	800eb56 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	69db      	ldr	r3, [r3, #28]
 800eb92:	f003 0310 	and.w	r3, r3, #16
 800eb96:	2b10      	cmp	r3, #16
 800eb98:	d103      	bne.n	800eba2 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	2210      	movs	r2, #16
 800eba0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800eba8:	4619      	mov	r1, r3
 800ebaa:	6878      	ldr	r0, [r7, #4]
 800ebac:	f7fe fa5a 	bl	800d064 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ebb0:	e00e      	b.n	800ebd0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800ebb2:	6878      	ldr	r0, [r7, #4]
 800ebb4:	f7f4 fd60 	bl	8003678 <HAL_UART_RxCpltCallback>
        break;
 800ebb8:	e00a      	b.n	800ebd0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ebba:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d006      	beq.n	800ebd0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800ebc2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ebc6:	f003 0320 	and.w	r3, r3, #32
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	f47f aecc 	bne.w	800e968 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ebd6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ebda:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d049      	beq.n	800ec76 <UART_RxISR_16BIT_FIFOEN+0x356>
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ebe8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800ebec:	429a      	cmp	r2, r3
 800ebee:	d242      	bcs.n	800ec76 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	3308      	adds	r3, #8
 800ebf6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebfa:	e853 3f00 	ldrex	r3, [r3]
 800ebfe:	623b      	str	r3, [r7, #32]
   return(result);
 800ec00:	6a3b      	ldr	r3, [r7, #32]
 800ec02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ec06:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	3308      	adds	r3, #8
 800ec10:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ec14:	633a      	str	r2, [r7, #48]	@ 0x30
 800ec16:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ec1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ec1c:	e841 2300 	strex	r3, r2, [r1]
 800ec20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ec22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d1e3      	bne.n	800ebf0 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	4a17      	ldr	r2, [pc, #92]	@ (800ec88 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800ec2c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec34:	693b      	ldr	r3, [r7, #16]
 800ec36:	e853 3f00 	ldrex	r3, [r3]
 800ec3a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	f043 0320 	orr.w	r3, r3, #32
 800ec42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	461a      	mov	r2, r3
 800ec4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ec50:	61fb      	str	r3, [r7, #28]
 800ec52:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec54:	69b9      	ldr	r1, [r7, #24]
 800ec56:	69fa      	ldr	r2, [r7, #28]
 800ec58:	e841 2300 	strex	r3, r2, [r1]
 800ec5c:	617b      	str	r3, [r7, #20]
   return(result);
 800ec5e:	697b      	ldr	r3, [r7, #20]
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d1e4      	bne.n	800ec2e <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ec64:	e007      	b.n	800ec76 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	699a      	ldr	r2, [r3, #24]
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	f042 0208 	orr.w	r2, r2, #8
 800ec74:	619a      	str	r2, [r3, #24]
}
 800ec76:	bf00      	nop
 800ec78:	37b8      	adds	r7, #184	@ 0xb8
 800ec7a:	46bd      	mov	sp, r7
 800ec7c:	bd80      	pop	{r7, pc}
 800ec7e:	bf00      	nop
 800ec80:	effffffe 	.word	0xeffffffe
 800ec84:	58000c00 	.word	0x58000c00
 800ec88:	0800e405 	.word	0x0800e405

0800ec8c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ec8c:	b480      	push	{r7}
 800ec8e:	b083      	sub	sp, #12
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ec94:	bf00      	nop
 800ec96:	370c      	adds	r7, #12
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9e:	4770      	bx	lr

0800eca0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800eca0:	b480      	push	{r7}
 800eca2:	b083      	sub	sp, #12
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800eca8:	bf00      	nop
 800ecaa:	370c      	adds	r7, #12
 800ecac:	46bd      	mov	sp, r7
 800ecae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb2:	4770      	bx	lr

0800ecb4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ecb4:	b480      	push	{r7}
 800ecb6:	b083      	sub	sp, #12
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ecbc:	bf00      	nop
 800ecbe:	370c      	adds	r7, #12
 800ecc0:	46bd      	mov	sp, r7
 800ecc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc6:	4770      	bx	lr

0800ecc8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ecc8:	b480      	push	{r7}
 800ecca:	b085      	sub	sp, #20
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ecd6:	2b01      	cmp	r3, #1
 800ecd8:	d101      	bne.n	800ecde <HAL_UARTEx_DisableFifoMode+0x16>
 800ecda:	2302      	movs	r3, #2
 800ecdc:	e027      	b.n	800ed2e <HAL_UARTEx_DisableFifoMode+0x66>
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	2201      	movs	r2, #1
 800ece2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	2224      	movs	r2, #36	@ 0x24
 800ecea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	681a      	ldr	r2, [r3, #0]
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	f022 0201 	bic.w	r2, r2, #1
 800ed04:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ed0c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	2200      	movs	r2, #0
 800ed12:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	68fa      	ldr	r2, [r7, #12]
 800ed1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	2220      	movs	r2, #32
 800ed20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	2200      	movs	r2, #0
 800ed28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ed2c:	2300      	movs	r3, #0
}
 800ed2e:	4618      	mov	r0, r3
 800ed30:	3714      	adds	r7, #20
 800ed32:	46bd      	mov	sp, r7
 800ed34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed38:	4770      	bx	lr

0800ed3a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ed3a:	b580      	push	{r7, lr}
 800ed3c:	b084      	sub	sp, #16
 800ed3e:	af00      	add	r7, sp, #0
 800ed40:	6078      	str	r0, [r7, #4]
 800ed42:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ed4a:	2b01      	cmp	r3, #1
 800ed4c:	d101      	bne.n	800ed52 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ed4e:	2302      	movs	r3, #2
 800ed50:	e02d      	b.n	800edae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	2201      	movs	r2, #1
 800ed56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	2224      	movs	r2, #36	@ 0x24
 800ed5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	681a      	ldr	r2, [r3, #0]
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	f022 0201 	bic.w	r2, r2, #1
 800ed78:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	689b      	ldr	r3, [r3, #8]
 800ed80:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	683a      	ldr	r2, [r7, #0]
 800ed8a:	430a      	orrs	r2, r1
 800ed8c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ed8e:	6878      	ldr	r0, [r7, #4]
 800ed90:	f000 f850 	bl	800ee34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	68fa      	ldr	r2, [r7, #12]
 800ed9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	2220      	movs	r2, #32
 800eda0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	2200      	movs	r2, #0
 800eda8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800edac:	2300      	movs	r3, #0
}
 800edae:	4618      	mov	r0, r3
 800edb0:	3710      	adds	r7, #16
 800edb2:	46bd      	mov	sp, r7
 800edb4:	bd80      	pop	{r7, pc}

0800edb6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800edb6:	b580      	push	{r7, lr}
 800edb8:	b084      	sub	sp, #16
 800edba:	af00      	add	r7, sp, #0
 800edbc:	6078      	str	r0, [r7, #4]
 800edbe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800edc6:	2b01      	cmp	r3, #1
 800edc8:	d101      	bne.n	800edce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800edca:	2302      	movs	r3, #2
 800edcc:	e02d      	b.n	800ee2a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	2201      	movs	r2, #1
 800edd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	2224      	movs	r2, #36	@ 0x24
 800edda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	681a      	ldr	r2, [r3, #0]
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	f022 0201 	bic.w	r2, r2, #1
 800edf4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	689b      	ldr	r3, [r3, #8]
 800edfc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	683a      	ldr	r2, [r7, #0]
 800ee06:	430a      	orrs	r2, r1
 800ee08:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ee0a:	6878      	ldr	r0, [r7, #4]
 800ee0c:	f000 f812 	bl	800ee34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	68fa      	ldr	r2, [r7, #12]
 800ee16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	2220      	movs	r2, #32
 800ee1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	2200      	movs	r2, #0
 800ee24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ee28:	2300      	movs	r3, #0
}
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	3710      	adds	r7, #16
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bd80      	pop	{r7, pc}
	...

0800ee34 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ee34:	b480      	push	{r7}
 800ee36:	b085      	sub	sp, #20
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d108      	bne.n	800ee56 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	2201      	movs	r2, #1
 800ee48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	2201      	movs	r2, #1
 800ee50:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ee54:	e031      	b.n	800eeba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ee56:	2310      	movs	r3, #16
 800ee58:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ee5a:	2310      	movs	r3, #16
 800ee5c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	689b      	ldr	r3, [r3, #8]
 800ee64:	0e5b      	lsrs	r3, r3, #25
 800ee66:	b2db      	uxtb	r3, r3
 800ee68:	f003 0307 	and.w	r3, r3, #7
 800ee6c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	689b      	ldr	r3, [r3, #8]
 800ee74:	0f5b      	lsrs	r3, r3, #29
 800ee76:	b2db      	uxtb	r3, r3
 800ee78:	f003 0307 	and.w	r3, r3, #7
 800ee7c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ee7e:	7bbb      	ldrb	r3, [r7, #14]
 800ee80:	7b3a      	ldrb	r2, [r7, #12]
 800ee82:	4911      	ldr	r1, [pc, #68]	@ (800eec8 <UARTEx_SetNbDataToProcess+0x94>)
 800ee84:	5c8a      	ldrb	r2, [r1, r2]
 800ee86:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ee8a:	7b3a      	ldrb	r2, [r7, #12]
 800ee8c:	490f      	ldr	r1, [pc, #60]	@ (800eecc <UARTEx_SetNbDataToProcess+0x98>)
 800ee8e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ee90:	fb93 f3f2 	sdiv	r3, r3, r2
 800ee94:	b29a      	uxth	r2, r3
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ee9c:	7bfb      	ldrb	r3, [r7, #15]
 800ee9e:	7b7a      	ldrb	r2, [r7, #13]
 800eea0:	4909      	ldr	r1, [pc, #36]	@ (800eec8 <UARTEx_SetNbDataToProcess+0x94>)
 800eea2:	5c8a      	ldrb	r2, [r1, r2]
 800eea4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800eea8:	7b7a      	ldrb	r2, [r7, #13]
 800eeaa:	4908      	ldr	r1, [pc, #32]	@ (800eecc <UARTEx_SetNbDataToProcess+0x98>)
 800eeac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eeae:	fb93 f3f2 	sdiv	r3, r3, r2
 800eeb2:	b29a      	uxth	r2, r3
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800eeba:	bf00      	nop
 800eebc:	3714      	adds	r7, #20
 800eebe:	46bd      	mov	sp, r7
 800eec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec4:	4770      	bx	lr
 800eec6:	bf00      	nop
 800eec8:	08023220 	.word	0x08023220
 800eecc:	08023228 	.word	0x08023228

0800eed0 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b084      	sub	sp, #16
 800eed4:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800eed6:	4b92      	ldr	r3, [pc, #584]	@ (800f120 <MX_LWIP_Init+0x250>)
 800eed8:	22c0      	movs	r2, #192	@ 0xc0
 800eeda:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800eedc:	4b90      	ldr	r3, [pc, #576]	@ (800f120 <MX_LWIP_Init+0x250>)
 800eede:	22a8      	movs	r2, #168	@ 0xa8
 800eee0:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800eee2:	4b8f      	ldr	r3, [pc, #572]	@ (800f120 <MX_LWIP_Init+0x250>)
 800eee4:	2201      	movs	r2, #1
 800eee6:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 800eee8:	4b8d      	ldr	r3, [pc, #564]	@ (800f120 <MX_LWIP_Init+0x250>)
 800eeea:	220a      	movs	r2, #10
 800eeec:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800eeee:	4b8d      	ldr	r3, [pc, #564]	@ (800f124 <MX_LWIP_Init+0x254>)
 800eef0:	22ff      	movs	r2, #255	@ 0xff
 800eef2:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800eef4:	4b8b      	ldr	r3, [pc, #556]	@ (800f124 <MX_LWIP_Init+0x254>)
 800eef6:	22ff      	movs	r2, #255	@ 0xff
 800eef8:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800eefa:	4b8a      	ldr	r3, [pc, #552]	@ (800f124 <MX_LWIP_Init+0x254>)
 800eefc:	22ff      	movs	r2, #255	@ 0xff
 800eefe:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800ef00:	4b88      	ldr	r3, [pc, #544]	@ (800f124 <MX_LWIP_Init+0x254>)
 800ef02:	2200      	movs	r2, #0
 800ef04:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800ef06:	4b88      	ldr	r3, [pc, #544]	@ (800f128 <MX_LWIP_Init+0x258>)
 800ef08:	22c0      	movs	r2, #192	@ 0xc0
 800ef0a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800ef0c:	4b86      	ldr	r3, [pc, #536]	@ (800f128 <MX_LWIP_Init+0x258>)
 800ef0e:	22a8      	movs	r2, #168	@ 0xa8
 800ef10:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800ef12:	4b85      	ldr	r3, [pc, #532]	@ (800f128 <MX_LWIP_Init+0x258>)
 800ef14:	2201      	movs	r2, #1
 800ef16:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800ef18:	4b83      	ldr	r3, [pc, #524]	@ (800f128 <MX_LWIP_Init+0x258>)
 800ef1a:	2201      	movs	r2, #1
 800ef1c:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800ef1e:	2100      	movs	r1, #0
 800ef20:	2000      	movs	r0, #0
 800ef22:	f00b fb2f 	bl	801a584 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800ef26:	4b7e      	ldr	r3, [pc, #504]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef28:	781b      	ldrb	r3, [r3, #0]
 800ef2a:	061a      	lsls	r2, r3, #24
 800ef2c:	4b7c      	ldr	r3, [pc, #496]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef2e:	785b      	ldrb	r3, [r3, #1]
 800ef30:	041b      	lsls	r3, r3, #16
 800ef32:	431a      	orrs	r2, r3
 800ef34:	4b7a      	ldr	r3, [pc, #488]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef36:	789b      	ldrb	r3, [r3, #2]
 800ef38:	021b      	lsls	r3, r3, #8
 800ef3a:	4313      	orrs	r3, r2
 800ef3c:	4a78      	ldr	r2, [pc, #480]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef3e:	78d2      	ldrb	r2, [r2, #3]
 800ef40:	4313      	orrs	r3, r2
 800ef42:	061a      	lsls	r2, r3, #24
 800ef44:	4b76      	ldr	r3, [pc, #472]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef46:	781b      	ldrb	r3, [r3, #0]
 800ef48:	0619      	lsls	r1, r3, #24
 800ef4a:	4b75      	ldr	r3, [pc, #468]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef4c:	785b      	ldrb	r3, [r3, #1]
 800ef4e:	041b      	lsls	r3, r3, #16
 800ef50:	4319      	orrs	r1, r3
 800ef52:	4b73      	ldr	r3, [pc, #460]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef54:	789b      	ldrb	r3, [r3, #2]
 800ef56:	021b      	lsls	r3, r3, #8
 800ef58:	430b      	orrs	r3, r1
 800ef5a:	4971      	ldr	r1, [pc, #452]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef5c:	78c9      	ldrb	r1, [r1, #3]
 800ef5e:	430b      	orrs	r3, r1
 800ef60:	021b      	lsls	r3, r3, #8
 800ef62:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ef66:	431a      	orrs	r2, r3
 800ef68:	4b6d      	ldr	r3, [pc, #436]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef6a:	781b      	ldrb	r3, [r3, #0]
 800ef6c:	0619      	lsls	r1, r3, #24
 800ef6e:	4b6c      	ldr	r3, [pc, #432]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef70:	785b      	ldrb	r3, [r3, #1]
 800ef72:	041b      	lsls	r3, r3, #16
 800ef74:	4319      	orrs	r1, r3
 800ef76:	4b6a      	ldr	r3, [pc, #424]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef78:	789b      	ldrb	r3, [r3, #2]
 800ef7a:	021b      	lsls	r3, r3, #8
 800ef7c:	430b      	orrs	r3, r1
 800ef7e:	4968      	ldr	r1, [pc, #416]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef80:	78c9      	ldrb	r1, [r1, #3]
 800ef82:	430b      	orrs	r3, r1
 800ef84:	0a1b      	lsrs	r3, r3, #8
 800ef86:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ef8a:	431a      	orrs	r2, r3
 800ef8c:	4b64      	ldr	r3, [pc, #400]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef8e:	781b      	ldrb	r3, [r3, #0]
 800ef90:	0619      	lsls	r1, r3, #24
 800ef92:	4b63      	ldr	r3, [pc, #396]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef94:	785b      	ldrb	r3, [r3, #1]
 800ef96:	041b      	lsls	r3, r3, #16
 800ef98:	4319      	orrs	r1, r3
 800ef9a:	4b61      	ldr	r3, [pc, #388]	@ (800f120 <MX_LWIP_Init+0x250>)
 800ef9c:	789b      	ldrb	r3, [r3, #2]
 800ef9e:	021b      	lsls	r3, r3, #8
 800efa0:	430b      	orrs	r3, r1
 800efa2:	495f      	ldr	r1, [pc, #380]	@ (800f120 <MX_LWIP_Init+0x250>)
 800efa4:	78c9      	ldrb	r1, [r1, #3]
 800efa6:	430b      	orrs	r3, r1
 800efa8:	0e1b      	lsrs	r3, r3, #24
 800efaa:	4313      	orrs	r3, r2
 800efac:	4a5f      	ldr	r2, [pc, #380]	@ (800f12c <MX_LWIP_Init+0x25c>)
 800efae:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800efb0:	4b5c      	ldr	r3, [pc, #368]	@ (800f124 <MX_LWIP_Init+0x254>)
 800efb2:	781b      	ldrb	r3, [r3, #0]
 800efb4:	061a      	lsls	r2, r3, #24
 800efb6:	4b5b      	ldr	r3, [pc, #364]	@ (800f124 <MX_LWIP_Init+0x254>)
 800efb8:	785b      	ldrb	r3, [r3, #1]
 800efba:	041b      	lsls	r3, r3, #16
 800efbc:	431a      	orrs	r2, r3
 800efbe:	4b59      	ldr	r3, [pc, #356]	@ (800f124 <MX_LWIP_Init+0x254>)
 800efc0:	789b      	ldrb	r3, [r3, #2]
 800efc2:	021b      	lsls	r3, r3, #8
 800efc4:	4313      	orrs	r3, r2
 800efc6:	4a57      	ldr	r2, [pc, #348]	@ (800f124 <MX_LWIP_Init+0x254>)
 800efc8:	78d2      	ldrb	r2, [r2, #3]
 800efca:	4313      	orrs	r3, r2
 800efcc:	061a      	lsls	r2, r3, #24
 800efce:	4b55      	ldr	r3, [pc, #340]	@ (800f124 <MX_LWIP_Init+0x254>)
 800efd0:	781b      	ldrb	r3, [r3, #0]
 800efd2:	0619      	lsls	r1, r3, #24
 800efd4:	4b53      	ldr	r3, [pc, #332]	@ (800f124 <MX_LWIP_Init+0x254>)
 800efd6:	785b      	ldrb	r3, [r3, #1]
 800efd8:	041b      	lsls	r3, r3, #16
 800efda:	4319      	orrs	r1, r3
 800efdc:	4b51      	ldr	r3, [pc, #324]	@ (800f124 <MX_LWIP_Init+0x254>)
 800efde:	789b      	ldrb	r3, [r3, #2]
 800efe0:	021b      	lsls	r3, r3, #8
 800efe2:	430b      	orrs	r3, r1
 800efe4:	494f      	ldr	r1, [pc, #316]	@ (800f124 <MX_LWIP_Init+0x254>)
 800efe6:	78c9      	ldrb	r1, [r1, #3]
 800efe8:	430b      	orrs	r3, r1
 800efea:	021b      	lsls	r3, r3, #8
 800efec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800eff0:	431a      	orrs	r2, r3
 800eff2:	4b4c      	ldr	r3, [pc, #304]	@ (800f124 <MX_LWIP_Init+0x254>)
 800eff4:	781b      	ldrb	r3, [r3, #0]
 800eff6:	0619      	lsls	r1, r3, #24
 800eff8:	4b4a      	ldr	r3, [pc, #296]	@ (800f124 <MX_LWIP_Init+0x254>)
 800effa:	785b      	ldrb	r3, [r3, #1]
 800effc:	041b      	lsls	r3, r3, #16
 800effe:	4319      	orrs	r1, r3
 800f000:	4b48      	ldr	r3, [pc, #288]	@ (800f124 <MX_LWIP_Init+0x254>)
 800f002:	789b      	ldrb	r3, [r3, #2]
 800f004:	021b      	lsls	r3, r3, #8
 800f006:	430b      	orrs	r3, r1
 800f008:	4946      	ldr	r1, [pc, #280]	@ (800f124 <MX_LWIP_Init+0x254>)
 800f00a:	78c9      	ldrb	r1, [r1, #3]
 800f00c:	430b      	orrs	r3, r1
 800f00e:	0a1b      	lsrs	r3, r3, #8
 800f010:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800f014:	431a      	orrs	r2, r3
 800f016:	4b43      	ldr	r3, [pc, #268]	@ (800f124 <MX_LWIP_Init+0x254>)
 800f018:	781b      	ldrb	r3, [r3, #0]
 800f01a:	0619      	lsls	r1, r3, #24
 800f01c:	4b41      	ldr	r3, [pc, #260]	@ (800f124 <MX_LWIP_Init+0x254>)
 800f01e:	785b      	ldrb	r3, [r3, #1]
 800f020:	041b      	lsls	r3, r3, #16
 800f022:	4319      	orrs	r1, r3
 800f024:	4b3f      	ldr	r3, [pc, #252]	@ (800f124 <MX_LWIP_Init+0x254>)
 800f026:	789b      	ldrb	r3, [r3, #2]
 800f028:	021b      	lsls	r3, r3, #8
 800f02a:	430b      	orrs	r3, r1
 800f02c:	493d      	ldr	r1, [pc, #244]	@ (800f124 <MX_LWIP_Init+0x254>)
 800f02e:	78c9      	ldrb	r1, [r1, #3]
 800f030:	430b      	orrs	r3, r1
 800f032:	0e1b      	lsrs	r3, r3, #24
 800f034:	4313      	orrs	r3, r2
 800f036:	4a3e      	ldr	r2, [pc, #248]	@ (800f130 <MX_LWIP_Init+0x260>)
 800f038:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800f03a:	4b3b      	ldr	r3, [pc, #236]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f03c:	781b      	ldrb	r3, [r3, #0]
 800f03e:	061a      	lsls	r2, r3, #24
 800f040:	4b39      	ldr	r3, [pc, #228]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f042:	785b      	ldrb	r3, [r3, #1]
 800f044:	041b      	lsls	r3, r3, #16
 800f046:	431a      	orrs	r2, r3
 800f048:	4b37      	ldr	r3, [pc, #220]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f04a:	789b      	ldrb	r3, [r3, #2]
 800f04c:	021b      	lsls	r3, r3, #8
 800f04e:	4313      	orrs	r3, r2
 800f050:	4a35      	ldr	r2, [pc, #212]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f052:	78d2      	ldrb	r2, [r2, #3]
 800f054:	4313      	orrs	r3, r2
 800f056:	061a      	lsls	r2, r3, #24
 800f058:	4b33      	ldr	r3, [pc, #204]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f05a:	781b      	ldrb	r3, [r3, #0]
 800f05c:	0619      	lsls	r1, r3, #24
 800f05e:	4b32      	ldr	r3, [pc, #200]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f060:	785b      	ldrb	r3, [r3, #1]
 800f062:	041b      	lsls	r3, r3, #16
 800f064:	4319      	orrs	r1, r3
 800f066:	4b30      	ldr	r3, [pc, #192]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f068:	789b      	ldrb	r3, [r3, #2]
 800f06a:	021b      	lsls	r3, r3, #8
 800f06c:	430b      	orrs	r3, r1
 800f06e:	492e      	ldr	r1, [pc, #184]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f070:	78c9      	ldrb	r1, [r1, #3]
 800f072:	430b      	orrs	r3, r1
 800f074:	021b      	lsls	r3, r3, #8
 800f076:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800f07a:	431a      	orrs	r2, r3
 800f07c:	4b2a      	ldr	r3, [pc, #168]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f07e:	781b      	ldrb	r3, [r3, #0]
 800f080:	0619      	lsls	r1, r3, #24
 800f082:	4b29      	ldr	r3, [pc, #164]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f084:	785b      	ldrb	r3, [r3, #1]
 800f086:	041b      	lsls	r3, r3, #16
 800f088:	4319      	orrs	r1, r3
 800f08a:	4b27      	ldr	r3, [pc, #156]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f08c:	789b      	ldrb	r3, [r3, #2]
 800f08e:	021b      	lsls	r3, r3, #8
 800f090:	430b      	orrs	r3, r1
 800f092:	4925      	ldr	r1, [pc, #148]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f094:	78c9      	ldrb	r1, [r1, #3]
 800f096:	430b      	orrs	r3, r1
 800f098:	0a1b      	lsrs	r3, r3, #8
 800f09a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800f09e:	431a      	orrs	r2, r3
 800f0a0:	4b21      	ldr	r3, [pc, #132]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f0a2:	781b      	ldrb	r3, [r3, #0]
 800f0a4:	0619      	lsls	r1, r3, #24
 800f0a6:	4b20      	ldr	r3, [pc, #128]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f0a8:	785b      	ldrb	r3, [r3, #1]
 800f0aa:	041b      	lsls	r3, r3, #16
 800f0ac:	4319      	orrs	r1, r3
 800f0ae:	4b1e      	ldr	r3, [pc, #120]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f0b0:	789b      	ldrb	r3, [r3, #2]
 800f0b2:	021b      	lsls	r3, r3, #8
 800f0b4:	430b      	orrs	r3, r1
 800f0b6:	491c      	ldr	r1, [pc, #112]	@ (800f128 <MX_LWIP_Init+0x258>)
 800f0b8:	78c9      	ldrb	r1, [r1, #3]
 800f0ba:	430b      	orrs	r3, r1
 800f0bc:	0e1b      	lsrs	r3, r3, #24
 800f0be:	4313      	orrs	r3, r2
 800f0c0:	4a1c      	ldr	r2, [pc, #112]	@ (800f134 <MX_LWIP_Init+0x264>)
 800f0c2:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800f0c4:	4b1c      	ldr	r3, [pc, #112]	@ (800f138 <MX_LWIP_Init+0x268>)
 800f0c6:	9302      	str	r3, [sp, #8]
 800f0c8:	4b1c      	ldr	r3, [pc, #112]	@ (800f13c <MX_LWIP_Init+0x26c>)
 800f0ca:	9301      	str	r3, [sp, #4]
 800f0cc:	2300      	movs	r3, #0
 800f0ce:	9300      	str	r3, [sp, #0]
 800f0d0:	4b18      	ldr	r3, [pc, #96]	@ (800f134 <MX_LWIP_Init+0x264>)
 800f0d2:	4a17      	ldr	r2, [pc, #92]	@ (800f130 <MX_LWIP_Init+0x260>)
 800f0d4:	4915      	ldr	r1, [pc, #84]	@ (800f12c <MX_LWIP_Init+0x25c>)
 800f0d6:	481a      	ldr	r0, [pc, #104]	@ (800f140 <MX_LWIP_Init+0x270>)
 800f0d8:	f008 fe2c 	bl	8017d34 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800f0dc:	4818      	ldr	r0, [pc, #96]	@ (800f140 <MX_LWIP_Init+0x270>)
 800f0de:	f008 ffd7 	bl	8018090 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800f0e2:	4817      	ldr	r0, [pc, #92]	@ (800f140 <MX_LWIP_Init+0x270>)
 800f0e4:	f008 ffe4 	bl	80180b0 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800f0e8:	4916      	ldr	r1, [pc, #88]	@ (800f144 <MX_LWIP_Init+0x274>)
 800f0ea:	4815      	ldr	r0, [pc, #84]	@ (800f140 <MX_LWIP_Init+0x270>)
 800f0ec:	f009 f8e2 	bl	80182b4 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800f0f0:	2224      	movs	r2, #36	@ 0x24
 800f0f2:	2100      	movs	r1, #0
 800f0f4:	4814      	ldr	r0, [pc, #80]	@ (800f148 <MX_LWIP_Init+0x278>)
 800f0f6:	f00e f9b9 	bl	801d46c <memset>
  attributes.name = "EthLink";
 800f0fa:	4b13      	ldr	r3, [pc, #76]	@ (800f148 <MX_LWIP_Init+0x278>)
 800f0fc:	4a13      	ldr	r2, [pc, #76]	@ (800f14c <MX_LWIP_Init+0x27c>)
 800f0fe:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800f100:	4b11      	ldr	r3, [pc, #68]	@ (800f148 <MX_LWIP_Init+0x278>)
 800f102:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800f106:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800f108:	4b0f      	ldr	r3, [pc, #60]	@ (800f148 <MX_LWIP_Init+0x278>)
 800f10a:	2210      	movs	r2, #16
 800f10c:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800f10e:	4a0e      	ldr	r2, [pc, #56]	@ (800f148 <MX_LWIP_Init+0x278>)
 800f110:	490b      	ldr	r1, [pc, #44]	@ (800f140 <MX_LWIP_Init+0x270>)
 800f112:	480f      	ldr	r0, [pc, #60]	@ (800f150 <MX_LWIP_Init+0x280>)
 800f114:	f000 fe35 	bl	800fd82 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800f118:	bf00      	nop
 800f11a:	46bd      	mov	sp, r7
 800f11c:	bd80      	pop	{r7, pc}
 800f11e:	bf00      	nop
 800f120:	24000d28 	.word	0x24000d28
 800f124:	24000d2c 	.word	0x24000d2c
 800f128:	24000d30 	.word	0x24000d30
 800f12c:	24000d1c 	.word	0x24000d1c
 800f130:	24000d20 	.word	0x24000d20
 800f134:	24000d24 	.word	0x24000d24
 800f138:	0801a515 	.word	0x0801a515
 800f13c:	0800f6dd 	.word	0x0800f6dd
 800f140:	24000ce8 	.word	0x24000ce8
 800f144:	0800f155 	.word	0x0800f155
 800f148:	24000d34 	.word	0x24000d34
 800f14c:	08020d98 	.word	0x08020d98
 800f150:	0800f9c1 	.word	0x0800f9c1

0800f154 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800f154:	b480      	push	{r7}
 800f156:	b083      	sub	sp, #12
 800f158:	af00      	add	r7, sp, #0
 800f15a:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800f15c:	bf00      	nop
 800f15e:	370c      	adds	r7, #12
 800f160:	46bd      	mov	sp, r7
 800f162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f166:	4770      	bx	lr

0800f168 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800f168:	b580      	push	{r7, lr}
 800f16a:	b082      	sub	sp, #8
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800f170:	4b04      	ldr	r3, [pc, #16]	@ (800f184 <HAL_ETH_RxCpltCallback+0x1c>)
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	4618      	mov	r0, r3
 800f176:	f001 f89b 	bl	80102b0 <osSemaphoreRelease>
}
 800f17a:	bf00      	nop
 800f17c:	3708      	adds	r7, #8
 800f17e:	46bd      	mov	sp, r7
 800f180:	bd80      	pop	{r7, pc}
 800f182:	bf00      	nop
 800f184:	24000d60 	.word	0x24000d60

0800f188 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800f188:	b580      	push	{r7, lr}
 800f18a:	b082      	sub	sp, #8
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800f190:	4b04      	ldr	r3, [pc, #16]	@ (800f1a4 <HAL_ETH_TxCpltCallback+0x1c>)
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	4618      	mov	r0, r3
 800f196:	f001 f88b 	bl	80102b0 <osSemaphoreRelease>
}
 800f19a:	bf00      	nop
 800f19c:	3708      	adds	r7, #8
 800f19e:	46bd      	mov	sp, r7
 800f1a0:	bd80      	pop	{r7, pc}
 800f1a2:	bf00      	nop
 800f1a4:	24000d64 	.word	0x24000d64

0800f1a8 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800f1a8:	b580      	push	{r7, lr}
 800f1aa:	b082      	sub	sp, #8
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 800f1b0:	6878      	ldr	r0, [r7, #4]
 800f1b2:	f7f8 fbca 	bl	800794a <HAL_ETH_GetDMAError>
 800f1b6:	4603      	mov	r3, r0
 800f1b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f1bc:	2b80      	cmp	r3, #128	@ 0x80
 800f1be:	d104      	bne.n	800f1ca <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800f1c0:	4b04      	ldr	r3, [pc, #16]	@ (800f1d4 <HAL_ETH_ErrorCallback+0x2c>)
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	4618      	mov	r0, r3
 800f1c6:	f001 f873 	bl	80102b0 <osSemaphoreRelease>
  }
}
 800f1ca:	bf00      	nop
 800f1cc:	3708      	adds	r7, #8
 800f1ce:	46bd      	mov	sp, r7
 800f1d0:	bd80      	pop	{r7, pc}
 800f1d2:	bf00      	nop
 800f1d4:	24000d60 	.word	0x24000d60

0800f1d8 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800f1d8:	b580      	push	{r7, lr}
 800f1da:	b0a8      	sub	sp, #160	@ 0xa0
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800f1e0:	2300      	movs	r3, #0
 800f1e2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800f1e6:	2300      	movs	r3, #0
 800f1e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  int32_t PHYLinkState = 0;
 800f1ec:	2300      	movs	r3, #0
 800f1ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  ETH_MACConfigTypeDef MACConf = {0};
 800f1f2:	f107 0308 	add.w	r3, r7, #8
 800f1f6:	2264      	movs	r2, #100	@ 0x64
 800f1f8:	2100      	movs	r1, #0
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	f00e f936 	bl	801d46c <memset>
  /* Start ETH HAL Init */
  heth.Instance = ETH;
 800f200:	4b82      	ldr	r3, [pc, #520]	@ (800f40c <low_level_init+0x234>)
 800f202:	4a83      	ldr	r2, [pc, #524]	@ (800f410 <low_level_init+0x238>)
 800f204:	601a      	str	r2, [r3, #0]
  heth.Init.MACAddr = &EthMacAddr[0];
 800f206:	4b81      	ldr	r3, [pc, #516]	@ (800f40c <low_level_init+0x234>)
 800f208:	4a82      	ldr	r2, [pc, #520]	@ (800f414 <low_level_init+0x23c>)
 800f20a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800f20c:	4b7f      	ldr	r3, [pc, #508]	@ (800f40c <low_level_init+0x234>)
 800f20e:	2201      	movs	r2, #1
 800f210:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800f212:	4b7e      	ldr	r3, [pc, #504]	@ (800f40c <low_level_init+0x234>)
 800f214:	4a80      	ldr	r2, [pc, #512]	@ (800f418 <low_level_init+0x240>)
 800f216:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800f218:	4b7c      	ldr	r3, [pc, #496]	@ (800f40c <low_level_init+0x234>)
 800f21a:	4a80      	ldr	r2, [pc, #512]	@ (800f41c <low_level_init+0x244>)
 800f21c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800f21e:	4b7b      	ldr	r3, [pc, #492]	@ (800f40c <low_level_init+0x234>)
 800f220:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800f224:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800f226:	4879      	ldr	r0, [pc, #484]	@ (800f40c <low_level_init+0x234>)
 800f228:	f7f7 fba0 	bl	800696c <HAL_ETH_Init>
 800f22c:	4603      	mov	r3, r0
 800f22e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800f232:	2238      	movs	r2, #56	@ 0x38
 800f234:	2100      	movs	r1, #0
 800f236:	487a      	ldr	r0, [pc, #488]	@ (800f420 <low_level_init+0x248>)
 800f238:	f00e f918 	bl	801d46c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800f23c:	4b78      	ldr	r3, [pc, #480]	@ (800f420 <low_level_init+0x248>)
 800f23e:	2221      	movs	r2, #33	@ 0x21
 800f240:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800f242:	4b77      	ldr	r3, [pc, #476]	@ (800f420 <low_level_init+0x248>)
 800f244:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800f248:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800f24a:	4b75      	ldr	r3, [pc, #468]	@ (800f420 <low_level_init+0x248>)
 800f24c:	2200      	movs	r2, #0
 800f24e:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800f250:	4874      	ldr	r0, [pc, #464]	@ (800f424 <low_level_init+0x24c>)
 800f252:	f008 fb97 	bl	8017984 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2206      	movs	r2, #6
 800f25a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800f25e:	4b6b      	ldr	r3, [pc, #428]	@ (800f40c <low_level_init+0x234>)
 800f260:	685b      	ldr	r3, [r3, #4]
 800f262:	781a      	ldrb	r2, [r3, #0]
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800f26a:	4b68      	ldr	r3, [pc, #416]	@ (800f40c <low_level_init+0x234>)
 800f26c:	685b      	ldr	r3, [r3, #4]
 800f26e:	785a      	ldrb	r2, [r3, #1]
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800f276:	4b65      	ldr	r3, [pc, #404]	@ (800f40c <low_level_init+0x234>)
 800f278:	685b      	ldr	r3, [r3, #4]
 800f27a:	789a      	ldrb	r2, [r3, #2]
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800f282:	4b62      	ldr	r3, [pc, #392]	@ (800f40c <low_level_init+0x234>)
 800f284:	685b      	ldr	r3, [r3, #4]
 800f286:	78da      	ldrb	r2, [r3, #3]
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800f28e:	4b5f      	ldr	r3, [pc, #380]	@ (800f40c <low_level_init+0x234>)
 800f290:	685b      	ldr	r3, [r3, #4]
 800f292:	791a      	ldrb	r2, [r3, #4]
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800f29a:	4b5c      	ldr	r3, [pc, #368]	@ (800f40c <low_level_init+0x234>)
 800f29c:	685b      	ldr	r3, [r3, #4]
 800f29e:	795a      	ldrb	r2, [r3, #5]
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800f2ac:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f2b4:	f043 030a 	orr.w	r3, r3, #10
 800f2b8:	b2da      	uxtb	r2, r3
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800f2c0:	2200      	movs	r2, #0
 800f2c2:	2100      	movs	r1, #0
 800f2c4:	2001      	movs	r0, #1
 800f2c6:	f000 ff17 	bl	80100f8 <osSemaphoreNew>
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	4a56      	ldr	r2, [pc, #344]	@ (800f428 <low_level_init+0x250>)
 800f2ce:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800f2d0:	2200      	movs	r2, #0
 800f2d2:	2100      	movs	r1, #0
 800f2d4:	2001      	movs	r0, #1
 800f2d6:	f000 ff0f 	bl	80100f8 <osSemaphoreNew>
 800f2da:	4603      	mov	r3, r0
 800f2dc:	4a53      	ldr	r2, [pc, #332]	@ (800f42c <low_level_init+0x254>)
 800f2de:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800f2e0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800f2e4:	2224      	movs	r2, #36	@ 0x24
 800f2e6:	2100      	movs	r1, #0
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	f00e f8bf 	bl	801d46c <memset>
  attributes.name = "EthIf";
 800f2ee:	4b50      	ldr	r3, [pc, #320]	@ (800f430 <low_level_init+0x258>)
 800f2f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800f2f2:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 800f2f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  attributes.priority = osPriorityRealtime;
 800f2fa:	2330      	movs	r3, #48	@ 0x30
 800f2fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  osThreadNew(ethernetif_input, netif, &attributes);
 800f300:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800f304:	461a      	mov	r2, r3
 800f306:	6879      	ldr	r1, [r7, #4]
 800f308:	484a      	ldr	r0, [pc, #296]	@ (800f434 <low_level_init+0x25c>)
 800f30a:	f000 fd3a 	bl	800fd82 <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800f30e:	494a      	ldr	r1, [pc, #296]	@ (800f438 <low_level_init+0x260>)
 800f310:	484a      	ldr	r0, [pc, #296]	@ (800f43c <low_level_init+0x264>)
 800f312:	f7f6 f907 	bl	8005524 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800f316:	4849      	ldr	r0, [pc, #292]	@ (800f43c <low_level_init+0x264>)
 800f318:	f7f6 f936 	bl	8005588 <LAN8742_Init>
 800f31c:	4603      	mov	r3, r0
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d006      	beq.n	800f330 <low_level_init+0x158>
  {
    netif_set_link_down(netif);
 800f322:	6878      	ldr	r0, [r7, #4]
 800f324:	f008 ff96 	bl	8018254 <netif_set_link_down>
    netif_set_down(netif);
 800f328:	6878      	ldr	r0, [r7, #4]
 800f32a:	f008 ff2d 	bl	8018188 <netif_set_down>
 800f32e:	e06a      	b.n	800f406 <low_level_init+0x22e>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800f330:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800f334:	2b00      	cmp	r3, #0
 800f336:	d164      	bne.n	800f402 <low_level_init+0x22a>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800f338:	4840      	ldr	r0, [pc, #256]	@ (800f43c <low_level_init+0x264>)
 800f33a:	f7f6 f972 	bl	8005622 <LAN8742_GetLinkState>
 800f33e:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800f342:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f346:	2b01      	cmp	r3, #1
 800f348:	dc06      	bgt.n	800f358 <low_level_init+0x180>
    {
      netif_set_link_down(netif);
 800f34a:	6878      	ldr	r0, [r7, #4]
 800f34c:	f008 ff82 	bl	8018254 <netif_set_link_down>
      netif_set_down(netif);
 800f350:	6878      	ldr	r0, [r7, #4]
 800f352:	f008 ff19 	bl	8018188 <netif_set_down>
 800f356:	e056      	b.n	800f406 <low_level_init+0x22e>
    }
    else
    {
      switch (PHYLinkState)
 800f358:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f35c:	3b02      	subs	r3, #2
 800f35e:	2b03      	cmp	r3, #3
 800f360:	d82a      	bhi.n	800f3b8 <low_level_init+0x1e0>
 800f362:	a201      	add	r2, pc, #4	@ (adr r2, 800f368 <low_level_init+0x190>)
 800f364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f368:	0800f379 	.word	0x0800f379
 800f36c:	0800f38b 	.word	0x0800f38b
 800f370:	0800f39b 	.word	0x0800f39b
 800f374:	0800f3ab 	.word	0x0800f3ab
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800f378:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800f37c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        speed = ETH_SPEED_100M;
 800f380:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800f384:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        break;
 800f388:	e01f      	b.n	800f3ca <low_level_init+0x1f2>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800f38a:	2300      	movs	r3, #0
 800f38c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        speed = ETH_SPEED_100M;
 800f390:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800f394:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        break;
 800f398:	e017      	b.n	800f3ca <low_level_init+0x1f2>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800f39a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800f39e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        speed = ETH_SPEED_10M;
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        break;
 800f3a8:	e00f      	b.n	800f3ca <low_level_init+0x1f2>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800f3aa:	2300      	movs	r3, #0
 800f3ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        speed = ETH_SPEED_10M;
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        break;
 800f3b6:	e008      	b.n	800f3ca <low_level_init+0x1f2>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800f3b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800f3bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        speed = ETH_SPEED_100M;
 800f3c0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800f3c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
        break;
 800f3c8:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800f3ca:	f107 0308 	add.w	r3, r7, #8
 800f3ce:	4619      	mov	r1, r3
 800f3d0:	480e      	ldr	r0, [pc, #56]	@ (800f40c <low_level_init+0x234>)
 800f3d2:	f7f8 f86f 	bl	80074b4 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800f3d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f3da:	623b      	str	r3, [r7, #32]
    MACConf.Speed = speed;
 800f3dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f3e0:	61fb      	str	r3, [r7, #28]
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800f3e2:	f107 0308 	add.w	r3, r7, #8
 800f3e6:	4619      	mov	r1, r3
 800f3e8:	4808      	ldr	r0, [pc, #32]	@ (800f40c <low_level_init+0x234>)
 800f3ea:	f7f8 fa37 	bl	800785c <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800f3ee:	4807      	ldr	r0, [pc, #28]	@ (800f40c <low_level_init+0x234>)
 800f3f0:	f7f7 fbba 	bl	8006b68 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800f3f4:	6878      	ldr	r0, [r7, #4]
 800f3f6:	f008 fe5b 	bl	80180b0 <netif_set_up>
    netif_set_link_up(netif);
 800f3fa:	6878      	ldr	r0, [r7, #4]
 800f3fc:	f008 fef6 	bl	80181ec <netif_set_link_up>
 800f400:	e001      	b.n	800f406 <low_level_init+0x22e>
    }

  }
  else
  {
    Error_Handler();
 800f402:	f7f4 ff4c 	bl	800429e <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800f406:	37a0      	adds	r7, #160	@ 0xa0
 800f408:	46bd      	mov	sp, r7
 800f40a:	bd80      	pop	{r7, pc}
 800f40c:	24000d68 	.word	0x24000d68
 800f410:	40028000 	.word	0x40028000
 800f414:	24000080 	.word	0x24000080
 800f418:	30000060 	.word	0x30000060
 800f41c:	30000000 	.word	0x30000000
 800f420:	24000e18 	.word	0x24000e18
 800f424:	08023230 	.word	0x08023230
 800f428:	24000d60 	.word	0x24000d60
 800f42c:	24000d64 	.word	0x24000d64
 800f430:	08020da0 	.word	0x08020da0
 800f434:	0800f689 	.word	0x0800f689
 800f438:	24000088 	.word	0x24000088
 800f43c:	24000e50 	.word	0x24000e50

0800f440 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800f440:	b580      	push	{r7, lr}
 800f442:	b09a      	sub	sp, #104	@ 0x68
 800f444:	af00      	add	r7, sp, #0
 800f446:	6078      	str	r0, [r7, #4]
 800f448:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800f44a:	2300      	movs	r3, #0
 800f44c:	667b      	str	r3, [r7, #100]	@ 0x64
  struct pbuf *q = NULL;
 800f44e:	2300      	movs	r3, #0
 800f450:	663b      	str	r3, [r7, #96]	@ 0x60
  err_t errval = ERR_OK;
 800f452:	2300      	movs	r3, #0
 800f454:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800f458:	f107 0308 	add.w	r3, r7, #8
 800f45c:	2230      	movs	r2, #48	@ 0x30
 800f45e:	2100      	movs	r1, #0
 800f460:	4618      	mov	r0, r3
 800f462:	f00e f803 	bl	801d46c <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800f466:	f107 0308 	add.w	r3, r7, #8
 800f46a:	2230      	movs	r2, #48	@ 0x30
 800f46c:	2100      	movs	r1, #0
 800f46e:	4618      	mov	r0, r3
 800f470:	f00d fffc 	bl	801d46c <memset>

  for(q = p; q != NULL; q = q->next)
 800f474:	683b      	ldr	r3, [r7, #0]
 800f476:	663b      	str	r3, [r7, #96]	@ 0x60
 800f478:	e045      	b.n	800f506 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800f47a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f47c:	2b03      	cmp	r3, #3
 800f47e:	d902      	bls.n	800f486 <low_level_output+0x46>
      return ERR_IF;
 800f480:	f06f 030b 	mvn.w	r3, #11
 800f484:	e0d0      	b.n	800f628 <low_level_output+0x1e8>

    Txbuffer[i].buffer = q->payload;
 800f486:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f488:	6859      	ldr	r1, [r3, #4]
 800f48a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f48c:	4613      	mov	r3, r2
 800f48e:	005b      	lsls	r3, r3, #1
 800f490:	4413      	add	r3, r2
 800f492:	009b      	lsls	r3, r3, #2
 800f494:	3368      	adds	r3, #104	@ 0x68
 800f496:	443b      	add	r3, r7
 800f498:	3b60      	subs	r3, #96	@ 0x60
 800f49a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800f49c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f49e:	895b      	ldrh	r3, [r3, #10]
 800f4a0:	4619      	mov	r1, r3
 800f4a2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f4a4:	4613      	mov	r3, r2
 800f4a6:	005b      	lsls	r3, r3, #1
 800f4a8:	4413      	add	r3, r2
 800f4aa:	009b      	lsls	r3, r3, #2
 800f4ac:	3368      	adds	r3, #104	@ 0x68
 800f4ae:	443b      	add	r3, r7
 800f4b0:	3b5c      	subs	r3, #92	@ 0x5c
 800f4b2:	6019      	str	r1, [r3, #0]

    if(i>0)
 800f4b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d011      	beq.n	800f4de <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800f4ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f4bc:	1e5a      	subs	r2, r3, #1
 800f4be:	f107 0008 	add.w	r0, r7, #8
 800f4c2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f4c4:	460b      	mov	r3, r1
 800f4c6:	005b      	lsls	r3, r3, #1
 800f4c8:	440b      	add	r3, r1
 800f4ca:	009b      	lsls	r3, r3, #2
 800f4cc:	18c1      	adds	r1, r0, r3
 800f4ce:	4613      	mov	r3, r2
 800f4d0:	005b      	lsls	r3, r3, #1
 800f4d2:	4413      	add	r3, r2
 800f4d4:	009b      	lsls	r3, r3, #2
 800f4d6:	3368      	adds	r3, #104	@ 0x68
 800f4d8:	443b      	add	r3, r7
 800f4da:	3b58      	subs	r3, #88	@ 0x58
 800f4dc:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800f4de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d109      	bne.n	800f4fa <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800f4e6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f4e8:	4613      	mov	r3, r2
 800f4ea:	005b      	lsls	r3, r3, #1
 800f4ec:	4413      	add	r3, r2
 800f4ee:	009b      	lsls	r3, r3, #2
 800f4f0:	3368      	adds	r3, #104	@ 0x68
 800f4f2:	443b      	add	r3, r7
 800f4f4:	3b58      	subs	r3, #88	@ 0x58
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	601a      	str	r2, [r3, #0]
    }

    i++;
 800f4fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f4fc:	3301      	adds	r3, #1
 800f4fe:	667b      	str	r3, [r7, #100]	@ 0x64
  for(q = p; q != NULL; q = q->next)
 800f500:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	663b      	str	r3, [r7, #96]	@ 0x60
 800f506:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d1b6      	bne.n	800f47a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800f50c:	683b      	ldr	r3, [r7, #0]
 800f50e:	891b      	ldrh	r3, [r3, #8]
 800f510:	461a      	mov	r2, r3
 800f512:	4b47      	ldr	r3, [pc, #284]	@ (800f630 <low_level_output+0x1f0>)
 800f514:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800f516:	4a46      	ldr	r2, [pc, #280]	@ (800f630 <low_level_output+0x1f0>)
 800f518:	f107 0308 	add.w	r3, r7, #8
 800f51c:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800f51e:	4a44      	ldr	r2, [pc, #272]	@ (800f630 <low_level_output+0x1f0>)
 800f520:	683b      	ldr	r3, [r7, #0]
 800f522:	6353      	str	r3, [r2, #52]	@ 0x34

  /* Flush D-Cache for each fragment before handing to DMA (H7 has D-Cache enabled). */
  for (uint32_t j = 0; j < i; j++)
 800f524:	2300      	movs	r3, #0
 800f526:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f528:	e049      	b.n	800f5be <low_level_output+0x17e>
  {
    uintptr_t addr = (uintptr_t)Txbuffer[j].buffer;
 800f52a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f52c:	4613      	mov	r3, r2
 800f52e:	005b      	lsls	r3, r3, #1
 800f530:	4413      	add	r3, r2
 800f532:	009b      	lsls	r3, r3, #2
 800f534:	3368      	adds	r3, #104	@ 0x68
 800f536:	443b      	add	r3, r7
 800f538:	3b60      	subs	r3, #96	@ 0x60
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	657b      	str	r3, [r7, #84]	@ 0x54
    uint32_t len = Txbuffer[j].len;
 800f53e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f540:	4613      	mov	r3, r2
 800f542:	005b      	lsls	r3, r3, #1
 800f544:	4413      	add	r3, r2
 800f546:	009b      	lsls	r3, r3, #2
 800f548:	3368      	adds	r3, #104	@ 0x68
 800f54a:	443b      	add	r3, r7
 800f54c:	3b5c      	subs	r3, #92	@ 0x5c
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	653b      	str	r3, [r7, #80]	@ 0x50
    /* Align start to cache line (32 bytes) to avoid cleaning the wrong area. */
    uintptr_t aligned = addr & ~((uintptr_t)0x1FU);
 800f552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f554:	f023 031f 	bic.w	r3, r3, #31
 800f558:	64fb      	str	r3, [r7, #76]	@ 0x4c
    uint32_t clean_len = (uint32_t)((addr - aligned) + len + 31U) & ~31U;
 800f55a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f55c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f55e:	1ad2      	subs	r2, r2, r3
 800f560:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f562:	4413      	add	r3, r2
 800f564:	331f      	adds	r3, #31
 800f566:	f023 031f 	bic.w	r3, r3, #31
 800f56a:	64bb      	str	r3, [r7, #72]	@ 0x48
    SCB_CleanDCache_by_Addr((uint32_t *)aligned, clean_len);
 800f56c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f56e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f570:	647a      	str	r2, [r7, #68]	@ 0x44
 800f572:	643b      	str	r3, [r7, #64]	@ 0x40
    if ( dsize > 0 ) { 
 800f574:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f576:	2b00      	cmp	r3, #0
 800f578:	dd1d      	ble.n	800f5b6 <low_level_output+0x176>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800f57a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f57c:	f003 021f 	and.w	r2, r3, #31
 800f580:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f582:	4413      	add	r3, r2
 800f584:	63fb      	str	r3, [r7, #60]	@ 0x3c
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800f586:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f588:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("dsb 0xF":::"memory");
 800f58a:	f3bf 8f4f 	dsb	sy
}
 800f58e:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800f590:	4a28      	ldr	r2, [pc, #160]	@ (800f634 <low_level_output+0x1f4>)
 800f592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f594:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800f598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f59a:	3320      	adds	r3, #32
 800f59c:	63bb      	str	r3, [r7, #56]	@ 0x38
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800f59e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5a0:	3b20      	subs	r3, #32
 800f5a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      } while ( op_size > 0 );
 800f5a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	dcf2      	bgt.n	800f590 <low_level_output+0x150>
  __ASM volatile ("dsb 0xF":::"memory");
 800f5aa:	f3bf 8f4f 	dsb	sy
}
 800f5ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800f5b0:	f3bf 8f6f 	isb	sy
}
 800f5b4:	bf00      	nop
}
 800f5b6:	bf00      	nop
  for (uint32_t j = 0; j < i; j++)
 800f5b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f5ba:	3301      	adds	r3, #1
 800f5bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f5be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f5c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f5c2:	429a      	cmp	r2, r3
 800f5c4:	d3b1      	bcc.n	800f52a <low_level_output+0xea>
  }

  pbuf_ref(p);
 800f5c6:	6838      	ldr	r0, [r7, #0]
 800f5c8:	f009 faa4 	bl	8018b14 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800f5cc:	4918      	ldr	r1, [pc, #96]	@ (800f630 <low_level_output+0x1f0>)
 800f5ce:	481a      	ldr	r0, [pc, #104]	@ (800f638 <low_level_output+0x1f8>)
 800f5d0:	f7f7 fbb6 	bl	8006d40 <HAL_ETH_Transmit_IT>
 800f5d4:	4603      	mov	r3, r0
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d103      	bne.n	800f5e2 <low_level_output+0x1a2>
    {
      errval = ERR_OK;
 800f5da:	2300      	movs	r3, #0
 800f5dc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f5e0:	e01b      	b.n	800f61a <low_level_output+0x1da>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800f5e2:	4815      	ldr	r0, [pc, #84]	@ (800f638 <low_level_output+0x1f8>)
 800f5e4:	f7f8 f9a4 	bl	8007930 <HAL_ETH_GetError>
 800f5e8:	4603      	mov	r3, r0
 800f5ea:	f003 0302 	and.w	r3, r3, #2
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d00d      	beq.n	800f60e <low_level_output+0x1ce>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800f5f2:	4b12      	ldr	r3, [pc, #72]	@ (800f63c <low_level_output+0x1fc>)
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800f5fa:	4618      	mov	r0, r3
 800f5fc:	f000 fe06 	bl	801020c <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800f600:	480d      	ldr	r0, [pc, #52]	@ (800f638 <low_level_output+0x1f8>)
 800f602:	f7f7 fd24 	bl	800704e <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800f606:	23fe      	movs	r3, #254	@ 0xfe
 800f608:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f60c:	e005      	b.n	800f61a <low_level_output+0x1da>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800f60e:	6838      	ldr	r0, [r7, #0]
 800f610:	f009 f9da 	bl	80189c8 <pbuf_free>
        errval =  ERR_IF;
 800f614:	23f4      	movs	r3, #244	@ 0xf4
 800f616:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      }
    }
  }while(errval == ERR_BUF);
 800f61a:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 800f61e:	f113 0f02 	cmn.w	r3, #2
 800f622:	d0d3      	beq.n	800f5cc <low_level_output+0x18c>

  return errval;
 800f624:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 800f628:	4618      	mov	r0, r3
 800f62a:	3768      	adds	r7, #104	@ 0x68
 800f62c:	46bd      	mov	sp, r7
 800f62e:	bd80      	pop	{r7, pc}
 800f630:	24000e18 	.word	0x24000e18
 800f634:	e000ed00 	.word	0xe000ed00
 800f638:	24000d68 	.word	0x24000d68
 800f63c:	24000d64 	.word	0x24000d64

0800f640 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800f640:	b580      	push	{r7, lr}
 800f642:	b084      	sub	sp, #16
 800f644:	af00      	add	r7, sp, #0
 800f646:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800f648:	2300      	movs	r3, #0
 800f64a:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800f64c:	4b0b      	ldr	r3, [pc, #44]	@ (800f67c <low_level_input+0x3c>)
 800f64e:	781b      	ldrb	r3, [r3, #0]
 800f650:	2b00      	cmp	r3, #0
 800f652:	d105      	bne.n	800f660 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800f654:	f107 030c 	add.w	r3, r7, #12
 800f658:	4619      	mov	r1, r3
 800f65a:	4809      	ldr	r0, [pc, #36]	@ (800f680 <low_level_input+0x40>)
 800f65c:	f7f7 fbc1 	bl	8006de2 <HAL_ETH_ReadData>
  }

  if (p != NULL) {
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	2b00      	cmp	r3, #0
 800f664:	d005      	beq.n	800f672 <low_level_input+0x32>
    printf("eth: received packet len=%d\r\n", p->tot_len);
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	891b      	ldrh	r3, [r3, #8]
 800f66a:	4619      	mov	r1, r3
 800f66c:	4805      	ldr	r0, [pc, #20]	@ (800f684 <low_level_input+0x44>)
 800f66e:	f00d fd2d 	bl	801d0cc <iprintf>
  }

  return p;
 800f672:	68fb      	ldr	r3, [r7, #12]
}
 800f674:	4618      	mov	r0, r3
 800f676:	3710      	adds	r7, #16
 800f678:	46bd      	mov	sp, r7
 800f67a:	bd80      	pop	{r7, pc}
 800f67c:	24000d5c 	.word	0x24000d5c
 800f680:	24000d68 	.word	0x24000d68
 800f684:	08020da8 	.word	0x08020da8

0800f688 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800f688:	b580      	push	{r7, lr}
 800f68a:	b084      	sub	sp, #16
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800f690:	2300      	movs	r3, #0
 800f692:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800f698:	4b0f      	ldr	r3, [pc, #60]	@ (800f6d8 <ethernetif_input+0x50>)
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	f04f 31ff 	mov.w	r1, #4294967295
 800f6a0:	4618      	mov	r0, r3
 800f6a2:	f000 fdb3 	bl	801020c <osSemaphoreAcquire>
 800f6a6:	4603      	mov	r3, r0
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d1f5      	bne.n	800f698 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800f6ac:	68b8      	ldr	r0, [r7, #8]
 800f6ae:	f7ff ffc7 	bl	800f640 <low_level_input>
 800f6b2:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d00a      	beq.n	800f6d0 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800f6ba:	68bb      	ldr	r3, [r7, #8]
 800f6bc:	691b      	ldr	r3, [r3, #16]
 800f6be:	68b9      	ldr	r1, [r7, #8]
 800f6c0:	68f8      	ldr	r0, [r7, #12]
 800f6c2:	4798      	blx	r3
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d002      	beq.n	800f6d0 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800f6ca:	68f8      	ldr	r0, [r7, #12]
 800f6cc:	f009 f97c 	bl	80189c8 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d1ea      	bne.n	800f6ac <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800f6d6:	e7df      	b.n	800f698 <ethernetif_input+0x10>
 800f6d8:	24000d60 	.word	0x24000d60

0800f6dc <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800f6dc:	b580      	push	{r7, lr}
 800f6de:	b082      	sub	sp, #8
 800f6e0:	af00      	add	r7, sp, #0
 800f6e2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d106      	bne.n	800f6f8 <ethernetif_init+0x1c>
 800f6ea:	4b0e      	ldr	r3, [pc, #56]	@ (800f724 <ethernetif_init+0x48>)
 800f6ec:	f240 221f 	movw	r2, #543	@ 0x21f
 800f6f0:	490d      	ldr	r1, [pc, #52]	@ (800f728 <ethernetif_init+0x4c>)
 800f6f2:	480e      	ldr	r0, [pc, #56]	@ (800f72c <ethernetif_init+0x50>)
 800f6f4:	f00d fcea 	bl	801d0cc <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	2273      	movs	r2, #115	@ 0x73
 800f6fc:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	2274      	movs	r2, #116	@ 0x74
 800f704:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	4a09      	ldr	r2, [pc, #36]	@ (800f730 <ethernetif_init+0x54>)
 800f70c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	4a08      	ldr	r2, [pc, #32]	@ (800f734 <ethernetif_init+0x58>)
 800f712:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800f714:	6878      	ldr	r0, [r7, #4]
 800f716:	f7ff fd5f 	bl	800f1d8 <low_level_init>

  return ERR_OK;
 800f71a:	2300      	movs	r3, #0
}
 800f71c:	4618      	mov	r0, r3
 800f71e:	3708      	adds	r7, #8
 800f720:	46bd      	mov	sp, r7
 800f722:	bd80      	pop	{r7, pc}
 800f724:	08020dc8 	.word	0x08020dc8
 800f728:	08020de4 	.word	0x08020de4
 800f72c:	08020df4 	.word	0x08020df4
 800f730:	08015059 	.word	0x08015059
 800f734:	0800f441 	.word	0x0800f441

0800f738 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800f738:	b580      	push	{r7, lr}
 800f73a:	b084      	sub	sp, #16
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800f744:	68f9      	ldr	r1, [r7, #12]
 800f746:	4809      	ldr	r0, [pc, #36]	@ (800f76c <pbuf_free_custom+0x34>)
 800f748:	f008 fa0c 	bl	8017b64 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800f74c:	4b08      	ldr	r3, [pc, #32]	@ (800f770 <pbuf_free_custom+0x38>)
 800f74e:	781b      	ldrb	r3, [r3, #0]
 800f750:	2b01      	cmp	r3, #1
 800f752:	d107      	bne.n	800f764 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800f754:	4b06      	ldr	r3, [pc, #24]	@ (800f770 <pbuf_free_custom+0x38>)
 800f756:	2200      	movs	r2, #0
 800f758:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800f75a:	4b06      	ldr	r3, [pc, #24]	@ (800f774 <pbuf_free_custom+0x3c>)
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	4618      	mov	r0, r3
 800f760:	f000 fda6 	bl	80102b0 <osSemaphoreRelease>
  }
}
 800f764:	bf00      	nop
 800f766:	3710      	adds	r7, #16
 800f768:	46bd      	mov	sp, r7
 800f76a:	bd80      	pop	{r7, pc}
 800f76c:	08023230 	.word	0x08023230
 800f770:	24000d5c 	.word	0x24000d5c
 800f774:	24000d60 	.word	0x24000d60

0800f778 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800f778:	b580      	push	{r7, lr}
 800f77a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800f77c:	f7f6 fa44 	bl	8005c08 <HAL_GetTick>
 800f780:	4603      	mov	r3, r0
}
 800f782:	4618      	mov	r0, r3
 800f784:	bd80      	pop	{r7, pc}
	...

0800f788 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800f788:	b580      	push	{r7, lr}
 800f78a:	b08e      	sub	sp, #56	@ 0x38
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f790:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f794:	2200      	movs	r2, #0
 800f796:	601a      	str	r2, [r3, #0]
 800f798:	605a      	str	r2, [r3, #4]
 800f79a:	609a      	str	r2, [r3, #8]
 800f79c:	60da      	str	r2, [r3, #12]
 800f79e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	4a59      	ldr	r2, [pc, #356]	@ (800f90c <HAL_ETH_MspInit+0x184>)
 800f7a6:	4293      	cmp	r3, r2
 800f7a8:	f040 80ab 	bne.w	800f902 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800f7ac:	4b58      	ldr	r3, [pc, #352]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f7ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f7b2:	4a57      	ldr	r2, [pc, #348]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f7b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f7b8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800f7bc:	4b54      	ldr	r3, [pc, #336]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f7be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f7c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f7c6:	623b      	str	r3, [r7, #32]
 800f7c8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800f7ca:	4b51      	ldr	r3, [pc, #324]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f7cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f7d0:	4a4f      	ldr	r2, [pc, #316]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f7d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800f7d6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800f7da:	4b4d      	ldr	r3, [pc, #308]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f7dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f7e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f7e4:	61fb      	str	r3, [r7, #28]
 800f7e6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800f7e8:	4b49      	ldr	r3, [pc, #292]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f7ea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f7ee:	4a48      	ldr	r2, [pc, #288]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f7f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f7f4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800f7f8:	4b45      	ldr	r3, [pc, #276]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f7fa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f7fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f802:	61bb      	str	r3, [r7, #24]
 800f804:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f806:	4b42      	ldr	r3, [pc, #264]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f80c:	4a40      	ldr	r2, [pc, #256]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f80e:	f043 0304 	orr.w	r3, r3, #4
 800f812:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f816:	4b3e      	ldr	r3, [pc, #248]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f81c:	f003 0304 	and.w	r3, r3, #4
 800f820:	617b      	str	r3, [r7, #20]
 800f822:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f824:	4b3a      	ldr	r3, [pc, #232]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f82a:	4a39      	ldr	r2, [pc, #228]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f82c:	f043 0301 	orr.w	r3, r3, #1
 800f830:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f834:	4b36      	ldr	r3, [pc, #216]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f836:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f83a:	f003 0301 	and.w	r3, r3, #1
 800f83e:	613b      	str	r3, [r7, #16]
 800f840:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f842:	4b33      	ldr	r3, [pc, #204]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f844:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f848:	4a31      	ldr	r2, [pc, #196]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f84a:	f043 0302 	orr.w	r3, r3, #2
 800f84e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f852:	4b2f      	ldr	r3, [pc, #188]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f854:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f858:	f003 0302 	and.w	r3, r3, #2
 800f85c:	60fb      	str	r3, [r7, #12]
 800f85e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800f860:	4b2b      	ldr	r3, [pc, #172]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f862:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f866:	4a2a      	ldr	r2, [pc, #168]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f868:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f86c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f870:	4b27      	ldr	r3, [pc, #156]	@ (800f910 <HAL_ETH_MspInit+0x188>)
 800f872:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f87a:	60bb      	str	r3, [r7, #8]
 800f87c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800f87e:	2332      	movs	r3, #50	@ 0x32
 800f880:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f882:	2302      	movs	r3, #2
 800f884:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f886:	2300      	movs	r3, #0
 800f888:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f88a:	2302      	movs	r3, #2
 800f88c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f88e:	230b      	movs	r3, #11
 800f890:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f892:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f896:	4619      	mov	r1, r3
 800f898:	481e      	ldr	r0, [pc, #120]	@ (800f914 <HAL_ETH_MspInit+0x18c>)
 800f89a:	f7f8 fe55 	bl	8008548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800f89e:	2386      	movs	r3, #134	@ 0x86
 800f8a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f8a2:	2302      	movs	r3, #2
 800f8a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f8aa:	2302      	movs	r3, #2
 800f8ac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f8ae:	230b      	movs	r3, #11
 800f8b0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f8b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f8b6:	4619      	mov	r1, r3
 800f8b8:	4817      	ldr	r0, [pc, #92]	@ (800f918 <HAL_ETH_MspInit+0x190>)
 800f8ba:	f7f8 fe45 	bl	8008548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800f8be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800f8c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f8c4:	2302      	movs	r3, #2
 800f8c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f8cc:	2302      	movs	r3, #2
 800f8ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f8d0:	230b      	movs	r3, #11
 800f8d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f8d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f8d8:	4619      	mov	r1, r3
 800f8da:	4810      	ldr	r0, [pc, #64]	@ (800f91c <HAL_ETH_MspInit+0x194>)
 800f8dc:	f7f8 fe34 	bl	8008548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800f8e0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800f8e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f8e6:	2302      	movs	r3, #2
 800f8e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f8ea:	2300      	movs	r3, #0
 800f8ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f8ee:	2302      	movs	r3, #2
 800f8f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f8f2:	230b      	movs	r3, #11
 800f8f4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f8f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f8fa:	4619      	mov	r1, r3
 800f8fc:	4808      	ldr	r0, [pc, #32]	@ (800f920 <HAL_ETH_MspInit+0x198>)
 800f8fe:	f7f8 fe23 	bl	8008548 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800f902:	bf00      	nop
 800f904:	3738      	adds	r7, #56	@ 0x38
 800f906:	46bd      	mov	sp, r7
 800f908:	bd80      	pop	{r7, pc}
 800f90a:	bf00      	nop
 800f90c:	40028000 	.word	0x40028000
 800f910:	58024400 	.word	0x58024400
 800f914:	58020800 	.word	0x58020800
 800f918:	58020000 	.word	0x58020000
 800f91c:	58020400 	.word	0x58020400
 800f920:	58021800 	.word	0x58021800

0800f924 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800f924:	b580      	push	{r7, lr}
 800f926:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800f928:	4802      	ldr	r0, [pc, #8]	@ (800f934 <ETH_PHY_IO_Init+0x10>)
 800f92a:	f7f7 ffb1 	bl	8007890 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800f92e:	2300      	movs	r3, #0
}
 800f930:	4618      	mov	r0, r3
 800f932:	bd80      	pop	{r7, pc}
 800f934:	24000d68 	.word	0x24000d68

0800f938 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800f938:	b480      	push	{r7}
 800f93a:	af00      	add	r7, sp, #0
  return 0;
 800f93c:	2300      	movs	r3, #0
}
 800f93e:	4618      	mov	r0, r3
 800f940:	46bd      	mov	sp, r7
 800f942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f946:	4770      	bx	lr

0800f948 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800f948:	b580      	push	{r7, lr}
 800f94a:	b084      	sub	sp, #16
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	60f8      	str	r0, [r7, #12]
 800f950:	60b9      	str	r1, [r7, #8]
 800f952:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	68ba      	ldr	r2, [r7, #8]
 800f958:	68f9      	ldr	r1, [r7, #12]
 800f95a:	4807      	ldr	r0, [pc, #28]	@ (800f978 <ETH_PHY_IO_ReadReg+0x30>)
 800f95c:	f7f7 fd02 	bl	8007364 <HAL_ETH_ReadPHYRegister>
 800f960:	4603      	mov	r3, r0
 800f962:	2b00      	cmp	r3, #0
 800f964:	d002      	beq.n	800f96c <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800f966:	f04f 33ff 	mov.w	r3, #4294967295
 800f96a:	e000      	b.n	800f96e <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800f96c:	2300      	movs	r3, #0
}
 800f96e:	4618      	mov	r0, r3
 800f970:	3710      	adds	r7, #16
 800f972:	46bd      	mov	sp, r7
 800f974:	bd80      	pop	{r7, pc}
 800f976:	bf00      	nop
 800f978:	24000d68 	.word	0x24000d68

0800f97c <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800f97c:	b580      	push	{r7, lr}
 800f97e:	b084      	sub	sp, #16
 800f980:	af00      	add	r7, sp, #0
 800f982:	60f8      	str	r0, [r7, #12]
 800f984:	60b9      	str	r1, [r7, #8]
 800f986:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	68ba      	ldr	r2, [r7, #8]
 800f98c:	68f9      	ldr	r1, [r7, #12]
 800f98e:	4807      	ldr	r0, [pc, #28]	@ (800f9ac <ETH_PHY_IO_WriteReg+0x30>)
 800f990:	f7f7 fd3c 	bl	800740c <HAL_ETH_WritePHYRegister>
 800f994:	4603      	mov	r3, r0
 800f996:	2b00      	cmp	r3, #0
 800f998:	d002      	beq.n	800f9a0 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800f99a:	f04f 33ff 	mov.w	r3, #4294967295
 800f99e:	e000      	b.n	800f9a2 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800f9a0:	2300      	movs	r3, #0
}
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	3710      	adds	r7, #16
 800f9a6:	46bd      	mov	sp, r7
 800f9a8:	bd80      	pop	{r7, pc}
 800f9aa:	bf00      	nop
 800f9ac:	24000d68 	.word	0x24000d68

0800f9b0 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800f9b0:	b580      	push	{r7, lr}
 800f9b2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800f9b4:	f7f6 f928 	bl	8005c08 <HAL_GetTick>
 800f9b8:	4603      	mov	r3, r0
}
 800f9ba:	4618      	mov	r0, r3
 800f9bc:	bd80      	pop	{r7, pc}
	...

0800f9c0 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800f9c0:	b580      	push	{r7, lr}
 800f9c2:	b0a0      	sub	sp, #128	@ 0x80
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800f9c8:	f107 0308 	add.w	r3, r7, #8
 800f9cc:	2264      	movs	r2, #100	@ 0x64
 800f9ce:	2100      	movs	r1, #0
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	f00d fd4b 	bl	801d46c <memset>
  int32_t PHYLinkState = 0;
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800f9da:	2300      	movs	r3, #0
 800f9dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f9de:	2300      	movs	r3, #0
 800f9e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800f9ea:	4840      	ldr	r0, [pc, #256]	@ (800faec <ethernet_link_thread+0x12c>)
 800f9ec:	f7f5 fe19 	bl	8005622 <LAN8742_GetLinkState>
 800f9f0:	6738      	str	r0, [r7, #112]	@ 0x70
  static int32_t last_PHYLinkState = -1;
  if (PHYLinkState != last_PHYLinkState) {
 800f9f2:	4b3f      	ldr	r3, [pc, #252]	@ (800faf0 <ethernet_link_thread+0x130>)
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f9f8:	429a      	cmp	r2, r3
 800f9fa:	d006      	beq.n	800fa0a <ethernet_link_thread+0x4a>
    printf("PHY link state: %d\r\n", (int)PHYLinkState);
 800f9fc:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800f9fe:	483d      	ldr	r0, [pc, #244]	@ (800faf4 <ethernet_link_thread+0x134>)
 800fa00:	f00d fb64 	bl	801d0cc <iprintf>
    last_PHYLinkState = PHYLinkState;
 800fa04:	4a3a      	ldr	r2, [pc, #232]	@ (800faf0 <ethernet_link_thread+0x130>)
 800fa06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fa08:	6013      	str	r3, [r2, #0]
  }

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800fa0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa0c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fa10:	089b      	lsrs	r3, r3, #2
 800fa12:	f003 0301 	and.w	r3, r3, #1
 800fa16:	b2db      	uxtb	r3, r3
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d00c      	beq.n	800fa36 <ethernet_link_thread+0x76>
 800fa1c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fa1e:	2b01      	cmp	r3, #1
 800fa20:	dc09      	bgt.n	800fa36 <ethernet_link_thread+0x76>
  {
    HAL_ETH_Stop_IT(&heth);
 800fa22:	4835      	ldr	r0, [pc, #212]	@ (800faf8 <ethernet_link_thread+0x138>)
 800fa24:	f7f7 f914 	bl	8006c50 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800fa28:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fa2a:	f008 fbad 	bl	8018188 <netif_set_down>
    netif_set_link_down(netif);
 800fa2e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fa30:	f008 fc10 	bl	8018254 <netif_set_link_down>
 800fa34:	e055      	b.n	800fae2 <ethernet_link_thread+0x122>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800fa36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fa38:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800fa3c:	f003 0304 	and.w	r3, r3, #4
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d14e      	bne.n	800fae2 <ethernet_link_thread+0x122>
 800fa44:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fa46:	2b01      	cmp	r3, #1
 800fa48:	dd4b      	ble.n	800fae2 <ethernet_link_thread+0x122>
  {
    switch (PHYLinkState)
 800fa4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fa4c:	3b02      	subs	r3, #2
 800fa4e:	2b03      	cmp	r3, #3
 800fa50:	d82a      	bhi.n	800faa8 <ethernet_link_thread+0xe8>
 800fa52:	a201      	add	r2, pc, #4	@ (adr r2, 800fa58 <ethernet_link_thread+0x98>)
 800fa54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa58:	0800fa69 	.word	0x0800fa69
 800fa5c:	0800fa7b 	.word	0x0800fa7b
 800fa60:	0800fa8b 	.word	0x0800fa8b
 800fa64:	0800fa9b 	.word	0x0800fa9b
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800fa68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800fa6c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800fa6e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800fa72:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800fa74:	2301      	movs	r3, #1
 800fa76:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800fa78:	e017      	b.n	800faaa <ethernet_link_thread+0xea>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800fa7a:	2300      	movs	r3, #0
 800fa7c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800fa7e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800fa82:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800fa84:	2301      	movs	r3, #1
 800fa86:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800fa88:	e00f      	b.n	800faaa <ethernet_link_thread+0xea>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800fa8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800fa8e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800fa90:	2300      	movs	r3, #0
 800fa92:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800fa94:	2301      	movs	r3, #1
 800fa96:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800fa98:	e007      	b.n	800faaa <ethernet_link_thread+0xea>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800fa9e:	2300      	movs	r3, #0
 800faa0:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800faa2:	2301      	movs	r3, #1
 800faa4:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800faa6:	e000      	b.n	800faaa <ethernet_link_thread+0xea>
    default:
      break;
 800faa8:	bf00      	nop
    }

    if(linkchanged)
 800faaa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800faac:	2b00      	cmp	r3, #0
 800faae:	d018      	beq.n	800fae2 <ethernet_link_thread+0x122>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800fab0:	f107 0308 	add.w	r3, r7, #8
 800fab4:	4619      	mov	r1, r3
 800fab6:	4810      	ldr	r0, [pc, #64]	@ (800faf8 <ethernet_link_thread+0x138>)
 800fab8:	f7f7 fcfc 	bl	80074b4 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800fabc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fabe:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800fac0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fac2:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800fac4:	f107 0308 	add.w	r3, r7, #8
 800fac8:	4619      	mov	r1, r3
 800faca:	480b      	ldr	r0, [pc, #44]	@ (800faf8 <ethernet_link_thread+0x138>)
 800facc:	f7f7 fec6 	bl	800785c <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800fad0:	4809      	ldr	r0, [pc, #36]	@ (800faf8 <ethernet_link_thread+0x138>)
 800fad2:	f7f7 f849 	bl	8006b68 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800fad6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fad8:	f008 faea 	bl	80180b0 <netif_set_up>
      netif_set_link_up(netif);
 800fadc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fade:	f008 fb85 	bl	80181ec <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800fae2:	2064      	movs	r0, #100	@ 0x64
 800fae4:	f000 f9df 	bl	800fea6 <osDelay>
  {
 800fae8:	e77f      	b.n	800f9ea <ethernet_link_thread+0x2a>
 800faea:	bf00      	nop
 800faec:	24000e50 	.word	0x24000e50
 800faf0:	2400009c 	.word	0x2400009c
 800faf4:	08020e1c 	.word	0x08020e1c
 800faf8:	24000d68 	.word	0x24000d68

0800fafc <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800fafc:	b580      	push	{r7, lr}
 800fafe:	b086      	sub	sp, #24
 800fb00:	af02      	add	r7, sp, #8
 800fb02:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800fb04:	4812      	ldr	r0, [pc, #72]	@ (800fb50 <HAL_ETH_RxAllocateCallback+0x54>)
 800fb06:	f007 ffb9 	bl	8017a7c <memp_malloc_pool>
 800fb0a:	60f8      	str	r0, [r7, #12]
  if (p)
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d014      	beq.n	800fb3c <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	f103 0220 	add.w	r2, r3, #32
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	4a0d      	ldr	r2, [pc, #52]	@ (800fb54 <HAL_ETH_RxAllocateCallback+0x58>)
 800fb20:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800fb2a:	9201      	str	r2, [sp, #4]
 800fb2c:	9300      	str	r3, [sp, #0]
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	2241      	movs	r2, #65	@ 0x41
 800fb32:	2100      	movs	r1, #0
 800fb34:	2000      	movs	r0, #0
 800fb36:	f008 fd8d 	bl	8018654 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800fb3a:	e005      	b.n	800fb48 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800fb3c:	4b06      	ldr	r3, [pc, #24]	@ (800fb58 <HAL_ETH_RxAllocateCallback+0x5c>)
 800fb3e:	2201      	movs	r2, #1
 800fb40:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	2200      	movs	r2, #0
 800fb46:	601a      	str	r2, [r3, #0]
}
 800fb48:	bf00      	nop
 800fb4a:	3710      	adds	r7, #16
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	bd80      	pop	{r7, pc}
 800fb50:	08023230 	.word	0x08023230
 800fb54:	0800f739 	.word	0x0800f739
 800fb58:	24000d5c 	.word	0x24000d5c

0800fb5c <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800fb5c:	b480      	push	{r7}
 800fb5e:	b08f      	sub	sp, #60	@ 0x3c
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	60f8      	str	r0, [r7, #12]
 800fb64:	60b9      	str	r1, [r7, #8]
 800fb66:	607a      	str	r2, [r7, #4]
 800fb68:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	633b      	str	r3, [r7, #48]	@ 0x30
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800fb6e:	68bb      	ldr	r3, [r7, #8]
 800fb70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  struct pbuf *p = NULL;
 800fb72:	2300      	movs	r3, #0
 800fb74:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	3b20      	subs	r3, #32
 800fb7a:	637b      	str	r3, [r7, #52]	@ 0x34
  p->next = NULL;
 800fb7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb7e:	2200      	movs	r2, #0
 800fb80:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800fb82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb84:	2200      	movs	r2, #0
 800fb86:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800fb88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb8a:	887a      	ldrh	r2, [r7, #2]
 800fb8c:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800fb8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d103      	bne.n	800fb9e <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800fb96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fb9a:	601a      	str	r2, [r3, #0]
 800fb9c:	e003      	b.n	800fba6 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800fb9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fba4:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800fba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fba8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fbaa:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800fbac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	637b      	str	r3, [r7, #52]	@ 0x34
 800fbb2:	e009      	b.n	800fbc8 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800fbb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbb6:	891a      	ldrh	r2, [r3, #8]
 800fbb8:	887b      	ldrh	r3, [r7, #2]
 800fbba:	4413      	add	r3, r2
 800fbbc:	b29a      	uxth	r2, r3
 800fbbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbc0:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800fbc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	637b      	str	r3, [r7, #52]	@ 0x34
 800fbc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d1f2      	bne.n	800fbb4 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate D-Cache for the exact RX span so CPU reads fresh data. */
  uintptr_t addr = (uintptr_t)buff & ~((uintptr_t)0x1FU);
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	f023 031f 	bic.w	r3, r3, #31
 800fbd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t inv_len = (uint32_t)(((uintptr_t)buff - addr) + Length + 31U) & ~31U;
 800fbd6:	687a      	ldr	r2, [r7, #4]
 800fbd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbda:	1ad2      	subs	r2, r2, r3
 800fbdc:	887b      	ldrh	r3, [r7, #2]
 800fbde:	4413      	add	r3, r2
 800fbe0:	331f      	adds	r3, #31
 800fbe2:	f023 031f 	bic.w	r3, r3, #31
 800fbe6:	627b      	str	r3, [r7, #36]	@ 0x24
  SCB_InvalidateDCache_by_Addr((uint32_t *)addr, inv_len);
 800fbe8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fbea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbec:	623a      	str	r2, [r7, #32]
 800fbee:	61fb      	str	r3, [r7, #28]
    if ( dsize > 0 ) { 
 800fbf0:	69fb      	ldr	r3, [r7, #28]
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	dd1d      	ble.n	800fc32 <HAL_ETH_RxLinkCallback+0xd6>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800fbf6:	6a3b      	ldr	r3, [r7, #32]
 800fbf8:	f003 021f 	and.w	r2, r3, #31
 800fbfc:	69fb      	ldr	r3, [r7, #28]
 800fbfe:	4413      	add	r3, r2
 800fc00:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800fc02:	6a3b      	ldr	r3, [r7, #32]
 800fc04:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800fc06:	f3bf 8f4f 	dsb	sy
}
 800fc0a:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800fc0c:	4a0c      	ldr	r2, [pc, #48]	@ (800fc40 <HAL_ETH_RxLinkCallback+0xe4>)
 800fc0e:	697b      	ldr	r3, [r7, #20]
 800fc10:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800fc14:	697b      	ldr	r3, [r7, #20]
 800fc16:	3320      	adds	r3, #32
 800fc18:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800fc1a:	69bb      	ldr	r3, [r7, #24]
 800fc1c:	3b20      	subs	r3, #32
 800fc1e:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 800fc20:	69bb      	ldr	r3, [r7, #24]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	dcf2      	bgt.n	800fc0c <HAL_ETH_RxLinkCallback+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 800fc26:	f3bf 8f4f 	dsb	sy
}
 800fc2a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800fc2c:	f3bf 8f6f 	isb	sy
}
 800fc30:	bf00      	nop
}
 800fc32:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 800fc34:	bf00      	nop
 800fc36:	373c      	adds	r7, #60	@ 0x3c
 800fc38:	46bd      	mov	sp, r7
 800fc3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc3e:	4770      	bx	lr
 800fc40:	e000ed00 	.word	0xe000ed00

0800fc44 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b082      	sub	sp, #8
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800fc4c:	6878      	ldr	r0, [r7, #4]
 800fc4e:	f008 febb 	bl	80189c8 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800fc52:	bf00      	nop
 800fc54:	3708      	adds	r7, #8
 800fc56:	46bd      	mov	sp, r7
 800fc58:	bd80      	pop	{r7, pc}
	...

0800fc5c <__NVIC_SetPriority>:
{
 800fc5c:	b480      	push	{r7}
 800fc5e:	b083      	sub	sp, #12
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	4603      	mov	r3, r0
 800fc64:	6039      	str	r1, [r7, #0]
 800fc66:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800fc68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	db0a      	blt.n	800fc86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fc70:	683b      	ldr	r3, [r7, #0]
 800fc72:	b2da      	uxtb	r2, r3
 800fc74:	490c      	ldr	r1, [pc, #48]	@ (800fca8 <__NVIC_SetPriority+0x4c>)
 800fc76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fc7a:	0112      	lsls	r2, r2, #4
 800fc7c:	b2d2      	uxtb	r2, r2
 800fc7e:	440b      	add	r3, r1
 800fc80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800fc84:	e00a      	b.n	800fc9c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fc86:	683b      	ldr	r3, [r7, #0]
 800fc88:	b2da      	uxtb	r2, r3
 800fc8a:	4908      	ldr	r1, [pc, #32]	@ (800fcac <__NVIC_SetPriority+0x50>)
 800fc8c:	88fb      	ldrh	r3, [r7, #6]
 800fc8e:	f003 030f 	and.w	r3, r3, #15
 800fc92:	3b04      	subs	r3, #4
 800fc94:	0112      	lsls	r2, r2, #4
 800fc96:	b2d2      	uxtb	r2, r2
 800fc98:	440b      	add	r3, r1
 800fc9a:	761a      	strb	r2, [r3, #24]
}
 800fc9c:	bf00      	nop
 800fc9e:	370c      	adds	r7, #12
 800fca0:	46bd      	mov	sp, r7
 800fca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca6:	4770      	bx	lr
 800fca8:	e000e100 	.word	0xe000e100
 800fcac:	e000ed00 	.word	0xe000ed00

0800fcb0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800fcb0:	b580      	push	{r7, lr}
 800fcb2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800fcb4:	2100      	movs	r1, #0
 800fcb6:	f06f 0004 	mvn.w	r0, #4
 800fcba:	f7ff ffcf 	bl	800fc5c <__NVIC_SetPriority>
#endif
}
 800fcbe:	bf00      	nop
 800fcc0:	bd80      	pop	{r7, pc}
	...

0800fcc4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800fcc4:	b480      	push	{r7}
 800fcc6:	b083      	sub	sp, #12
 800fcc8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fcca:	f3ef 8305 	mrs	r3, IPSR
 800fcce:	603b      	str	r3, [r7, #0]
  return(result);
 800fcd0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d003      	beq.n	800fcde <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800fcd6:	f06f 0305 	mvn.w	r3, #5
 800fcda:	607b      	str	r3, [r7, #4]
 800fcdc:	e00c      	b.n	800fcf8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800fcde:	4b0a      	ldr	r3, [pc, #40]	@ (800fd08 <osKernelInitialize+0x44>)
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d105      	bne.n	800fcf2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800fce6:	4b08      	ldr	r3, [pc, #32]	@ (800fd08 <osKernelInitialize+0x44>)
 800fce8:	2201      	movs	r2, #1
 800fcea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800fcec:	2300      	movs	r3, #0
 800fcee:	607b      	str	r3, [r7, #4]
 800fcf0:	e002      	b.n	800fcf8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800fcf2:	f04f 33ff 	mov.w	r3, #4294967295
 800fcf6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fcf8:	687b      	ldr	r3, [r7, #4]
}
 800fcfa:	4618      	mov	r0, r3
 800fcfc:	370c      	adds	r7, #12
 800fcfe:	46bd      	mov	sp, r7
 800fd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd04:	4770      	bx	lr
 800fd06:	bf00      	nop
 800fd08:	24000e70 	.word	0x24000e70

0800fd0c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800fd0c:	b580      	push	{r7, lr}
 800fd0e:	b082      	sub	sp, #8
 800fd10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd12:	f3ef 8305 	mrs	r3, IPSR
 800fd16:	603b      	str	r3, [r7, #0]
  return(result);
 800fd18:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d003      	beq.n	800fd26 <osKernelStart+0x1a>
    stat = osErrorISR;
 800fd1e:	f06f 0305 	mvn.w	r3, #5
 800fd22:	607b      	str	r3, [r7, #4]
 800fd24:	e010      	b.n	800fd48 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800fd26:	4b0b      	ldr	r3, [pc, #44]	@ (800fd54 <osKernelStart+0x48>)
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	2b01      	cmp	r3, #1
 800fd2c:	d109      	bne.n	800fd42 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800fd2e:	f7ff ffbf 	bl	800fcb0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800fd32:	4b08      	ldr	r3, [pc, #32]	@ (800fd54 <osKernelStart+0x48>)
 800fd34:	2202      	movs	r2, #2
 800fd36:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800fd38:	f002 fd56 	bl	80127e8 <vTaskStartScheduler>
      stat = osOK;
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	607b      	str	r3, [r7, #4]
 800fd40:	e002      	b.n	800fd48 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800fd42:	f04f 33ff 	mov.w	r3, #4294967295
 800fd46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fd48:	687b      	ldr	r3, [r7, #4]
}
 800fd4a:	4618      	mov	r0, r3
 800fd4c:	3708      	adds	r7, #8
 800fd4e:	46bd      	mov	sp, r7
 800fd50:	bd80      	pop	{r7, pc}
 800fd52:	bf00      	nop
 800fd54:	24000e70 	.word	0x24000e70

0800fd58 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	b082      	sub	sp, #8
 800fd5c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd5e:	f3ef 8305 	mrs	r3, IPSR
 800fd62:	603b      	str	r3, [r7, #0]
  return(result);
 800fd64:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d003      	beq.n	800fd72 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800fd6a:	f002 fe69 	bl	8012a40 <xTaskGetTickCountFromISR>
 800fd6e:	6078      	str	r0, [r7, #4]
 800fd70:	e002      	b.n	800fd78 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800fd72:	f002 fe55 	bl	8012a20 <xTaskGetTickCount>
 800fd76:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800fd78:	687b      	ldr	r3, [r7, #4]
}
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	3708      	adds	r7, #8
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	bd80      	pop	{r7, pc}

0800fd82 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800fd82:	b580      	push	{r7, lr}
 800fd84:	b08e      	sub	sp, #56	@ 0x38
 800fd86:	af04      	add	r7, sp, #16
 800fd88:	60f8      	str	r0, [r7, #12]
 800fd8a:	60b9      	str	r1, [r7, #8]
 800fd8c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800fd8e:	2300      	movs	r3, #0
 800fd90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd92:	f3ef 8305 	mrs	r3, IPSR
 800fd96:	617b      	str	r3, [r7, #20]
  return(result);
 800fd98:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d17e      	bne.n	800fe9c <osThreadNew+0x11a>
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d07b      	beq.n	800fe9c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800fda4:	2380      	movs	r3, #128	@ 0x80
 800fda6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800fda8:	2318      	movs	r3, #24
 800fdaa:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800fdac:	2300      	movs	r3, #0
 800fdae:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800fdb0:	f04f 33ff 	mov.w	r3, #4294967295
 800fdb4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d045      	beq.n	800fe48 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d002      	beq.n	800fdca <osThreadNew+0x48>
        name = attr->name;
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	699b      	ldr	r3, [r3, #24]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d002      	beq.n	800fdd8 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	699b      	ldr	r3, [r3, #24]
 800fdd6:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800fdd8:	69fb      	ldr	r3, [r7, #28]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d008      	beq.n	800fdf0 <osThreadNew+0x6e>
 800fdde:	69fb      	ldr	r3, [r7, #28]
 800fde0:	2b38      	cmp	r3, #56	@ 0x38
 800fde2:	d805      	bhi.n	800fdf0 <osThreadNew+0x6e>
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	685b      	ldr	r3, [r3, #4]
 800fde8:	f003 0301 	and.w	r3, r3, #1
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d001      	beq.n	800fdf4 <osThreadNew+0x72>
        return (NULL);
 800fdf0:	2300      	movs	r3, #0
 800fdf2:	e054      	b.n	800fe9e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	695b      	ldr	r3, [r3, #20]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d003      	beq.n	800fe04 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	695b      	ldr	r3, [r3, #20]
 800fe00:	089b      	lsrs	r3, r3, #2
 800fe02:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	689b      	ldr	r3, [r3, #8]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d00e      	beq.n	800fe2a <osThreadNew+0xa8>
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	68db      	ldr	r3, [r3, #12]
 800fe10:	2ba7      	cmp	r3, #167	@ 0xa7
 800fe12:	d90a      	bls.n	800fe2a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d006      	beq.n	800fe2a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	695b      	ldr	r3, [r3, #20]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d002      	beq.n	800fe2a <osThreadNew+0xa8>
        mem = 1;
 800fe24:	2301      	movs	r3, #1
 800fe26:	61bb      	str	r3, [r7, #24]
 800fe28:	e010      	b.n	800fe4c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	689b      	ldr	r3, [r3, #8]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d10c      	bne.n	800fe4c <osThreadNew+0xca>
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	68db      	ldr	r3, [r3, #12]
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d108      	bne.n	800fe4c <osThreadNew+0xca>
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	691b      	ldr	r3, [r3, #16]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d104      	bne.n	800fe4c <osThreadNew+0xca>
          mem = 0;
 800fe42:	2300      	movs	r3, #0
 800fe44:	61bb      	str	r3, [r7, #24]
 800fe46:	e001      	b.n	800fe4c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800fe48:	2300      	movs	r3, #0
 800fe4a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800fe4c:	69bb      	ldr	r3, [r7, #24]
 800fe4e:	2b01      	cmp	r3, #1
 800fe50:	d110      	bne.n	800fe74 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800fe56:	687a      	ldr	r2, [r7, #4]
 800fe58:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fe5a:	9202      	str	r2, [sp, #8]
 800fe5c:	9301      	str	r3, [sp, #4]
 800fe5e:	69fb      	ldr	r3, [r7, #28]
 800fe60:	9300      	str	r3, [sp, #0]
 800fe62:	68bb      	ldr	r3, [r7, #8]
 800fe64:	6a3a      	ldr	r2, [r7, #32]
 800fe66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fe68:	68f8      	ldr	r0, [r7, #12]
 800fe6a:	f002 fa49 	bl	8012300 <xTaskCreateStatic>
 800fe6e:	4603      	mov	r3, r0
 800fe70:	613b      	str	r3, [r7, #16]
 800fe72:	e013      	b.n	800fe9c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800fe74:	69bb      	ldr	r3, [r7, #24]
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d110      	bne.n	800fe9c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800fe7a:	6a3b      	ldr	r3, [r7, #32]
 800fe7c:	b29a      	uxth	r2, r3
 800fe7e:	f107 0310 	add.w	r3, r7, #16
 800fe82:	9301      	str	r3, [sp, #4]
 800fe84:	69fb      	ldr	r3, [r7, #28]
 800fe86:	9300      	str	r3, [sp, #0]
 800fe88:	68bb      	ldr	r3, [r7, #8]
 800fe8a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fe8c:	68f8      	ldr	r0, [r7, #12]
 800fe8e:	f002 fa97 	bl	80123c0 <xTaskCreate>
 800fe92:	4603      	mov	r3, r0
 800fe94:	2b01      	cmp	r3, #1
 800fe96:	d001      	beq.n	800fe9c <osThreadNew+0x11a>
            hTask = NULL;
 800fe98:	2300      	movs	r3, #0
 800fe9a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800fe9c:	693b      	ldr	r3, [r7, #16]
}
 800fe9e:	4618      	mov	r0, r3
 800fea0:	3728      	adds	r7, #40	@ 0x28
 800fea2:	46bd      	mov	sp, r7
 800fea4:	bd80      	pop	{r7, pc}

0800fea6 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800fea6:	b580      	push	{r7, lr}
 800fea8:	b084      	sub	sp, #16
 800feaa:	af00      	add	r7, sp, #0
 800feac:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800feae:	f3ef 8305 	mrs	r3, IPSR
 800feb2:	60bb      	str	r3, [r7, #8]
  return(result);
 800feb4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d003      	beq.n	800fec2 <osDelay+0x1c>
    stat = osErrorISR;
 800feba:	f06f 0305 	mvn.w	r3, #5
 800febe:	60fb      	str	r3, [r7, #12]
 800fec0:	e007      	b.n	800fed2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800fec2:	2300      	movs	r3, #0
 800fec4:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d002      	beq.n	800fed2 <osDelay+0x2c>
      vTaskDelay(ticks);
 800fecc:	6878      	ldr	r0, [r7, #4]
 800fece:	f002 fc55 	bl	801277c <vTaskDelay>
    }
  }

  return (stat);
 800fed2:	68fb      	ldr	r3, [r7, #12]
}
 800fed4:	4618      	mov	r0, r3
 800fed6:	3710      	adds	r7, #16
 800fed8:	46bd      	mov	sp, r7
 800feda:	bd80      	pop	{r7, pc}

0800fedc <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800fedc:	b580      	push	{r7, lr}
 800fede:	b088      	sub	sp, #32
 800fee0:	af00      	add	r7, sp, #0
 800fee2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800fee4:	2300      	movs	r3, #0
 800fee6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fee8:	f3ef 8305 	mrs	r3, IPSR
 800feec:	60bb      	str	r3, [r7, #8]
  return(result);
 800feee:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d174      	bne.n	800ffde <osMutexNew+0x102>
    if (attr != NULL) {
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d003      	beq.n	800ff02 <osMutexNew+0x26>
      type = attr->attr_bits;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	685b      	ldr	r3, [r3, #4]
 800fefe:	61bb      	str	r3, [r7, #24]
 800ff00:	e001      	b.n	800ff06 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800ff02:	2300      	movs	r3, #0
 800ff04:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800ff06:	69bb      	ldr	r3, [r7, #24]
 800ff08:	f003 0301 	and.w	r3, r3, #1
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d002      	beq.n	800ff16 <osMutexNew+0x3a>
      rmtx = 1U;
 800ff10:	2301      	movs	r3, #1
 800ff12:	617b      	str	r3, [r7, #20]
 800ff14:	e001      	b.n	800ff1a <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800ff16:	2300      	movs	r3, #0
 800ff18:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800ff1a:	69bb      	ldr	r3, [r7, #24]
 800ff1c:	f003 0308 	and.w	r3, r3, #8
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d15c      	bne.n	800ffde <osMutexNew+0x102>
      mem = -1;
 800ff24:	f04f 33ff 	mov.w	r3, #4294967295
 800ff28:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d015      	beq.n	800ff5c <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	689b      	ldr	r3, [r3, #8]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d006      	beq.n	800ff46 <osMutexNew+0x6a>
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	68db      	ldr	r3, [r3, #12]
 800ff3c:	2b4f      	cmp	r3, #79	@ 0x4f
 800ff3e:	d902      	bls.n	800ff46 <osMutexNew+0x6a>
          mem = 1;
 800ff40:	2301      	movs	r3, #1
 800ff42:	613b      	str	r3, [r7, #16]
 800ff44:	e00c      	b.n	800ff60 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	689b      	ldr	r3, [r3, #8]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d108      	bne.n	800ff60 <osMutexNew+0x84>
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	68db      	ldr	r3, [r3, #12]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d104      	bne.n	800ff60 <osMutexNew+0x84>
            mem = 0;
 800ff56:	2300      	movs	r3, #0
 800ff58:	613b      	str	r3, [r7, #16]
 800ff5a:	e001      	b.n	800ff60 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800ff60:	693b      	ldr	r3, [r7, #16]
 800ff62:	2b01      	cmp	r3, #1
 800ff64:	d112      	bne.n	800ff8c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800ff66:	697b      	ldr	r3, [r7, #20]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d007      	beq.n	800ff7c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	689b      	ldr	r3, [r3, #8]
 800ff70:	4619      	mov	r1, r3
 800ff72:	2004      	movs	r0, #4
 800ff74:	f001 fa19 	bl	80113aa <xQueueCreateMutexStatic>
 800ff78:	61f8      	str	r0, [r7, #28]
 800ff7a:	e016      	b.n	800ffaa <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	689b      	ldr	r3, [r3, #8]
 800ff80:	4619      	mov	r1, r3
 800ff82:	2001      	movs	r0, #1
 800ff84:	f001 fa11 	bl	80113aa <xQueueCreateMutexStatic>
 800ff88:	61f8      	str	r0, [r7, #28]
 800ff8a:	e00e      	b.n	800ffaa <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800ff8c:	693b      	ldr	r3, [r7, #16]
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d10b      	bne.n	800ffaa <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800ff92:	697b      	ldr	r3, [r7, #20]
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d004      	beq.n	800ffa2 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800ff98:	2004      	movs	r0, #4
 800ff9a:	f001 f9ee 	bl	801137a <xQueueCreateMutex>
 800ff9e:	61f8      	str	r0, [r7, #28]
 800ffa0:	e003      	b.n	800ffaa <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800ffa2:	2001      	movs	r0, #1
 800ffa4:	f001 f9e9 	bl	801137a <xQueueCreateMutex>
 800ffa8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800ffaa:	69fb      	ldr	r3, [r7, #28]
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d00c      	beq.n	800ffca <osMutexNew+0xee>
        if (attr != NULL) {
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d003      	beq.n	800ffbe <osMutexNew+0xe2>
          name = attr->name;
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	60fb      	str	r3, [r7, #12]
 800ffbc:	e001      	b.n	800ffc2 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800ffbe:	2300      	movs	r3, #0
 800ffc0:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800ffc2:	68f9      	ldr	r1, [r7, #12]
 800ffc4:	69f8      	ldr	r0, [r7, #28]
 800ffc6:	f002 f913 	bl	80121f0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800ffca:	69fb      	ldr	r3, [r7, #28]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d006      	beq.n	800ffde <osMutexNew+0x102>
 800ffd0:	697b      	ldr	r3, [r7, #20]
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d003      	beq.n	800ffde <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800ffd6:	69fb      	ldr	r3, [r7, #28]
 800ffd8:	f043 0301 	orr.w	r3, r3, #1
 800ffdc:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800ffde:	69fb      	ldr	r3, [r7, #28]
}
 800ffe0:	4618      	mov	r0, r3
 800ffe2:	3720      	adds	r7, #32
 800ffe4:	46bd      	mov	sp, r7
 800ffe6:	bd80      	pop	{r7, pc}

0800ffe8 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b086      	sub	sp, #24
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	6078      	str	r0, [r7, #4]
 800fff0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	f023 0301 	bic.w	r3, r3, #1
 800fff8:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	f003 0301 	and.w	r3, r3, #1
 8010000:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8010002:	2300      	movs	r3, #0
 8010004:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010006:	f3ef 8305 	mrs	r3, IPSR
 801000a:	60bb      	str	r3, [r7, #8]
  return(result);
 801000c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 801000e:	2b00      	cmp	r3, #0
 8010010:	d003      	beq.n	801001a <osMutexAcquire+0x32>
    stat = osErrorISR;
 8010012:	f06f 0305 	mvn.w	r3, #5
 8010016:	617b      	str	r3, [r7, #20]
 8010018:	e02c      	b.n	8010074 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 801001a:	693b      	ldr	r3, [r7, #16]
 801001c:	2b00      	cmp	r3, #0
 801001e:	d103      	bne.n	8010028 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8010020:	f06f 0303 	mvn.w	r3, #3
 8010024:	617b      	str	r3, [r7, #20]
 8010026:	e025      	b.n	8010074 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	2b00      	cmp	r3, #0
 801002c:	d011      	beq.n	8010052 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 801002e:	6839      	ldr	r1, [r7, #0]
 8010030:	6938      	ldr	r0, [r7, #16]
 8010032:	f001 fa0a 	bl	801144a <xQueueTakeMutexRecursive>
 8010036:	4603      	mov	r3, r0
 8010038:	2b01      	cmp	r3, #1
 801003a:	d01b      	beq.n	8010074 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 801003c:	683b      	ldr	r3, [r7, #0]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d003      	beq.n	801004a <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8010042:	f06f 0301 	mvn.w	r3, #1
 8010046:	617b      	str	r3, [r7, #20]
 8010048:	e014      	b.n	8010074 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 801004a:	f06f 0302 	mvn.w	r3, #2
 801004e:	617b      	str	r3, [r7, #20]
 8010050:	e010      	b.n	8010074 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8010052:	6839      	ldr	r1, [r7, #0]
 8010054:	6938      	ldr	r0, [r7, #16]
 8010056:	f001 fdaf 	bl	8011bb8 <xQueueSemaphoreTake>
 801005a:	4603      	mov	r3, r0
 801005c:	2b01      	cmp	r3, #1
 801005e:	d009      	beq.n	8010074 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d003      	beq.n	801006e <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8010066:	f06f 0301 	mvn.w	r3, #1
 801006a:	617b      	str	r3, [r7, #20]
 801006c:	e002      	b.n	8010074 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 801006e:	f06f 0302 	mvn.w	r3, #2
 8010072:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8010074:	697b      	ldr	r3, [r7, #20]
}
 8010076:	4618      	mov	r0, r3
 8010078:	3718      	adds	r7, #24
 801007a:	46bd      	mov	sp, r7
 801007c:	bd80      	pop	{r7, pc}

0801007e <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 801007e:	b580      	push	{r7, lr}
 8010080:	b086      	sub	sp, #24
 8010082:	af00      	add	r7, sp, #0
 8010084:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	f023 0301 	bic.w	r3, r3, #1
 801008c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	f003 0301 	and.w	r3, r3, #1
 8010094:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8010096:	2300      	movs	r3, #0
 8010098:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801009a:	f3ef 8305 	mrs	r3, IPSR
 801009e:	60bb      	str	r3, [r7, #8]
  return(result);
 80100a0:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d003      	beq.n	80100ae <osMutexRelease+0x30>
    stat = osErrorISR;
 80100a6:	f06f 0305 	mvn.w	r3, #5
 80100aa:	617b      	str	r3, [r7, #20]
 80100ac:	e01f      	b.n	80100ee <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80100ae:	693b      	ldr	r3, [r7, #16]
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d103      	bne.n	80100bc <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80100b4:	f06f 0303 	mvn.w	r3, #3
 80100b8:	617b      	str	r3, [r7, #20]
 80100ba:	e018      	b.n	80100ee <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d009      	beq.n	80100d6 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80100c2:	6938      	ldr	r0, [r7, #16]
 80100c4:	f001 f98c 	bl	80113e0 <xQueueGiveMutexRecursive>
 80100c8:	4603      	mov	r3, r0
 80100ca:	2b01      	cmp	r3, #1
 80100cc:	d00f      	beq.n	80100ee <osMutexRelease+0x70>
        stat = osErrorResource;
 80100ce:	f06f 0302 	mvn.w	r3, #2
 80100d2:	617b      	str	r3, [r7, #20]
 80100d4:	e00b      	b.n	80100ee <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80100d6:	2300      	movs	r3, #0
 80100d8:	2200      	movs	r2, #0
 80100da:	2100      	movs	r1, #0
 80100dc:	6938      	ldr	r0, [r7, #16]
 80100de:	f001 fa59 	bl	8011594 <xQueueGenericSend>
 80100e2:	4603      	mov	r3, r0
 80100e4:	2b01      	cmp	r3, #1
 80100e6:	d002      	beq.n	80100ee <osMutexRelease+0x70>
        stat = osErrorResource;
 80100e8:	f06f 0302 	mvn.w	r3, #2
 80100ec:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80100ee:	697b      	ldr	r3, [r7, #20]
}
 80100f0:	4618      	mov	r0, r3
 80100f2:	3718      	adds	r7, #24
 80100f4:	46bd      	mov	sp, r7
 80100f6:	bd80      	pop	{r7, pc}

080100f8 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80100f8:	b580      	push	{r7, lr}
 80100fa:	b08a      	sub	sp, #40	@ 0x28
 80100fc:	af02      	add	r7, sp, #8
 80100fe:	60f8      	str	r0, [r7, #12]
 8010100:	60b9      	str	r1, [r7, #8]
 8010102:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8010104:	2300      	movs	r3, #0
 8010106:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010108:	f3ef 8305 	mrs	r3, IPSR
 801010c:	613b      	str	r3, [r7, #16]
  return(result);
 801010e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8010110:	2b00      	cmp	r3, #0
 8010112:	d175      	bne.n	8010200 <osSemaphoreNew+0x108>
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	2b00      	cmp	r3, #0
 8010118:	d072      	beq.n	8010200 <osSemaphoreNew+0x108>
 801011a:	68ba      	ldr	r2, [r7, #8]
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	429a      	cmp	r2, r3
 8010120:	d86e      	bhi.n	8010200 <osSemaphoreNew+0x108>
    mem = -1;
 8010122:	f04f 33ff 	mov.w	r3, #4294967295
 8010126:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	2b00      	cmp	r3, #0
 801012c:	d015      	beq.n	801015a <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	689b      	ldr	r3, [r3, #8]
 8010132:	2b00      	cmp	r3, #0
 8010134:	d006      	beq.n	8010144 <osSemaphoreNew+0x4c>
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	68db      	ldr	r3, [r3, #12]
 801013a:	2b4f      	cmp	r3, #79	@ 0x4f
 801013c:	d902      	bls.n	8010144 <osSemaphoreNew+0x4c>
        mem = 1;
 801013e:	2301      	movs	r3, #1
 8010140:	61bb      	str	r3, [r7, #24]
 8010142:	e00c      	b.n	801015e <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	689b      	ldr	r3, [r3, #8]
 8010148:	2b00      	cmp	r3, #0
 801014a:	d108      	bne.n	801015e <osSemaphoreNew+0x66>
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	68db      	ldr	r3, [r3, #12]
 8010150:	2b00      	cmp	r3, #0
 8010152:	d104      	bne.n	801015e <osSemaphoreNew+0x66>
          mem = 0;
 8010154:	2300      	movs	r3, #0
 8010156:	61bb      	str	r3, [r7, #24]
 8010158:	e001      	b.n	801015e <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 801015a:	2300      	movs	r3, #0
 801015c:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 801015e:	69bb      	ldr	r3, [r7, #24]
 8010160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010164:	d04c      	beq.n	8010200 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	2b01      	cmp	r3, #1
 801016a:	d128      	bne.n	80101be <osSemaphoreNew+0xc6>
        if (mem == 1) {
 801016c:	69bb      	ldr	r3, [r7, #24]
 801016e:	2b01      	cmp	r3, #1
 8010170:	d10a      	bne.n	8010188 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	689b      	ldr	r3, [r3, #8]
 8010176:	2203      	movs	r2, #3
 8010178:	9200      	str	r2, [sp, #0]
 801017a:	2200      	movs	r2, #0
 801017c:	2100      	movs	r1, #0
 801017e:	2001      	movs	r0, #1
 8010180:	f001 f806 	bl	8011190 <xQueueGenericCreateStatic>
 8010184:	61f8      	str	r0, [r7, #28]
 8010186:	e005      	b.n	8010194 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8010188:	2203      	movs	r2, #3
 801018a:	2100      	movs	r1, #0
 801018c:	2001      	movs	r0, #1
 801018e:	f001 f87c 	bl	801128a <xQueueGenericCreate>
 8010192:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8010194:	69fb      	ldr	r3, [r7, #28]
 8010196:	2b00      	cmp	r3, #0
 8010198:	d022      	beq.n	80101e0 <osSemaphoreNew+0xe8>
 801019a:	68bb      	ldr	r3, [r7, #8]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d01f      	beq.n	80101e0 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80101a0:	2300      	movs	r3, #0
 80101a2:	2200      	movs	r2, #0
 80101a4:	2100      	movs	r1, #0
 80101a6:	69f8      	ldr	r0, [r7, #28]
 80101a8:	f001 f9f4 	bl	8011594 <xQueueGenericSend>
 80101ac:	4603      	mov	r3, r0
 80101ae:	2b01      	cmp	r3, #1
 80101b0:	d016      	beq.n	80101e0 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80101b2:	69f8      	ldr	r0, [r7, #28]
 80101b4:	f001 fed0 	bl	8011f58 <vQueueDelete>
            hSemaphore = NULL;
 80101b8:	2300      	movs	r3, #0
 80101ba:	61fb      	str	r3, [r7, #28]
 80101bc:	e010      	b.n	80101e0 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80101be:	69bb      	ldr	r3, [r7, #24]
 80101c0:	2b01      	cmp	r3, #1
 80101c2:	d108      	bne.n	80101d6 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	689b      	ldr	r3, [r3, #8]
 80101c8:	461a      	mov	r2, r3
 80101ca:	68b9      	ldr	r1, [r7, #8]
 80101cc:	68f8      	ldr	r0, [r7, #12]
 80101ce:	f001 f973 	bl	80114b8 <xQueueCreateCountingSemaphoreStatic>
 80101d2:	61f8      	str	r0, [r7, #28]
 80101d4:	e004      	b.n	80101e0 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80101d6:	68b9      	ldr	r1, [r7, #8]
 80101d8:	68f8      	ldr	r0, [r7, #12]
 80101da:	f001 f9a6 	bl	801152a <xQueueCreateCountingSemaphore>
 80101de:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80101e0:	69fb      	ldr	r3, [r7, #28]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d00c      	beq.n	8010200 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d003      	beq.n	80101f4 <osSemaphoreNew+0xfc>
          name = attr->name;
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	617b      	str	r3, [r7, #20]
 80101f2:	e001      	b.n	80101f8 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80101f4:	2300      	movs	r3, #0
 80101f6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80101f8:	6979      	ldr	r1, [r7, #20]
 80101fa:	69f8      	ldr	r0, [r7, #28]
 80101fc:	f001 fff8 	bl	80121f0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8010200:	69fb      	ldr	r3, [r7, #28]
}
 8010202:	4618      	mov	r0, r3
 8010204:	3720      	adds	r7, #32
 8010206:	46bd      	mov	sp, r7
 8010208:	bd80      	pop	{r7, pc}
	...

0801020c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 801020c:	b580      	push	{r7, lr}
 801020e:	b086      	sub	sp, #24
 8010210:	af00      	add	r7, sp, #0
 8010212:	6078      	str	r0, [r7, #4]
 8010214:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 801021a:	2300      	movs	r3, #0
 801021c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 801021e:	693b      	ldr	r3, [r7, #16]
 8010220:	2b00      	cmp	r3, #0
 8010222:	d103      	bne.n	801022c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8010224:	f06f 0303 	mvn.w	r3, #3
 8010228:	617b      	str	r3, [r7, #20]
 801022a:	e039      	b.n	80102a0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801022c:	f3ef 8305 	mrs	r3, IPSR
 8010230:	60fb      	str	r3, [r7, #12]
  return(result);
 8010232:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8010234:	2b00      	cmp	r3, #0
 8010236:	d022      	beq.n	801027e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	2b00      	cmp	r3, #0
 801023c:	d003      	beq.n	8010246 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 801023e:	f06f 0303 	mvn.w	r3, #3
 8010242:	617b      	str	r3, [r7, #20]
 8010244:	e02c      	b.n	80102a0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8010246:	2300      	movs	r3, #0
 8010248:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 801024a:	f107 0308 	add.w	r3, r7, #8
 801024e:	461a      	mov	r2, r3
 8010250:	2100      	movs	r1, #0
 8010252:	6938      	ldr	r0, [r7, #16]
 8010254:	f001 fdc0 	bl	8011dd8 <xQueueReceiveFromISR>
 8010258:	4603      	mov	r3, r0
 801025a:	2b01      	cmp	r3, #1
 801025c:	d003      	beq.n	8010266 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 801025e:	f06f 0302 	mvn.w	r3, #2
 8010262:	617b      	str	r3, [r7, #20]
 8010264:	e01c      	b.n	80102a0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8010266:	68bb      	ldr	r3, [r7, #8]
 8010268:	2b00      	cmp	r3, #0
 801026a:	d019      	beq.n	80102a0 <osSemaphoreAcquire+0x94>
 801026c:	4b0f      	ldr	r3, [pc, #60]	@ (80102ac <osSemaphoreAcquire+0xa0>)
 801026e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010272:	601a      	str	r2, [r3, #0]
 8010274:	f3bf 8f4f 	dsb	sy
 8010278:	f3bf 8f6f 	isb	sy
 801027c:	e010      	b.n	80102a0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 801027e:	6839      	ldr	r1, [r7, #0]
 8010280:	6938      	ldr	r0, [r7, #16]
 8010282:	f001 fc99 	bl	8011bb8 <xQueueSemaphoreTake>
 8010286:	4603      	mov	r3, r0
 8010288:	2b01      	cmp	r3, #1
 801028a:	d009      	beq.n	80102a0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 801028c:	683b      	ldr	r3, [r7, #0]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d003      	beq.n	801029a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8010292:	f06f 0301 	mvn.w	r3, #1
 8010296:	617b      	str	r3, [r7, #20]
 8010298:	e002      	b.n	80102a0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 801029a:	f06f 0302 	mvn.w	r3, #2
 801029e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80102a0:	697b      	ldr	r3, [r7, #20]
}
 80102a2:	4618      	mov	r0, r3
 80102a4:	3718      	adds	r7, #24
 80102a6:	46bd      	mov	sp, r7
 80102a8:	bd80      	pop	{r7, pc}
 80102aa:	bf00      	nop
 80102ac:	e000ed04 	.word	0xe000ed04

080102b0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80102b0:	b580      	push	{r7, lr}
 80102b2:	b086      	sub	sp, #24
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80102bc:	2300      	movs	r3, #0
 80102be:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80102c0:	693b      	ldr	r3, [r7, #16]
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	d103      	bne.n	80102ce <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80102c6:	f06f 0303 	mvn.w	r3, #3
 80102ca:	617b      	str	r3, [r7, #20]
 80102cc:	e02c      	b.n	8010328 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80102ce:	f3ef 8305 	mrs	r3, IPSR
 80102d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80102d4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d01a      	beq.n	8010310 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80102da:	2300      	movs	r3, #0
 80102dc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80102de:	f107 0308 	add.w	r3, r7, #8
 80102e2:	4619      	mov	r1, r3
 80102e4:	6938      	ldr	r0, [r7, #16]
 80102e6:	f001 faf5 	bl	80118d4 <xQueueGiveFromISR>
 80102ea:	4603      	mov	r3, r0
 80102ec:	2b01      	cmp	r3, #1
 80102ee:	d003      	beq.n	80102f8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80102f0:	f06f 0302 	mvn.w	r3, #2
 80102f4:	617b      	str	r3, [r7, #20]
 80102f6:	e017      	b.n	8010328 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80102f8:	68bb      	ldr	r3, [r7, #8]
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d014      	beq.n	8010328 <osSemaphoreRelease+0x78>
 80102fe:	4b0d      	ldr	r3, [pc, #52]	@ (8010334 <osSemaphoreRelease+0x84>)
 8010300:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010304:	601a      	str	r2, [r3, #0]
 8010306:	f3bf 8f4f 	dsb	sy
 801030a:	f3bf 8f6f 	isb	sy
 801030e:	e00b      	b.n	8010328 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8010310:	2300      	movs	r3, #0
 8010312:	2200      	movs	r2, #0
 8010314:	2100      	movs	r1, #0
 8010316:	6938      	ldr	r0, [r7, #16]
 8010318:	f001 f93c 	bl	8011594 <xQueueGenericSend>
 801031c:	4603      	mov	r3, r0
 801031e:	2b01      	cmp	r3, #1
 8010320:	d002      	beq.n	8010328 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8010322:	f06f 0302 	mvn.w	r3, #2
 8010326:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8010328:	697b      	ldr	r3, [r7, #20]
}
 801032a:	4618      	mov	r0, r3
 801032c:	3718      	adds	r7, #24
 801032e:	46bd      	mov	sp, r7
 8010330:	bd80      	pop	{r7, pc}
 8010332:	bf00      	nop
 8010334:	e000ed04 	.word	0xe000ed04

08010338 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8010338:	b580      	push	{r7, lr}
 801033a:	b086      	sub	sp, #24
 801033c:	af00      	add	r7, sp, #0
 801033e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010344:	f3ef 8305 	mrs	r3, IPSR
 8010348:	60fb      	str	r3, [r7, #12]
  return(result);
 801034a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 801034c:	2b00      	cmp	r3, #0
 801034e:	d003      	beq.n	8010358 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8010350:	f06f 0305 	mvn.w	r3, #5
 8010354:	617b      	str	r3, [r7, #20]
 8010356:	e00e      	b.n	8010376 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8010358:	693b      	ldr	r3, [r7, #16]
 801035a:	2b00      	cmp	r3, #0
 801035c:	d103      	bne.n	8010366 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 801035e:	f06f 0303 	mvn.w	r3, #3
 8010362:	617b      	str	r3, [r7, #20]
 8010364:	e007      	b.n	8010376 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8010366:	6938      	ldr	r0, [r7, #16]
 8010368:	f001 ff6c 	bl	8012244 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 801036c:	2300      	movs	r3, #0
 801036e:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8010370:	6938      	ldr	r0, [r7, #16]
 8010372:	f001 fdf1 	bl	8011f58 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8010376:	697b      	ldr	r3, [r7, #20]
}
 8010378:	4618      	mov	r0, r3
 801037a:	3718      	adds	r7, #24
 801037c:	46bd      	mov	sp, r7
 801037e:	bd80      	pop	{r7, pc}

08010380 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8010380:	b580      	push	{r7, lr}
 8010382:	b08a      	sub	sp, #40	@ 0x28
 8010384:	af02      	add	r7, sp, #8
 8010386:	60f8      	str	r0, [r7, #12]
 8010388:	60b9      	str	r1, [r7, #8]
 801038a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 801038c:	2300      	movs	r3, #0
 801038e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010390:	f3ef 8305 	mrs	r3, IPSR
 8010394:	613b      	str	r3, [r7, #16]
  return(result);
 8010396:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8010398:	2b00      	cmp	r3, #0
 801039a:	d15f      	bne.n	801045c <osMessageQueueNew+0xdc>
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d05c      	beq.n	801045c <osMessageQueueNew+0xdc>
 80103a2:	68bb      	ldr	r3, [r7, #8]
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d059      	beq.n	801045c <osMessageQueueNew+0xdc>
    mem = -1;
 80103a8:	f04f 33ff 	mov.w	r3, #4294967295
 80103ac:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d029      	beq.n	8010408 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	689b      	ldr	r3, [r3, #8]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d012      	beq.n	80103e2 <osMessageQueueNew+0x62>
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	68db      	ldr	r3, [r3, #12]
 80103c0:	2b4f      	cmp	r3, #79	@ 0x4f
 80103c2:	d90e      	bls.n	80103e2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d00a      	beq.n	80103e2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	695a      	ldr	r2, [r3, #20]
 80103d0:	68fb      	ldr	r3, [r7, #12]
 80103d2:	68b9      	ldr	r1, [r7, #8]
 80103d4:	fb01 f303 	mul.w	r3, r1, r3
 80103d8:	429a      	cmp	r2, r3
 80103da:	d302      	bcc.n	80103e2 <osMessageQueueNew+0x62>
        mem = 1;
 80103dc:	2301      	movs	r3, #1
 80103de:	61bb      	str	r3, [r7, #24]
 80103e0:	e014      	b.n	801040c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	689b      	ldr	r3, [r3, #8]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d110      	bne.n	801040c <osMessageQueueNew+0x8c>
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	68db      	ldr	r3, [r3, #12]
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d10c      	bne.n	801040c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d108      	bne.n	801040c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	695b      	ldr	r3, [r3, #20]
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d104      	bne.n	801040c <osMessageQueueNew+0x8c>
          mem = 0;
 8010402:	2300      	movs	r3, #0
 8010404:	61bb      	str	r3, [r7, #24]
 8010406:	e001      	b.n	801040c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8010408:	2300      	movs	r3, #0
 801040a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801040c:	69bb      	ldr	r3, [r7, #24]
 801040e:	2b01      	cmp	r3, #1
 8010410:	d10b      	bne.n	801042a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	691a      	ldr	r2, [r3, #16]
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	689b      	ldr	r3, [r3, #8]
 801041a:	2100      	movs	r1, #0
 801041c:	9100      	str	r1, [sp, #0]
 801041e:	68b9      	ldr	r1, [r7, #8]
 8010420:	68f8      	ldr	r0, [r7, #12]
 8010422:	f000 feb5 	bl	8011190 <xQueueGenericCreateStatic>
 8010426:	61f8      	str	r0, [r7, #28]
 8010428:	e008      	b.n	801043c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 801042a:	69bb      	ldr	r3, [r7, #24]
 801042c:	2b00      	cmp	r3, #0
 801042e:	d105      	bne.n	801043c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8010430:	2200      	movs	r2, #0
 8010432:	68b9      	ldr	r1, [r7, #8]
 8010434:	68f8      	ldr	r0, [r7, #12]
 8010436:	f000 ff28 	bl	801128a <xQueueGenericCreate>
 801043a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 801043c:	69fb      	ldr	r3, [r7, #28]
 801043e:	2b00      	cmp	r3, #0
 8010440:	d00c      	beq.n	801045c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	2b00      	cmp	r3, #0
 8010446:	d003      	beq.n	8010450 <osMessageQueueNew+0xd0>
        name = attr->name;
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	617b      	str	r3, [r7, #20]
 801044e:	e001      	b.n	8010454 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8010450:	2300      	movs	r3, #0
 8010452:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8010454:	6979      	ldr	r1, [r7, #20]
 8010456:	69f8      	ldr	r0, [r7, #28]
 8010458:	f001 feca 	bl	80121f0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 801045c:	69fb      	ldr	r3, [r7, #28]
}
 801045e:	4618      	mov	r0, r3
 8010460:	3720      	adds	r7, #32
 8010462:	46bd      	mov	sp, r7
 8010464:	bd80      	pop	{r7, pc}
	...

08010468 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8010468:	b580      	push	{r7, lr}
 801046a:	b088      	sub	sp, #32
 801046c:	af00      	add	r7, sp, #0
 801046e:	60f8      	str	r0, [r7, #12]
 8010470:	60b9      	str	r1, [r7, #8]
 8010472:	603b      	str	r3, [r7, #0]
 8010474:	4613      	mov	r3, r2
 8010476:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 801047c:	2300      	movs	r3, #0
 801047e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010480:	f3ef 8305 	mrs	r3, IPSR
 8010484:	617b      	str	r3, [r7, #20]
  return(result);
 8010486:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010488:	2b00      	cmp	r3, #0
 801048a:	d028      	beq.n	80104de <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801048c:	69bb      	ldr	r3, [r7, #24]
 801048e:	2b00      	cmp	r3, #0
 8010490:	d005      	beq.n	801049e <osMessageQueuePut+0x36>
 8010492:	68bb      	ldr	r3, [r7, #8]
 8010494:	2b00      	cmp	r3, #0
 8010496:	d002      	beq.n	801049e <osMessageQueuePut+0x36>
 8010498:	683b      	ldr	r3, [r7, #0]
 801049a:	2b00      	cmp	r3, #0
 801049c:	d003      	beq.n	80104a6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 801049e:	f06f 0303 	mvn.w	r3, #3
 80104a2:	61fb      	str	r3, [r7, #28]
 80104a4:	e038      	b.n	8010518 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80104a6:	2300      	movs	r3, #0
 80104a8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80104aa:	f107 0210 	add.w	r2, r7, #16
 80104ae:	2300      	movs	r3, #0
 80104b0:	68b9      	ldr	r1, [r7, #8]
 80104b2:	69b8      	ldr	r0, [r7, #24]
 80104b4:	f001 f970 	bl	8011798 <xQueueGenericSendFromISR>
 80104b8:	4603      	mov	r3, r0
 80104ba:	2b01      	cmp	r3, #1
 80104bc:	d003      	beq.n	80104c6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80104be:	f06f 0302 	mvn.w	r3, #2
 80104c2:	61fb      	str	r3, [r7, #28]
 80104c4:	e028      	b.n	8010518 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80104c6:	693b      	ldr	r3, [r7, #16]
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d025      	beq.n	8010518 <osMessageQueuePut+0xb0>
 80104cc:	4b15      	ldr	r3, [pc, #84]	@ (8010524 <osMessageQueuePut+0xbc>)
 80104ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80104d2:	601a      	str	r2, [r3, #0]
 80104d4:	f3bf 8f4f 	dsb	sy
 80104d8:	f3bf 8f6f 	isb	sy
 80104dc:	e01c      	b.n	8010518 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80104de:	69bb      	ldr	r3, [r7, #24]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d002      	beq.n	80104ea <osMessageQueuePut+0x82>
 80104e4:	68bb      	ldr	r3, [r7, #8]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d103      	bne.n	80104f2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80104ea:	f06f 0303 	mvn.w	r3, #3
 80104ee:	61fb      	str	r3, [r7, #28]
 80104f0:	e012      	b.n	8010518 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80104f2:	2300      	movs	r3, #0
 80104f4:	683a      	ldr	r2, [r7, #0]
 80104f6:	68b9      	ldr	r1, [r7, #8]
 80104f8:	69b8      	ldr	r0, [r7, #24]
 80104fa:	f001 f84b 	bl	8011594 <xQueueGenericSend>
 80104fe:	4603      	mov	r3, r0
 8010500:	2b01      	cmp	r3, #1
 8010502:	d009      	beq.n	8010518 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8010504:	683b      	ldr	r3, [r7, #0]
 8010506:	2b00      	cmp	r3, #0
 8010508:	d003      	beq.n	8010512 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 801050a:	f06f 0301 	mvn.w	r3, #1
 801050e:	61fb      	str	r3, [r7, #28]
 8010510:	e002      	b.n	8010518 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8010512:	f06f 0302 	mvn.w	r3, #2
 8010516:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010518:	69fb      	ldr	r3, [r7, #28]
}
 801051a:	4618      	mov	r0, r3
 801051c:	3720      	adds	r7, #32
 801051e:	46bd      	mov	sp, r7
 8010520:	bd80      	pop	{r7, pc}
 8010522:	bf00      	nop
 8010524:	e000ed04 	.word	0xe000ed04

08010528 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8010528:	b580      	push	{r7, lr}
 801052a:	b088      	sub	sp, #32
 801052c:	af00      	add	r7, sp, #0
 801052e:	60f8      	str	r0, [r7, #12]
 8010530:	60b9      	str	r1, [r7, #8]
 8010532:	607a      	str	r2, [r7, #4]
 8010534:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 801053a:	2300      	movs	r3, #0
 801053c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801053e:	f3ef 8305 	mrs	r3, IPSR
 8010542:	617b      	str	r3, [r7, #20]
  return(result);
 8010544:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010546:	2b00      	cmp	r3, #0
 8010548:	d028      	beq.n	801059c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801054a:	69bb      	ldr	r3, [r7, #24]
 801054c:	2b00      	cmp	r3, #0
 801054e:	d005      	beq.n	801055c <osMessageQueueGet+0x34>
 8010550:	68bb      	ldr	r3, [r7, #8]
 8010552:	2b00      	cmp	r3, #0
 8010554:	d002      	beq.n	801055c <osMessageQueueGet+0x34>
 8010556:	683b      	ldr	r3, [r7, #0]
 8010558:	2b00      	cmp	r3, #0
 801055a:	d003      	beq.n	8010564 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 801055c:	f06f 0303 	mvn.w	r3, #3
 8010560:	61fb      	str	r3, [r7, #28]
 8010562:	e037      	b.n	80105d4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8010564:	2300      	movs	r3, #0
 8010566:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8010568:	f107 0310 	add.w	r3, r7, #16
 801056c:	461a      	mov	r2, r3
 801056e:	68b9      	ldr	r1, [r7, #8]
 8010570:	69b8      	ldr	r0, [r7, #24]
 8010572:	f001 fc31 	bl	8011dd8 <xQueueReceiveFromISR>
 8010576:	4603      	mov	r3, r0
 8010578:	2b01      	cmp	r3, #1
 801057a:	d003      	beq.n	8010584 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 801057c:	f06f 0302 	mvn.w	r3, #2
 8010580:	61fb      	str	r3, [r7, #28]
 8010582:	e027      	b.n	80105d4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8010584:	693b      	ldr	r3, [r7, #16]
 8010586:	2b00      	cmp	r3, #0
 8010588:	d024      	beq.n	80105d4 <osMessageQueueGet+0xac>
 801058a:	4b15      	ldr	r3, [pc, #84]	@ (80105e0 <osMessageQueueGet+0xb8>)
 801058c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010590:	601a      	str	r2, [r3, #0]
 8010592:	f3bf 8f4f 	dsb	sy
 8010596:	f3bf 8f6f 	isb	sy
 801059a:	e01b      	b.n	80105d4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801059c:	69bb      	ldr	r3, [r7, #24]
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d002      	beq.n	80105a8 <osMessageQueueGet+0x80>
 80105a2:	68bb      	ldr	r3, [r7, #8]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d103      	bne.n	80105b0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80105a8:	f06f 0303 	mvn.w	r3, #3
 80105ac:	61fb      	str	r3, [r7, #28]
 80105ae:	e011      	b.n	80105d4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80105b0:	683a      	ldr	r2, [r7, #0]
 80105b2:	68b9      	ldr	r1, [r7, #8]
 80105b4:	69b8      	ldr	r0, [r7, #24]
 80105b6:	f001 fa1d 	bl	80119f4 <xQueueReceive>
 80105ba:	4603      	mov	r3, r0
 80105bc:	2b01      	cmp	r3, #1
 80105be:	d009      	beq.n	80105d4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80105c0:	683b      	ldr	r3, [r7, #0]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d003      	beq.n	80105ce <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80105c6:	f06f 0301 	mvn.w	r3, #1
 80105ca:	61fb      	str	r3, [r7, #28]
 80105cc:	e002      	b.n	80105d4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80105ce:	f06f 0302 	mvn.w	r3, #2
 80105d2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80105d4:	69fb      	ldr	r3, [r7, #28]
}
 80105d6:	4618      	mov	r0, r3
 80105d8:	3720      	adds	r7, #32
 80105da:	46bd      	mov	sp, r7
 80105dc:	bd80      	pop	{r7, pc}
 80105de:	bf00      	nop
 80105e0:	e000ed04 	.word	0xe000ed04

080105e4 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 80105e4:	b580      	push	{r7, lr}
 80105e6:	b086      	sub	sp, #24
 80105e8:	af00      	add	r7, sp, #0
 80105ea:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 80105f0:	693b      	ldr	r3, [r7, #16]
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	d102      	bne.n	80105fc <osMessageQueueGetCount+0x18>
    count = 0U;
 80105f6:	2300      	movs	r3, #0
 80105f8:	617b      	str	r3, [r7, #20]
 80105fa:	e00e      	b.n	801061a <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80105fc:	f3ef 8305 	mrs	r3, IPSR
 8010600:	60fb      	str	r3, [r7, #12]
  return(result);
 8010602:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8010604:	2b00      	cmp	r3, #0
 8010606:	d004      	beq.n	8010612 <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8010608:	6938      	ldr	r0, [r7, #16]
 801060a:	f001 fc86 	bl	8011f1a <uxQueueMessagesWaitingFromISR>
 801060e:	6178      	str	r0, [r7, #20]
 8010610:	e003      	b.n	801061a <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8010612:	6938      	ldr	r0, [r7, #16]
 8010614:	f001 fc62 	bl	8011edc <uxQueueMessagesWaiting>
 8010618:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 801061a:	697b      	ldr	r3, [r7, #20]
}
 801061c:	4618      	mov	r0, r3
 801061e:	3718      	adds	r7, #24
 8010620:	46bd      	mov	sp, r7
 8010622:	bd80      	pop	{r7, pc}

08010624 <osMessageQueueDelete>:
  }

  return (stat);
}

osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id) {
 8010624:	b580      	push	{r7, lr}
 8010626:	b086      	sub	sp, #24
 8010628:	af00      	add	r7, sp, #0
 801062a:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010630:	f3ef 8305 	mrs	r3, IPSR
 8010634:	60fb      	str	r3, [r7, #12]
  return(result);
 8010636:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8010638:	2b00      	cmp	r3, #0
 801063a:	d003      	beq.n	8010644 <osMessageQueueDelete+0x20>
    stat = osErrorISR;
 801063c:	f06f 0305 	mvn.w	r3, #5
 8010640:	617b      	str	r3, [r7, #20]
 8010642:	e00e      	b.n	8010662 <osMessageQueueDelete+0x3e>
  }
  else if (hQueue == NULL) {
 8010644:	693b      	ldr	r3, [r7, #16]
 8010646:	2b00      	cmp	r3, #0
 8010648:	d103      	bne.n	8010652 <osMessageQueueDelete+0x2e>
    stat = osErrorParameter;
 801064a:	f06f 0303 	mvn.w	r3, #3
 801064e:	617b      	str	r3, [r7, #20]
 8010650:	e007      	b.n	8010662 <osMessageQueueDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hQueue);
 8010652:	6938      	ldr	r0, [r7, #16]
 8010654:	f001 fdf6 	bl	8012244 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8010658:	2300      	movs	r3, #0
 801065a:	617b      	str	r3, [r7, #20]
    vQueueDelete (hQueue);
 801065c:	6938      	ldr	r0, [r7, #16]
 801065e:	f001 fc7b 	bl	8011f58 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8010662:	697b      	ldr	r3, [r7, #20]
}
 8010664:	4618      	mov	r0, r3
 8010666:	3718      	adds	r7, #24
 8010668:	46bd      	mov	sp, r7
 801066a:	bd80      	pop	{r7, pc}

0801066c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801066c:	b480      	push	{r7}
 801066e:	b085      	sub	sp, #20
 8010670:	af00      	add	r7, sp, #0
 8010672:	60f8      	str	r0, [r7, #12]
 8010674:	60b9      	str	r1, [r7, #8]
 8010676:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	4a07      	ldr	r2, [pc, #28]	@ (8010698 <vApplicationGetIdleTaskMemory+0x2c>)
 801067c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801067e:	68bb      	ldr	r3, [r7, #8]
 8010680:	4a06      	ldr	r2, [pc, #24]	@ (801069c <vApplicationGetIdleTaskMemory+0x30>)
 8010682:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	2280      	movs	r2, #128	@ 0x80
 8010688:	601a      	str	r2, [r3, #0]
}
 801068a:	bf00      	nop
 801068c:	3714      	adds	r7, #20
 801068e:	46bd      	mov	sp, r7
 8010690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010694:	4770      	bx	lr
 8010696:	bf00      	nop
 8010698:	24000e74 	.word	0x24000e74
 801069c:	24000f1c 	.word	0x24000f1c

080106a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80106a0:	b480      	push	{r7}
 80106a2:	b085      	sub	sp, #20
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	60f8      	str	r0, [r7, #12]
 80106a8:	60b9      	str	r1, [r7, #8]
 80106aa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	4a07      	ldr	r2, [pc, #28]	@ (80106cc <vApplicationGetTimerTaskMemory+0x2c>)
 80106b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80106b2:	68bb      	ldr	r3, [r7, #8]
 80106b4:	4a06      	ldr	r2, [pc, #24]	@ (80106d0 <vApplicationGetTimerTaskMemory+0x30>)
 80106b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80106be:	601a      	str	r2, [r3, #0]
}
 80106c0:	bf00      	nop
 80106c2:	3714      	adds	r7, #20
 80106c4:	46bd      	mov	sp, r7
 80106c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ca:	4770      	bx	lr
 80106cc:	2400111c 	.word	0x2400111c
 80106d0:	240011c4 	.word	0x240011c4

080106d4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80106d4:	b580      	push	{r7, lr}
 80106d6:	b08a      	sub	sp, #40	@ 0x28
 80106d8:	af00      	add	r7, sp, #0
 80106da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80106dc:	2300      	movs	r3, #0
 80106de:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80106e0:	f002 f8f2 	bl	80128c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80106e4:	4b5c      	ldr	r3, [pc, #368]	@ (8010858 <pvPortMalloc+0x184>)
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d101      	bne.n	80106f0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80106ec:	f000 f924 	bl	8010938 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80106f0:	4b5a      	ldr	r3, [pc, #360]	@ (801085c <pvPortMalloc+0x188>)
 80106f2:	681a      	ldr	r2, [r3, #0]
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	4013      	ands	r3, r2
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	f040 8095 	bne.w	8010828 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	2b00      	cmp	r3, #0
 8010702:	d01e      	beq.n	8010742 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8010704:	2208      	movs	r2, #8
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	4413      	add	r3, r2
 801070a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	f003 0307 	and.w	r3, r3, #7
 8010712:	2b00      	cmp	r3, #0
 8010714:	d015      	beq.n	8010742 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	f023 0307 	bic.w	r3, r3, #7
 801071c:	3308      	adds	r3, #8
 801071e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	f003 0307 	and.w	r3, r3, #7
 8010726:	2b00      	cmp	r3, #0
 8010728:	d00b      	beq.n	8010742 <pvPortMalloc+0x6e>
	__asm volatile
 801072a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801072e:	f383 8811 	msr	BASEPRI, r3
 8010732:	f3bf 8f6f 	isb	sy
 8010736:	f3bf 8f4f 	dsb	sy
 801073a:	617b      	str	r3, [r7, #20]
}
 801073c:	bf00      	nop
 801073e:	bf00      	nop
 8010740:	e7fd      	b.n	801073e <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	2b00      	cmp	r3, #0
 8010746:	d06f      	beq.n	8010828 <pvPortMalloc+0x154>
 8010748:	4b45      	ldr	r3, [pc, #276]	@ (8010860 <pvPortMalloc+0x18c>)
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	687a      	ldr	r2, [r7, #4]
 801074e:	429a      	cmp	r2, r3
 8010750:	d86a      	bhi.n	8010828 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010752:	4b44      	ldr	r3, [pc, #272]	@ (8010864 <pvPortMalloc+0x190>)
 8010754:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010756:	4b43      	ldr	r3, [pc, #268]	@ (8010864 <pvPortMalloc+0x190>)
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801075c:	e004      	b.n	8010768 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 801075e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010760:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801076a:	685b      	ldr	r3, [r3, #4]
 801076c:	687a      	ldr	r2, [r7, #4]
 801076e:	429a      	cmp	r2, r3
 8010770:	d903      	bls.n	801077a <pvPortMalloc+0xa6>
 8010772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	2b00      	cmp	r3, #0
 8010778:	d1f1      	bne.n	801075e <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801077a:	4b37      	ldr	r3, [pc, #220]	@ (8010858 <pvPortMalloc+0x184>)
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010780:	429a      	cmp	r2, r3
 8010782:	d051      	beq.n	8010828 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010784:	6a3b      	ldr	r3, [r7, #32]
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	2208      	movs	r2, #8
 801078a:	4413      	add	r3, r2
 801078c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 801078e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010790:	681a      	ldr	r2, [r3, #0]
 8010792:	6a3b      	ldr	r3, [r7, #32]
 8010794:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010798:	685a      	ldr	r2, [r3, #4]
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	1ad2      	subs	r2, r2, r3
 801079e:	2308      	movs	r3, #8
 80107a0:	005b      	lsls	r3, r3, #1
 80107a2:	429a      	cmp	r2, r3
 80107a4:	d920      	bls.n	80107e8 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80107a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	4413      	add	r3, r2
 80107ac:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80107ae:	69bb      	ldr	r3, [r7, #24]
 80107b0:	f003 0307 	and.w	r3, r3, #7
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d00b      	beq.n	80107d0 <pvPortMalloc+0xfc>
	__asm volatile
 80107b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107bc:	f383 8811 	msr	BASEPRI, r3
 80107c0:	f3bf 8f6f 	isb	sy
 80107c4:	f3bf 8f4f 	dsb	sy
 80107c8:	613b      	str	r3, [r7, #16]
}
 80107ca:	bf00      	nop
 80107cc:	bf00      	nop
 80107ce:	e7fd      	b.n	80107cc <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80107d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107d2:	685a      	ldr	r2, [r3, #4]
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	1ad2      	subs	r2, r2, r3
 80107d8:	69bb      	ldr	r3, [r7, #24]
 80107da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80107dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107de:	687a      	ldr	r2, [r7, #4]
 80107e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80107e2:	69b8      	ldr	r0, [r7, #24]
 80107e4:	f000 f90a 	bl	80109fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80107e8:	4b1d      	ldr	r3, [pc, #116]	@ (8010860 <pvPortMalloc+0x18c>)
 80107ea:	681a      	ldr	r2, [r3, #0]
 80107ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107ee:	685b      	ldr	r3, [r3, #4]
 80107f0:	1ad3      	subs	r3, r2, r3
 80107f2:	4a1b      	ldr	r2, [pc, #108]	@ (8010860 <pvPortMalloc+0x18c>)
 80107f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80107f6:	4b1a      	ldr	r3, [pc, #104]	@ (8010860 <pvPortMalloc+0x18c>)
 80107f8:	681a      	ldr	r2, [r3, #0]
 80107fa:	4b1b      	ldr	r3, [pc, #108]	@ (8010868 <pvPortMalloc+0x194>)
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	429a      	cmp	r2, r3
 8010800:	d203      	bcs.n	801080a <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8010802:	4b17      	ldr	r3, [pc, #92]	@ (8010860 <pvPortMalloc+0x18c>)
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	4a18      	ldr	r2, [pc, #96]	@ (8010868 <pvPortMalloc+0x194>)
 8010808:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801080a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801080c:	685a      	ldr	r2, [r3, #4]
 801080e:	4b13      	ldr	r3, [pc, #76]	@ (801085c <pvPortMalloc+0x188>)
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	431a      	orrs	r2, r3
 8010814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010816:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8010818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801081a:	2200      	movs	r2, #0
 801081c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801081e:	4b13      	ldr	r3, [pc, #76]	@ (801086c <pvPortMalloc+0x198>)
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	3301      	adds	r3, #1
 8010824:	4a11      	ldr	r2, [pc, #68]	@ (801086c <pvPortMalloc+0x198>)
 8010826:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8010828:	f002 f85c 	bl	80128e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801082c:	69fb      	ldr	r3, [r7, #28]
 801082e:	f003 0307 	and.w	r3, r3, #7
 8010832:	2b00      	cmp	r3, #0
 8010834:	d00b      	beq.n	801084e <pvPortMalloc+0x17a>
	__asm volatile
 8010836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801083a:	f383 8811 	msr	BASEPRI, r3
 801083e:	f3bf 8f6f 	isb	sy
 8010842:	f3bf 8f4f 	dsb	sy
 8010846:	60fb      	str	r3, [r7, #12]
}
 8010848:	bf00      	nop
 801084a:	bf00      	nop
 801084c:	e7fd      	b.n	801084a <pvPortMalloc+0x176>
	return pvReturn;
 801084e:	69fb      	ldr	r3, [r7, #28]
}
 8010850:	4618      	mov	r0, r3
 8010852:	3728      	adds	r7, #40	@ 0x28
 8010854:	46bd      	mov	sp, r7
 8010856:	bd80      	pop	{r7, pc}
 8010858:	240195cc 	.word	0x240195cc
 801085c:	240195e0 	.word	0x240195e0
 8010860:	240195d0 	.word	0x240195d0
 8010864:	240195c4 	.word	0x240195c4
 8010868:	240195d4 	.word	0x240195d4
 801086c:	240195d8 	.word	0x240195d8

08010870 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010870:	b580      	push	{r7, lr}
 8010872:	b086      	sub	sp, #24
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	2b00      	cmp	r3, #0
 8010880:	d04f      	beq.n	8010922 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010882:	2308      	movs	r3, #8
 8010884:	425b      	negs	r3, r3
 8010886:	697a      	ldr	r2, [r7, #20]
 8010888:	4413      	add	r3, r2
 801088a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801088c:	697b      	ldr	r3, [r7, #20]
 801088e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010890:	693b      	ldr	r3, [r7, #16]
 8010892:	685a      	ldr	r2, [r3, #4]
 8010894:	4b25      	ldr	r3, [pc, #148]	@ (801092c <vPortFree+0xbc>)
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	4013      	ands	r3, r2
 801089a:	2b00      	cmp	r3, #0
 801089c:	d10b      	bne.n	80108b6 <vPortFree+0x46>
	__asm volatile
 801089e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108a2:	f383 8811 	msr	BASEPRI, r3
 80108a6:	f3bf 8f6f 	isb	sy
 80108aa:	f3bf 8f4f 	dsb	sy
 80108ae:	60fb      	str	r3, [r7, #12]
}
 80108b0:	bf00      	nop
 80108b2:	bf00      	nop
 80108b4:	e7fd      	b.n	80108b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80108b6:	693b      	ldr	r3, [r7, #16]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d00b      	beq.n	80108d6 <vPortFree+0x66>
	__asm volatile
 80108be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108c2:	f383 8811 	msr	BASEPRI, r3
 80108c6:	f3bf 8f6f 	isb	sy
 80108ca:	f3bf 8f4f 	dsb	sy
 80108ce:	60bb      	str	r3, [r7, #8]
}
 80108d0:	bf00      	nop
 80108d2:	bf00      	nop
 80108d4:	e7fd      	b.n	80108d2 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80108d6:	693b      	ldr	r3, [r7, #16]
 80108d8:	685a      	ldr	r2, [r3, #4]
 80108da:	4b14      	ldr	r3, [pc, #80]	@ (801092c <vPortFree+0xbc>)
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	4013      	ands	r3, r2
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d01e      	beq.n	8010922 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80108e4:	693b      	ldr	r3, [r7, #16]
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d11a      	bne.n	8010922 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80108ec:	693b      	ldr	r3, [r7, #16]
 80108ee:	685a      	ldr	r2, [r3, #4]
 80108f0:	4b0e      	ldr	r3, [pc, #56]	@ (801092c <vPortFree+0xbc>)
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	43db      	mvns	r3, r3
 80108f6:	401a      	ands	r2, r3
 80108f8:	693b      	ldr	r3, [r7, #16]
 80108fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80108fc:	f001 ffe4 	bl	80128c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010900:	693b      	ldr	r3, [r7, #16]
 8010902:	685a      	ldr	r2, [r3, #4]
 8010904:	4b0a      	ldr	r3, [pc, #40]	@ (8010930 <vPortFree+0xc0>)
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	4413      	add	r3, r2
 801090a:	4a09      	ldr	r2, [pc, #36]	@ (8010930 <vPortFree+0xc0>)
 801090c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801090e:	6938      	ldr	r0, [r7, #16]
 8010910:	f000 f874 	bl	80109fc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8010914:	4b07      	ldr	r3, [pc, #28]	@ (8010934 <vPortFree+0xc4>)
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	3301      	adds	r3, #1
 801091a:	4a06      	ldr	r2, [pc, #24]	@ (8010934 <vPortFree+0xc4>)
 801091c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801091e:	f001 ffe1 	bl	80128e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8010922:	bf00      	nop
 8010924:	3718      	adds	r7, #24
 8010926:	46bd      	mov	sp, r7
 8010928:	bd80      	pop	{r7, pc}
 801092a:	bf00      	nop
 801092c:	240195e0 	.word	0x240195e0
 8010930:	240195d0 	.word	0x240195d0
 8010934:	240195dc 	.word	0x240195dc

08010938 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010938:	b480      	push	{r7}
 801093a:	b085      	sub	sp, #20
 801093c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801093e:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
 8010942:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010944:	4b27      	ldr	r3, [pc, #156]	@ (80109e4 <prvHeapInit+0xac>)
 8010946:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	f003 0307 	and.w	r3, r3, #7
 801094e:	2b00      	cmp	r3, #0
 8010950:	d00c      	beq.n	801096c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	3307      	adds	r3, #7
 8010956:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	f023 0307 	bic.w	r3, r3, #7
 801095e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8010960:	68ba      	ldr	r2, [r7, #8]
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	1ad3      	subs	r3, r2, r3
 8010966:	4a1f      	ldr	r2, [pc, #124]	@ (80109e4 <prvHeapInit+0xac>)
 8010968:	4413      	add	r3, r2
 801096a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8010970:	4a1d      	ldr	r2, [pc, #116]	@ (80109e8 <prvHeapInit+0xb0>)
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010976:	4b1c      	ldr	r3, [pc, #112]	@ (80109e8 <prvHeapInit+0xb0>)
 8010978:	2200      	movs	r2, #0
 801097a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	68ba      	ldr	r2, [r7, #8]
 8010980:	4413      	add	r3, r2
 8010982:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010984:	2208      	movs	r2, #8
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	1a9b      	subs	r3, r3, r2
 801098a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	f023 0307 	bic.w	r3, r3, #7
 8010992:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010994:	68fb      	ldr	r3, [r7, #12]
 8010996:	4a15      	ldr	r2, [pc, #84]	@ (80109ec <prvHeapInit+0xb4>)
 8010998:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801099a:	4b14      	ldr	r3, [pc, #80]	@ (80109ec <prvHeapInit+0xb4>)
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	2200      	movs	r2, #0
 80109a0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80109a2:	4b12      	ldr	r3, [pc, #72]	@ (80109ec <prvHeapInit+0xb4>)
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	2200      	movs	r2, #0
 80109a8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80109ae:	683b      	ldr	r3, [r7, #0]
 80109b0:	68fa      	ldr	r2, [r7, #12]
 80109b2:	1ad2      	subs	r2, r2, r3
 80109b4:	683b      	ldr	r3, [r7, #0]
 80109b6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80109b8:	4b0c      	ldr	r3, [pc, #48]	@ (80109ec <prvHeapInit+0xb4>)
 80109ba:	681a      	ldr	r2, [r3, #0]
 80109bc:	683b      	ldr	r3, [r7, #0]
 80109be:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80109c0:	683b      	ldr	r3, [r7, #0]
 80109c2:	685b      	ldr	r3, [r3, #4]
 80109c4:	4a0a      	ldr	r2, [pc, #40]	@ (80109f0 <prvHeapInit+0xb8>)
 80109c6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80109c8:	683b      	ldr	r3, [r7, #0]
 80109ca:	685b      	ldr	r3, [r3, #4]
 80109cc:	4a09      	ldr	r2, [pc, #36]	@ (80109f4 <prvHeapInit+0xbc>)
 80109ce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80109d0:	4b09      	ldr	r3, [pc, #36]	@ (80109f8 <prvHeapInit+0xc0>)
 80109d2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80109d6:	601a      	str	r2, [r3, #0]
}
 80109d8:	bf00      	nop
 80109da:	3714      	adds	r7, #20
 80109dc:	46bd      	mov	sp, r7
 80109de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109e2:	4770      	bx	lr
 80109e4:	240015c4 	.word	0x240015c4
 80109e8:	240195c4 	.word	0x240195c4
 80109ec:	240195cc 	.word	0x240195cc
 80109f0:	240195d4 	.word	0x240195d4
 80109f4:	240195d0 	.word	0x240195d0
 80109f8:	240195e0 	.word	0x240195e0

080109fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80109fc:	b480      	push	{r7}
 80109fe:	b085      	sub	sp, #20
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010a04:	4b28      	ldr	r3, [pc, #160]	@ (8010aa8 <prvInsertBlockIntoFreeList+0xac>)
 8010a06:	60fb      	str	r3, [r7, #12]
 8010a08:	e002      	b.n	8010a10 <prvInsertBlockIntoFreeList+0x14>
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	60fb      	str	r3, [r7, #12]
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	687a      	ldr	r2, [r7, #4]
 8010a16:	429a      	cmp	r2, r3
 8010a18:	d8f7      	bhi.n	8010a0a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010a1a:	68fb      	ldr	r3, [r7, #12]
 8010a1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8010a1e:	68fb      	ldr	r3, [r7, #12]
 8010a20:	685b      	ldr	r3, [r3, #4]
 8010a22:	68ba      	ldr	r2, [r7, #8]
 8010a24:	4413      	add	r3, r2
 8010a26:	687a      	ldr	r2, [r7, #4]
 8010a28:	429a      	cmp	r2, r3
 8010a2a:	d108      	bne.n	8010a3e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	685a      	ldr	r2, [r3, #4]
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	685b      	ldr	r3, [r3, #4]
 8010a34:	441a      	add	r2, r3
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	685b      	ldr	r3, [r3, #4]
 8010a46:	68ba      	ldr	r2, [r7, #8]
 8010a48:	441a      	add	r2, r3
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	429a      	cmp	r2, r3
 8010a50:	d118      	bne.n	8010a84 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8010a52:	68fb      	ldr	r3, [r7, #12]
 8010a54:	681a      	ldr	r2, [r3, #0]
 8010a56:	4b15      	ldr	r3, [pc, #84]	@ (8010aac <prvInsertBlockIntoFreeList+0xb0>)
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	429a      	cmp	r2, r3
 8010a5c:	d00d      	beq.n	8010a7a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	685a      	ldr	r2, [r3, #4]
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	685b      	ldr	r3, [r3, #4]
 8010a68:	441a      	add	r2, r3
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	681a      	ldr	r2, [r3, #0]
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	601a      	str	r2, [r3, #0]
 8010a78:	e008      	b.n	8010a8c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8010aac <prvInsertBlockIntoFreeList+0xb0>)
 8010a7c:	681a      	ldr	r2, [r3, #0]
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	601a      	str	r2, [r3, #0]
 8010a82:	e003      	b.n	8010a8c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	681a      	ldr	r2, [r3, #0]
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010a8c:	68fa      	ldr	r2, [r7, #12]
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	429a      	cmp	r2, r3
 8010a92:	d002      	beq.n	8010a9a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	687a      	ldr	r2, [r7, #4]
 8010a98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010a9a:	bf00      	nop
 8010a9c:	3714      	adds	r7, #20
 8010a9e:	46bd      	mov	sp, r7
 8010aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa4:	4770      	bx	lr
 8010aa6:	bf00      	nop
 8010aa8:	240195c4 	.word	0x240195c4
 8010aac:	240195cc 	.word	0x240195cc

08010ab0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010ab0:	b480      	push	{r7}
 8010ab2:	b083      	sub	sp, #12
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	f103 0208 	add.w	r2, r3, #8
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8010ac8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	f103 0208 	add.w	r2, r3, #8
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	f103 0208 	add.w	r2, r3, #8
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	2200      	movs	r2, #0
 8010ae2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010ae4:	bf00      	nop
 8010ae6:	370c      	adds	r7, #12
 8010ae8:	46bd      	mov	sp, r7
 8010aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aee:	4770      	bx	lr

08010af0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010af0:	b480      	push	{r7}
 8010af2:	b083      	sub	sp, #12
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	2200      	movs	r2, #0
 8010afc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010afe:	bf00      	nop
 8010b00:	370c      	adds	r7, #12
 8010b02:	46bd      	mov	sp, r7
 8010b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b08:	4770      	bx	lr

08010b0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010b0a:	b480      	push	{r7}
 8010b0c:	b085      	sub	sp, #20
 8010b0e:	af00      	add	r7, sp, #0
 8010b10:	6078      	str	r0, [r7, #4]
 8010b12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	685b      	ldr	r3, [r3, #4]
 8010b18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010b1a:	683b      	ldr	r3, [r7, #0]
 8010b1c:	68fa      	ldr	r2, [r7, #12]
 8010b1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010b20:	68fb      	ldr	r3, [r7, #12]
 8010b22:	689a      	ldr	r2, [r3, #8]
 8010b24:	683b      	ldr	r3, [r7, #0]
 8010b26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	689b      	ldr	r3, [r3, #8]
 8010b2c:	683a      	ldr	r2, [r7, #0]
 8010b2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010b30:	68fb      	ldr	r3, [r7, #12]
 8010b32:	683a      	ldr	r2, [r7, #0]
 8010b34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010b36:	683b      	ldr	r3, [r7, #0]
 8010b38:	687a      	ldr	r2, [r7, #4]
 8010b3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	681b      	ldr	r3, [r3, #0]
 8010b40:	1c5a      	adds	r2, r3, #1
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	601a      	str	r2, [r3, #0]
}
 8010b46:	bf00      	nop
 8010b48:	3714      	adds	r7, #20
 8010b4a:	46bd      	mov	sp, r7
 8010b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b50:	4770      	bx	lr

08010b52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010b52:	b480      	push	{r7}
 8010b54:	b085      	sub	sp, #20
 8010b56:	af00      	add	r7, sp, #0
 8010b58:	6078      	str	r0, [r7, #4]
 8010b5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010b5c:	683b      	ldr	r3, [r7, #0]
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010b62:	68bb      	ldr	r3, [r7, #8]
 8010b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b68:	d103      	bne.n	8010b72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	691b      	ldr	r3, [r3, #16]
 8010b6e:	60fb      	str	r3, [r7, #12]
 8010b70:	e00c      	b.n	8010b8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	3308      	adds	r3, #8
 8010b76:	60fb      	str	r3, [r7, #12]
 8010b78:	e002      	b.n	8010b80 <vListInsert+0x2e>
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	685b      	ldr	r3, [r3, #4]
 8010b7e:	60fb      	str	r3, [r7, #12]
 8010b80:	68fb      	ldr	r3, [r7, #12]
 8010b82:	685b      	ldr	r3, [r3, #4]
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	68ba      	ldr	r2, [r7, #8]
 8010b88:	429a      	cmp	r2, r3
 8010b8a:	d2f6      	bcs.n	8010b7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	685a      	ldr	r2, [r3, #4]
 8010b90:	683b      	ldr	r3, [r7, #0]
 8010b92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010b94:	683b      	ldr	r3, [r7, #0]
 8010b96:	685b      	ldr	r3, [r3, #4]
 8010b98:	683a      	ldr	r2, [r7, #0]
 8010b9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010b9c:	683b      	ldr	r3, [r7, #0]
 8010b9e:	68fa      	ldr	r2, [r7, #12]
 8010ba0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	683a      	ldr	r2, [r7, #0]
 8010ba6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010ba8:	683b      	ldr	r3, [r7, #0]
 8010baa:	687a      	ldr	r2, [r7, #4]
 8010bac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	681b      	ldr	r3, [r3, #0]
 8010bb2:	1c5a      	adds	r2, r3, #1
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	601a      	str	r2, [r3, #0]
}
 8010bb8:	bf00      	nop
 8010bba:	3714      	adds	r7, #20
 8010bbc:	46bd      	mov	sp, r7
 8010bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bc2:	4770      	bx	lr

08010bc4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010bc4:	b480      	push	{r7}
 8010bc6:	b085      	sub	sp, #20
 8010bc8:	af00      	add	r7, sp, #0
 8010bca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	691b      	ldr	r3, [r3, #16]
 8010bd0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	685b      	ldr	r3, [r3, #4]
 8010bd6:	687a      	ldr	r2, [r7, #4]
 8010bd8:	6892      	ldr	r2, [r2, #8]
 8010bda:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	689b      	ldr	r3, [r3, #8]
 8010be0:	687a      	ldr	r2, [r7, #4]
 8010be2:	6852      	ldr	r2, [r2, #4]
 8010be4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	685b      	ldr	r3, [r3, #4]
 8010bea:	687a      	ldr	r2, [r7, #4]
 8010bec:	429a      	cmp	r2, r3
 8010bee:	d103      	bne.n	8010bf8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	689a      	ldr	r2, [r3, #8]
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	2200      	movs	r2, #0
 8010bfc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	681b      	ldr	r3, [r3, #0]
 8010c02:	1e5a      	subs	r2, r3, #1
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	681b      	ldr	r3, [r3, #0]
}
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	3714      	adds	r7, #20
 8010c10:	46bd      	mov	sp, r7
 8010c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c16:	4770      	bx	lr

08010c18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010c18:	b480      	push	{r7}
 8010c1a:	b085      	sub	sp, #20
 8010c1c:	af00      	add	r7, sp, #0
 8010c1e:	60f8      	str	r0, [r7, #12]
 8010c20:	60b9      	str	r1, [r7, #8]
 8010c22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	3b04      	subs	r3, #4
 8010c28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8010c30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010c32:	68fb      	ldr	r3, [r7, #12]
 8010c34:	3b04      	subs	r3, #4
 8010c36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010c38:	68bb      	ldr	r3, [r7, #8]
 8010c3a:	f023 0201 	bic.w	r2, r3, #1
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	3b04      	subs	r3, #4
 8010c46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010c48:	4a0c      	ldr	r2, [pc, #48]	@ (8010c7c <pxPortInitialiseStack+0x64>)
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010c4e:	68fb      	ldr	r3, [r7, #12]
 8010c50:	3b14      	subs	r3, #20
 8010c52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010c54:	687a      	ldr	r2, [r7, #4]
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	3b04      	subs	r3, #4
 8010c5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	f06f 0202 	mvn.w	r2, #2
 8010c66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010c68:	68fb      	ldr	r3, [r7, #12]
 8010c6a:	3b20      	subs	r3, #32
 8010c6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010c6e:	68fb      	ldr	r3, [r7, #12]
}
 8010c70:	4618      	mov	r0, r3
 8010c72:	3714      	adds	r7, #20
 8010c74:	46bd      	mov	sp, r7
 8010c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c7a:	4770      	bx	lr
 8010c7c:	08010c81 	.word	0x08010c81

08010c80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010c80:	b480      	push	{r7}
 8010c82:	b085      	sub	sp, #20
 8010c84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010c86:	2300      	movs	r3, #0
 8010c88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010c8a:	4b13      	ldr	r3, [pc, #76]	@ (8010cd8 <prvTaskExitError+0x58>)
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c92:	d00b      	beq.n	8010cac <prvTaskExitError+0x2c>
	__asm volatile
 8010c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c98:	f383 8811 	msr	BASEPRI, r3
 8010c9c:	f3bf 8f6f 	isb	sy
 8010ca0:	f3bf 8f4f 	dsb	sy
 8010ca4:	60fb      	str	r3, [r7, #12]
}
 8010ca6:	bf00      	nop
 8010ca8:	bf00      	nop
 8010caa:	e7fd      	b.n	8010ca8 <prvTaskExitError+0x28>
	__asm volatile
 8010cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cb0:	f383 8811 	msr	BASEPRI, r3
 8010cb4:	f3bf 8f6f 	isb	sy
 8010cb8:	f3bf 8f4f 	dsb	sy
 8010cbc:	60bb      	str	r3, [r7, #8]
}
 8010cbe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010cc0:	bf00      	nop
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d0fc      	beq.n	8010cc2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010cc8:	bf00      	nop
 8010cca:	bf00      	nop
 8010ccc:	3714      	adds	r7, #20
 8010cce:	46bd      	mov	sp, r7
 8010cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd4:	4770      	bx	lr
 8010cd6:	bf00      	nop
 8010cd8:	240000a0 	.word	0x240000a0
 8010cdc:	00000000 	.word	0x00000000

08010ce0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010ce0:	4b07      	ldr	r3, [pc, #28]	@ (8010d00 <pxCurrentTCBConst2>)
 8010ce2:	6819      	ldr	r1, [r3, #0]
 8010ce4:	6808      	ldr	r0, [r1, #0]
 8010ce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cea:	f380 8809 	msr	PSP, r0
 8010cee:	f3bf 8f6f 	isb	sy
 8010cf2:	f04f 0000 	mov.w	r0, #0
 8010cf6:	f380 8811 	msr	BASEPRI, r0
 8010cfa:	4770      	bx	lr
 8010cfc:	f3af 8000 	nop.w

08010d00 <pxCurrentTCBConst2>:
 8010d00:	2401962c 	.word	0x2401962c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010d04:	bf00      	nop
 8010d06:	bf00      	nop

08010d08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010d08:	4808      	ldr	r0, [pc, #32]	@ (8010d2c <prvPortStartFirstTask+0x24>)
 8010d0a:	6800      	ldr	r0, [r0, #0]
 8010d0c:	6800      	ldr	r0, [r0, #0]
 8010d0e:	f380 8808 	msr	MSP, r0
 8010d12:	f04f 0000 	mov.w	r0, #0
 8010d16:	f380 8814 	msr	CONTROL, r0
 8010d1a:	b662      	cpsie	i
 8010d1c:	b661      	cpsie	f
 8010d1e:	f3bf 8f4f 	dsb	sy
 8010d22:	f3bf 8f6f 	isb	sy
 8010d26:	df00      	svc	0
 8010d28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010d2a:	bf00      	nop
 8010d2c:	e000ed08 	.word	0xe000ed08

08010d30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010d30:	b580      	push	{r7, lr}
 8010d32:	b086      	sub	sp, #24
 8010d34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010d36:	4b47      	ldr	r3, [pc, #284]	@ (8010e54 <xPortStartScheduler+0x124>)
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	4a47      	ldr	r2, [pc, #284]	@ (8010e58 <xPortStartScheduler+0x128>)
 8010d3c:	4293      	cmp	r3, r2
 8010d3e:	d10b      	bne.n	8010d58 <xPortStartScheduler+0x28>
	__asm volatile
 8010d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d44:	f383 8811 	msr	BASEPRI, r3
 8010d48:	f3bf 8f6f 	isb	sy
 8010d4c:	f3bf 8f4f 	dsb	sy
 8010d50:	60fb      	str	r3, [r7, #12]
}
 8010d52:	bf00      	nop
 8010d54:	bf00      	nop
 8010d56:	e7fd      	b.n	8010d54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010d58:	4b3e      	ldr	r3, [pc, #248]	@ (8010e54 <xPortStartScheduler+0x124>)
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	4a3f      	ldr	r2, [pc, #252]	@ (8010e5c <xPortStartScheduler+0x12c>)
 8010d5e:	4293      	cmp	r3, r2
 8010d60:	d10b      	bne.n	8010d7a <xPortStartScheduler+0x4a>
	__asm volatile
 8010d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d66:	f383 8811 	msr	BASEPRI, r3
 8010d6a:	f3bf 8f6f 	isb	sy
 8010d6e:	f3bf 8f4f 	dsb	sy
 8010d72:	613b      	str	r3, [r7, #16]
}
 8010d74:	bf00      	nop
 8010d76:	bf00      	nop
 8010d78:	e7fd      	b.n	8010d76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010d7a:	4b39      	ldr	r3, [pc, #228]	@ (8010e60 <xPortStartScheduler+0x130>)
 8010d7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010d7e:	697b      	ldr	r3, [r7, #20]
 8010d80:	781b      	ldrb	r3, [r3, #0]
 8010d82:	b2db      	uxtb	r3, r3
 8010d84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010d86:	697b      	ldr	r3, [r7, #20]
 8010d88:	22ff      	movs	r2, #255	@ 0xff
 8010d8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010d8c:	697b      	ldr	r3, [r7, #20]
 8010d8e:	781b      	ldrb	r3, [r3, #0]
 8010d90:	b2db      	uxtb	r3, r3
 8010d92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010d94:	78fb      	ldrb	r3, [r7, #3]
 8010d96:	b2db      	uxtb	r3, r3
 8010d98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8010d9c:	b2da      	uxtb	r2, r3
 8010d9e:	4b31      	ldr	r3, [pc, #196]	@ (8010e64 <xPortStartScheduler+0x134>)
 8010da0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010da2:	4b31      	ldr	r3, [pc, #196]	@ (8010e68 <xPortStartScheduler+0x138>)
 8010da4:	2207      	movs	r2, #7
 8010da6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010da8:	e009      	b.n	8010dbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8010daa:	4b2f      	ldr	r3, [pc, #188]	@ (8010e68 <xPortStartScheduler+0x138>)
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	3b01      	subs	r3, #1
 8010db0:	4a2d      	ldr	r2, [pc, #180]	@ (8010e68 <xPortStartScheduler+0x138>)
 8010db2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010db4:	78fb      	ldrb	r3, [r7, #3]
 8010db6:	b2db      	uxtb	r3, r3
 8010db8:	005b      	lsls	r3, r3, #1
 8010dba:	b2db      	uxtb	r3, r3
 8010dbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010dbe:	78fb      	ldrb	r3, [r7, #3]
 8010dc0:	b2db      	uxtb	r3, r3
 8010dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010dc6:	2b80      	cmp	r3, #128	@ 0x80
 8010dc8:	d0ef      	beq.n	8010daa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010dca:	4b27      	ldr	r3, [pc, #156]	@ (8010e68 <xPortStartScheduler+0x138>)
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	f1c3 0307 	rsb	r3, r3, #7
 8010dd2:	2b04      	cmp	r3, #4
 8010dd4:	d00b      	beq.n	8010dee <xPortStartScheduler+0xbe>
	__asm volatile
 8010dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dda:	f383 8811 	msr	BASEPRI, r3
 8010dde:	f3bf 8f6f 	isb	sy
 8010de2:	f3bf 8f4f 	dsb	sy
 8010de6:	60bb      	str	r3, [r7, #8]
}
 8010de8:	bf00      	nop
 8010dea:	bf00      	nop
 8010dec:	e7fd      	b.n	8010dea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010dee:	4b1e      	ldr	r3, [pc, #120]	@ (8010e68 <xPortStartScheduler+0x138>)
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	021b      	lsls	r3, r3, #8
 8010df4:	4a1c      	ldr	r2, [pc, #112]	@ (8010e68 <xPortStartScheduler+0x138>)
 8010df6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010df8:	4b1b      	ldr	r3, [pc, #108]	@ (8010e68 <xPortStartScheduler+0x138>)
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010e00:	4a19      	ldr	r2, [pc, #100]	@ (8010e68 <xPortStartScheduler+0x138>)
 8010e02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	b2da      	uxtb	r2, r3
 8010e08:	697b      	ldr	r3, [r7, #20]
 8010e0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010e0c:	4b17      	ldr	r3, [pc, #92]	@ (8010e6c <xPortStartScheduler+0x13c>)
 8010e0e:	681b      	ldr	r3, [r3, #0]
 8010e10:	4a16      	ldr	r2, [pc, #88]	@ (8010e6c <xPortStartScheduler+0x13c>)
 8010e12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010e16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010e18:	4b14      	ldr	r3, [pc, #80]	@ (8010e6c <xPortStartScheduler+0x13c>)
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	4a13      	ldr	r2, [pc, #76]	@ (8010e6c <xPortStartScheduler+0x13c>)
 8010e1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8010e22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010e24:	f000 f8da 	bl	8010fdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010e28:	4b11      	ldr	r3, [pc, #68]	@ (8010e70 <xPortStartScheduler+0x140>)
 8010e2a:	2200      	movs	r2, #0
 8010e2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010e2e:	f000 f8f9 	bl	8011024 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010e32:	4b10      	ldr	r3, [pc, #64]	@ (8010e74 <xPortStartScheduler+0x144>)
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	4a0f      	ldr	r2, [pc, #60]	@ (8010e74 <xPortStartScheduler+0x144>)
 8010e38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8010e3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010e3e:	f7ff ff63 	bl	8010d08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010e42:	f001 fec9 	bl	8012bd8 <vTaskSwitchContext>
	prvTaskExitError();
 8010e46:	f7ff ff1b 	bl	8010c80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010e4a:	2300      	movs	r3, #0
}
 8010e4c:	4618      	mov	r0, r3
 8010e4e:	3718      	adds	r7, #24
 8010e50:	46bd      	mov	sp, r7
 8010e52:	bd80      	pop	{r7, pc}
 8010e54:	e000ed00 	.word	0xe000ed00
 8010e58:	410fc271 	.word	0x410fc271
 8010e5c:	410fc270 	.word	0x410fc270
 8010e60:	e000e400 	.word	0xe000e400
 8010e64:	240195e4 	.word	0x240195e4
 8010e68:	240195e8 	.word	0x240195e8
 8010e6c:	e000ed20 	.word	0xe000ed20
 8010e70:	240000a0 	.word	0x240000a0
 8010e74:	e000ef34 	.word	0xe000ef34

08010e78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010e78:	b480      	push	{r7}
 8010e7a:	b083      	sub	sp, #12
 8010e7c:	af00      	add	r7, sp, #0
	__asm volatile
 8010e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e82:	f383 8811 	msr	BASEPRI, r3
 8010e86:	f3bf 8f6f 	isb	sy
 8010e8a:	f3bf 8f4f 	dsb	sy
 8010e8e:	607b      	str	r3, [r7, #4]
}
 8010e90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010e92:	4b10      	ldr	r3, [pc, #64]	@ (8010ed4 <vPortEnterCritical+0x5c>)
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	3301      	adds	r3, #1
 8010e98:	4a0e      	ldr	r2, [pc, #56]	@ (8010ed4 <vPortEnterCritical+0x5c>)
 8010e9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8010ed4 <vPortEnterCritical+0x5c>)
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	2b01      	cmp	r3, #1
 8010ea2:	d110      	bne.n	8010ec6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8010ed8 <vPortEnterCritical+0x60>)
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	b2db      	uxtb	r3, r3
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d00b      	beq.n	8010ec6 <vPortEnterCritical+0x4e>
	__asm volatile
 8010eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010eb2:	f383 8811 	msr	BASEPRI, r3
 8010eb6:	f3bf 8f6f 	isb	sy
 8010eba:	f3bf 8f4f 	dsb	sy
 8010ebe:	603b      	str	r3, [r7, #0]
}
 8010ec0:	bf00      	nop
 8010ec2:	bf00      	nop
 8010ec4:	e7fd      	b.n	8010ec2 <vPortEnterCritical+0x4a>
	}
}
 8010ec6:	bf00      	nop
 8010ec8:	370c      	adds	r7, #12
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ed0:	4770      	bx	lr
 8010ed2:	bf00      	nop
 8010ed4:	240000a0 	.word	0x240000a0
 8010ed8:	e000ed04 	.word	0xe000ed04

08010edc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010edc:	b480      	push	{r7}
 8010ede:	b083      	sub	sp, #12
 8010ee0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010ee2:	4b12      	ldr	r3, [pc, #72]	@ (8010f2c <vPortExitCritical+0x50>)
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d10b      	bne.n	8010f02 <vPortExitCritical+0x26>
	__asm volatile
 8010eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010eee:	f383 8811 	msr	BASEPRI, r3
 8010ef2:	f3bf 8f6f 	isb	sy
 8010ef6:	f3bf 8f4f 	dsb	sy
 8010efa:	607b      	str	r3, [r7, #4]
}
 8010efc:	bf00      	nop
 8010efe:	bf00      	nop
 8010f00:	e7fd      	b.n	8010efe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010f02:	4b0a      	ldr	r3, [pc, #40]	@ (8010f2c <vPortExitCritical+0x50>)
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	3b01      	subs	r3, #1
 8010f08:	4a08      	ldr	r2, [pc, #32]	@ (8010f2c <vPortExitCritical+0x50>)
 8010f0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010f0c:	4b07      	ldr	r3, [pc, #28]	@ (8010f2c <vPortExitCritical+0x50>)
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d105      	bne.n	8010f20 <vPortExitCritical+0x44>
 8010f14:	2300      	movs	r3, #0
 8010f16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010f18:	683b      	ldr	r3, [r7, #0]
 8010f1a:	f383 8811 	msr	BASEPRI, r3
}
 8010f1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010f20:	bf00      	nop
 8010f22:	370c      	adds	r7, #12
 8010f24:	46bd      	mov	sp, r7
 8010f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f2a:	4770      	bx	lr
 8010f2c:	240000a0 	.word	0x240000a0

08010f30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010f30:	f3ef 8009 	mrs	r0, PSP
 8010f34:	f3bf 8f6f 	isb	sy
 8010f38:	4b15      	ldr	r3, [pc, #84]	@ (8010f90 <pxCurrentTCBConst>)
 8010f3a:	681a      	ldr	r2, [r3, #0]
 8010f3c:	f01e 0f10 	tst.w	lr, #16
 8010f40:	bf08      	it	eq
 8010f42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010f46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f4a:	6010      	str	r0, [r2, #0]
 8010f4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010f50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010f54:	f380 8811 	msr	BASEPRI, r0
 8010f58:	f3bf 8f4f 	dsb	sy
 8010f5c:	f3bf 8f6f 	isb	sy
 8010f60:	f001 fe3a 	bl	8012bd8 <vTaskSwitchContext>
 8010f64:	f04f 0000 	mov.w	r0, #0
 8010f68:	f380 8811 	msr	BASEPRI, r0
 8010f6c:	bc09      	pop	{r0, r3}
 8010f6e:	6819      	ldr	r1, [r3, #0]
 8010f70:	6808      	ldr	r0, [r1, #0]
 8010f72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f76:	f01e 0f10 	tst.w	lr, #16
 8010f7a:	bf08      	it	eq
 8010f7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010f80:	f380 8809 	msr	PSP, r0
 8010f84:	f3bf 8f6f 	isb	sy
 8010f88:	4770      	bx	lr
 8010f8a:	bf00      	nop
 8010f8c:	f3af 8000 	nop.w

08010f90 <pxCurrentTCBConst>:
 8010f90:	2401962c 	.word	0x2401962c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010f94:	bf00      	nop
 8010f96:	bf00      	nop

08010f98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010f98:	b580      	push	{r7, lr}
 8010f9a:	b082      	sub	sp, #8
 8010f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8010f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fa2:	f383 8811 	msr	BASEPRI, r3
 8010fa6:	f3bf 8f6f 	isb	sy
 8010faa:	f3bf 8f4f 	dsb	sy
 8010fae:	607b      	str	r3, [r7, #4]
}
 8010fb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010fb2:	f001 fd57 	bl	8012a64 <xTaskIncrementTick>
 8010fb6:	4603      	mov	r3, r0
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d003      	beq.n	8010fc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010fbc:	4b06      	ldr	r3, [pc, #24]	@ (8010fd8 <xPortSysTickHandler+0x40>)
 8010fbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010fc2:	601a      	str	r2, [r3, #0]
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010fc8:	683b      	ldr	r3, [r7, #0]
 8010fca:	f383 8811 	msr	BASEPRI, r3
}
 8010fce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010fd0:	bf00      	nop
 8010fd2:	3708      	adds	r7, #8
 8010fd4:	46bd      	mov	sp, r7
 8010fd6:	bd80      	pop	{r7, pc}
 8010fd8:	e000ed04 	.word	0xe000ed04

08010fdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010fdc:	b480      	push	{r7}
 8010fde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8011010 <vPortSetupTimerInterrupt+0x34>)
 8010fe2:	2200      	movs	r2, #0
 8010fe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8011014 <vPortSetupTimerInterrupt+0x38>)
 8010fe8:	2200      	movs	r2, #0
 8010fea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010fec:	4b0a      	ldr	r3, [pc, #40]	@ (8011018 <vPortSetupTimerInterrupt+0x3c>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	4a0a      	ldr	r2, [pc, #40]	@ (801101c <vPortSetupTimerInterrupt+0x40>)
 8010ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8010ff6:	099b      	lsrs	r3, r3, #6
 8010ff8:	4a09      	ldr	r2, [pc, #36]	@ (8011020 <vPortSetupTimerInterrupt+0x44>)
 8010ffa:	3b01      	subs	r3, #1
 8010ffc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010ffe:	4b04      	ldr	r3, [pc, #16]	@ (8011010 <vPortSetupTimerInterrupt+0x34>)
 8011000:	2207      	movs	r2, #7
 8011002:	601a      	str	r2, [r3, #0]
}
 8011004:	bf00      	nop
 8011006:	46bd      	mov	sp, r7
 8011008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801100c:	4770      	bx	lr
 801100e:	bf00      	nop
 8011010:	e000e010 	.word	0xe000e010
 8011014:	e000e018 	.word	0xe000e018
 8011018:	24000000 	.word	0x24000000
 801101c:	10624dd3 	.word	0x10624dd3
 8011020:	e000e014 	.word	0xe000e014

08011024 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011024:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011034 <vPortEnableVFP+0x10>
 8011028:	6801      	ldr	r1, [r0, #0]
 801102a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801102e:	6001      	str	r1, [r0, #0]
 8011030:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011032:	bf00      	nop
 8011034:	e000ed88 	.word	0xe000ed88

08011038 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011038:	b480      	push	{r7}
 801103a:	b085      	sub	sp, #20
 801103c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801103e:	f3ef 8305 	mrs	r3, IPSR
 8011042:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	2b0f      	cmp	r3, #15
 8011048:	d915      	bls.n	8011076 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801104a:	4a18      	ldr	r2, [pc, #96]	@ (80110ac <vPortValidateInterruptPriority+0x74>)
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	4413      	add	r3, r2
 8011050:	781b      	ldrb	r3, [r3, #0]
 8011052:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011054:	4b16      	ldr	r3, [pc, #88]	@ (80110b0 <vPortValidateInterruptPriority+0x78>)
 8011056:	781b      	ldrb	r3, [r3, #0]
 8011058:	7afa      	ldrb	r2, [r7, #11]
 801105a:	429a      	cmp	r2, r3
 801105c:	d20b      	bcs.n	8011076 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801105e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011062:	f383 8811 	msr	BASEPRI, r3
 8011066:	f3bf 8f6f 	isb	sy
 801106a:	f3bf 8f4f 	dsb	sy
 801106e:	607b      	str	r3, [r7, #4]
}
 8011070:	bf00      	nop
 8011072:	bf00      	nop
 8011074:	e7fd      	b.n	8011072 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011076:	4b0f      	ldr	r3, [pc, #60]	@ (80110b4 <vPortValidateInterruptPriority+0x7c>)
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801107e:	4b0e      	ldr	r3, [pc, #56]	@ (80110b8 <vPortValidateInterruptPriority+0x80>)
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	429a      	cmp	r2, r3
 8011084:	d90b      	bls.n	801109e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801108a:	f383 8811 	msr	BASEPRI, r3
 801108e:	f3bf 8f6f 	isb	sy
 8011092:	f3bf 8f4f 	dsb	sy
 8011096:	603b      	str	r3, [r7, #0]
}
 8011098:	bf00      	nop
 801109a:	bf00      	nop
 801109c:	e7fd      	b.n	801109a <vPortValidateInterruptPriority+0x62>
	}
 801109e:	bf00      	nop
 80110a0:	3714      	adds	r7, #20
 80110a2:	46bd      	mov	sp, r7
 80110a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a8:	4770      	bx	lr
 80110aa:	bf00      	nop
 80110ac:	e000e3f0 	.word	0xe000e3f0
 80110b0:	240195e4 	.word	0x240195e4
 80110b4:	e000ed0c 	.word	0xe000ed0c
 80110b8:	240195e8 	.word	0x240195e8

080110bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	b084      	sub	sp, #16
 80110c0:	af00      	add	r7, sp, #0
 80110c2:	6078      	str	r0, [r7, #4]
 80110c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d10b      	bne.n	80110e8 <xQueueGenericReset+0x2c>
	__asm volatile
 80110d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110d4:	f383 8811 	msr	BASEPRI, r3
 80110d8:	f3bf 8f6f 	isb	sy
 80110dc:	f3bf 8f4f 	dsb	sy
 80110e0:	60bb      	str	r3, [r7, #8]
}
 80110e2:	bf00      	nop
 80110e4:	bf00      	nop
 80110e6:	e7fd      	b.n	80110e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80110e8:	f7ff fec6 	bl	8010e78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	681a      	ldr	r2, [r3, #0]
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80110f4:	68f9      	ldr	r1, [r7, #12]
 80110f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80110f8:	fb01 f303 	mul.w	r3, r1, r3
 80110fc:	441a      	add	r2, r3
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011102:	68fb      	ldr	r3, [r7, #12]
 8011104:	2200      	movs	r2, #0
 8011106:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	681a      	ldr	r2, [r3, #0]
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	681a      	ldr	r2, [r3, #0]
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011118:	3b01      	subs	r3, #1
 801111a:	68f9      	ldr	r1, [r7, #12]
 801111c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801111e:	fb01 f303 	mul.w	r3, r1, r3
 8011122:	441a      	add	r2, r3
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	22ff      	movs	r2, #255	@ 0xff
 801112c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	22ff      	movs	r2, #255	@ 0xff
 8011134:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011138:	683b      	ldr	r3, [r7, #0]
 801113a:	2b00      	cmp	r3, #0
 801113c:	d114      	bne.n	8011168 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801113e:	68fb      	ldr	r3, [r7, #12]
 8011140:	691b      	ldr	r3, [r3, #16]
 8011142:	2b00      	cmp	r3, #0
 8011144:	d01a      	beq.n	801117c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	3310      	adds	r3, #16
 801114a:	4618      	mov	r0, r3
 801114c:	f001 fe20 	bl	8012d90 <xTaskRemoveFromEventList>
 8011150:	4603      	mov	r3, r0
 8011152:	2b00      	cmp	r3, #0
 8011154:	d012      	beq.n	801117c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011156:	4b0d      	ldr	r3, [pc, #52]	@ (801118c <xQueueGenericReset+0xd0>)
 8011158:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801115c:	601a      	str	r2, [r3, #0]
 801115e:	f3bf 8f4f 	dsb	sy
 8011162:	f3bf 8f6f 	isb	sy
 8011166:	e009      	b.n	801117c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	3310      	adds	r3, #16
 801116c:	4618      	mov	r0, r3
 801116e:	f7ff fc9f 	bl	8010ab0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	3324      	adds	r3, #36	@ 0x24
 8011176:	4618      	mov	r0, r3
 8011178:	f7ff fc9a 	bl	8010ab0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801117c:	f7ff feae 	bl	8010edc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011180:	2301      	movs	r3, #1
}
 8011182:	4618      	mov	r0, r3
 8011184:	3710      	adds	r7, #16
 8011186:	46bd      	mov	sp, r7
 8011188:	bd80      	pop	{r7, pc}
 801118a:	bf00      	nop
 801118c:	e000ed04 	.word	0xe000ed04

08011190 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011190:	b580      	push	{r7, lr}
 8011192:	b08e      	sub	sp, #56	@ 0x38
 8011194:	af02      	add	r7, sp, #8
 8011196:	60f8      	str	r0, [r7, #12]
 8011198:	60b9      	str	r1, [r7, #8]
 801119a:	607a      	str	r2, [r7, #4]
 801119c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d10b      	bne.n	80111bc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80111a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111a8:	f383 8811 	msr	BASEPRI, r3
 80111ac:	f3bf 8f6f 	isb	sy
 80111b0:	f3bf 8f4f 	dsb	sy
 80111b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80111b6:	bf00      	nop
 80111b8:	bf00      	nop
 80111ba:	e7fd      	b.n	80111b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80111bc:	683b      	ldr	r3, [r7, #0]
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d10b      	bne.n	80111da <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80111c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111c6:	f383 8811 	msr	BASEPRI, r3
 80111ca:	f3bf 8f6f 	isb	sy
 80111ce:	f3bf 8f4f 	dsb	sy
 80111d2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80111d4:	bf00      	nop
 80111d6:	bf00      	nop
 80111d8:	e7fd      	b.n	80111d6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d002      	beq.n	80111e6 <xQueueGenericCreateStatic+0x56>
 80111e0:	68bb      	ldr	r3, [r7, #8]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d001      	beq.n	80111ea <xQueueGenericCreateStatic+0x5a>
 80111e6:	2301      	movs	r3, #1
 80111e8:	e000      	b.n	80111ec <xQueueGenericCreateStatic+0x5c>
 80111ea:	2300      	movs	r3, #0
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d10b      	bne.n	8011208 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80111f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111f4:	f383 8811 	msr	BASEPRI, r3
 80111f8:	f3bf 8f6f 	isb	sy
 80111fc:	f3bf 8f4f 	dsb	sy
 8011200:	623b      	str	r3, [r7, #32]
}
 8011202:	bf00      	nop
 8011204:	bf00      	nop
 8011206:	e7fd      	b.n	8011204 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	2b00      	cmp	r3, #0
 801120c:	d102      	bne.n	8011214 <xQueueGenericCreateStatic+0x84>
 801120e:	68bb      	ldr	r3, [r7, #8]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d101      	bne.n	8011218 <xQueueGenericCreateStatic+0x88>
 8011214:	2301      	movs	r3, #1
 8011216:	e000      	b.n	801121a <xQueueGenericCreateStatic+0x8a>
 8011218:	2300      	movs	r3, #0
 801121a:	2b00      	cmp	r3, #0
 801121c:	d10b      	bne.n	8011236 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801121e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011222:	f383 8811 	msr	BASEPRI, r3
 8011226:	f3bf 8f6f 	isb	sy
 801122a:	f3bf 8f4f 	dsb	sy
 801122e:	61fb      	str	r3, [r7, #28]
}
 8011230:	bf00      	nop
 8011232:	bf00      	nop
 8011234:	e7fd      	b.n	8011232 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011236:	2350      	movs	r3, #80	@ 0x50
 8011238:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801123a:	697b      	ldr	r3, [r7, #20]
 801123c:	2b50      	cmp	r3, #80	@ 0x50
 801123e:	d00b      	beq.n	8011258 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8011240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011244:	f383 8811 	msr	BASEPRI, r3
 8011248:	f3bf 8f6f 	isb	sy
 801124c:	f3bf 8f4f 	dsb	sy
 8011250:	61bb      	str	r3, [r7, #24]
}
 8011252:	bf00      	nop
 8011254:	bf00      	nop
 8011256:	e7fd      	b.n	8011254 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011258:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801125a:	683b      	ldr	r3, [r7, #0]
 801125c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 801125e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011260:	2b00      	cmp	r3, #0
 8011262:	d00d      	beq.n	8011280 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011266:	2201      	movs	r2, #1
 8011268:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801126c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8011270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011272:	9300      	str	r3, [sp, #0]
 8011274:	4613      	mov	r3, r2
 8011276:	687a      	ldr	r2, [r7, #4]
 8011278:	68b9      	ldr	r1, [r7, #8]
 801127a:	68f8      	ldr	r0, [r7, #12]
 801127c:	f000 f840 	bl	8011300 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8011282:	4618      	mov	r0, r3
 8011284:	3730      	adds	r7, #48	@ 0x30
 8011286:	46bd      	mov	sp, r7
 8011288:	bd80      	pop	{r7, pc}

0801128a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801128a:	b580      	push	{r7, lr}
 801128c:	b08a      	sub	sp, #40	@ 0x28
 801128e:	af02      	add	r7, sp, #8
 8011290:	60f8      	str	r0, [r7, #12]
 8011292:	60b9      	str	r1, [r7, #8]
 8011294:	4613      	mov	r3, r2
 8011296:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	2b00      	cmp	r3, #0
 801129c:	d10b      	bne.n	80112b6 <xQueueGenericCreate+0x2c>
	__asm volatile
 801129e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112a2:	f383 8811 	msr	BASEPRI, r3
 80112a6:	f3bf 8f6f 	isb	sy
 80112aa:	f3bf 8f4f 	dsb	sy
 80112ae:	613b      	str	r3, [r7, #16]
}
 80112b0:	bf00      	nop
 80112b2:	bf00      	nop
 80112b4:	e7fd      	b.n	80112b2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	68ba      	ldr	r2, [r7, #8]
 80112ba:	fb02 f303 	mul.w	r3, r2, r3
 80112be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80112c0:	69fb      	ldr	r3, [r7, #28]
 80112c2:	3350      	adds	r3, #80	@ 0x50
 80112c4:	4618      	mov	r0, r3
 80112c6:	f7ff fa05 	bl	80106d4 <pvPortMalloc>
 80112ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80112cc:	69bb      	ldr	r3, [r7, #24]
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	d011      	beq.n	80112f6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80112d2:	69bb      	ldr	r3, [r7, #24]
 80112d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80112d6:	697b      	ldr	r3, [r7, #20]
 80112d8:	3350      	adds	r3, #80	@ 0x50
 80112da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80112dc:	69bb      	ldr	r3, [r7, #24]
 80112de:	2200      	movs	r2, #0
 80112e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80112e4:	79fa      	ldrb	r2, [r7, #7]
 80112e6:	69bb      	ldr	r3, [r7, #24]
 80112e8:	9300      	str	r3, [sp, #0]
 80112ea:	4613      	mov	r3, r2
 80112ec:	697a      	ldr	r2, [r7, #20]
 80112ee:	68b9      	ldr	r1, [r7, #8]
 80112f0:	68f8      	ldr	r0, [r7, #12]
 80112f2:	f000 f805 	bl	8011300 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80112f6:	69bb      	ldr	r3, [r7, #24]
	}
 80112f8:	4618      	mov	r0, r3
 80112fa:	3720      	adds	r7, #32
 80112fc:	46bd      	mov	sp, r7
 80112fe:	bd80      	pop	{r7, pc}

08011300 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011300:	b580      	push	{r7, lr}
 8011302:	b084      	sub	sp, #16
 8011304:	af00      	add	r7, sp, #0
 8011306:	60f8      	str	r0, [r7, #12]
 8011308:	60b9      	str	r1, [r7, #8]
 801130a:	607a      	str	r2, [r7, #4]
 801130c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801130e:	68bb      	ldr	r3, [r7, #8]
 8011310:	2b00      	cmp	r3, #0
 8011312:	d103      	bne.n	801131c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011314:	69bb      	ldr	r3, [r7, #24]
 8011316:	69ba      	ldr	r2, [r7, #24]
 8011318:	601a      	str	r2, [r3, #0]
 801131a:	e002      	b.n	8011322 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801131c:	69bb      	ldr	r3, [r7, #24]
 801131e:	687a      	ldr	r2, [r7, #4]
 8011320:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011322:	69bb      	ldr	r3, [r7, #24]
 8011324:	68fa      	ldr	r2, [r7, #12]
 8011326:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011328:	69bb      	ldr	r3, [r7, #24]
 801132a:	68ba      	ldr	r2, [r7, #8]
 801132c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801132e:	2101      	movs	r1, #1
 8011330:	69b8      	ldr	r0, [r7, #24]
 8011332:	f7ff fec3 	bl	80110bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011336:	69bb      	ldr	r3, [r7, #24]
 8011338:	78fa      	ldrb	r2, [r7, #3]
 801133a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801133e:	bf00      	nop
 8011340:	3710      	adds	r7, #16
 8011342:	46bd      	mov	sp, r7
 8011344:	bd80      	pop	{r7, pc}

08011346 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8011346:	b580      	push	{r7, lr}
 8011348:	b082      	sub	sp, #8
 801134a:	af00      	add	r7, sp, #0
 801134c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	2b00      	cmp	r3, #0
 8011352:	d00e      	beq.n	8011372 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	2200      	movs	r2, #0
 8011358:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	2200      	movs	r2, #0
 801135e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	2200      	movs	r2, #0
 8011364:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8011366:	2300      	movs	r3, #0
 8011368:	2200      	movs	r2, #0
 801136a:	2100      	movs	r1, #0
 801136c:	6878      	ldr	r0, [r7, #4]
 801136e:	f000 f911 	bl	8011594 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8011372:	bf00      	nop
 8011374:	3708      	adds	r7, #8
 8011376:	46bd      	mov	sp, r7
 8011378:	bd80      	pop	{r7, pc}

0801137a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 801137a:	b580      	push	{r7, lr}
 801137c:	b086      	sub	sp, #24
 801137e:	af00      	add	r7, sp, #0
 8011380:	4603      	mov	r3, r0
 8011382:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8011384:	2301      	movs	r3, #1
 8011386:	617b      	str	r3, [r7, #20]
 8011388:	2300      	movs	r3, #0
 801138a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 801138c:	79fb      	ldrb	r3, [r7, #7]
 801138e:	461a      	mov	r2, r3
 8011390:	6939      	ldr	r1, [r7, #16]
 8011392:	6978      	ldr	r0, [r7, #20]
 8011394:	f7ff ff79 	bl	801128a <xQueueGenericCreate>
 8011398:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801139a:	68f8      	ldr	r0, [r7, #12]
 801139c:	f7ff ffd3 	bl	8011346 <prvInitialiseMutex>

		return xNewQueue;
 80113a0:	68fb      	ldr	r3, [r7, #12]
	}
 80113a2:	4618      	mov	r0, r3
 80113a4:	3718      	adds	r7, #24
 80113a6:	46bd      	mov	sp, r7
 80113a8:	bd80      	pop	{r7, pc}

080113aa <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80113aa:	b580      	push	{r7, lr}
 80113ac:	b088      	sub	sp, #32
 80113ae:	af02      	add	r7, sp, #8
 80113b0:	4603      	mov	r3, r0
 80113b2:	6039      	str	r1, [r7, #0]
 80113b4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80113b6:	2301      	movs	r3, #1
 80113b8:	617b      	str	r3, [r7, #20]
 80113ba:	2300      	movs	r3, #0
 80113bc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80113be:	79fb      	ldrb	r3, [r7, #7]
 80113c0:	9300      	str	r3, [sp, #0]
 80113c2:	683b      	ldr	r3, [r7, #0]
 80113c4:	2200      	movs	r2, #0
 80113c6:	6939      	ldr	r1, [r7, #16]
 80113c8:	6978      	ldr	r0, [r7, #20]
 80113ca:	f7ff fee1 	bl	8011190 <xQueueGenericCreateStatic>
 80113ce:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80113d0:	68f8      	ldr	r0, [r7, #12]
 80113d2:	f7ff ffb8 	bl	8011346 <prvInitialiseMutex>

		return xNewQueue;
 80113d6:	68fb      	ldr	r3, [r7, #12]
	}
 80113d8:	4618      	mov	r0, r3
 80113da:	3718      	adds	r7, #24
 80113dc:	46bd      	mov	sp, r7
 80113de:	bd80      	pop	{r7, pc}

080113e0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80113e0:	b590      	push	{r4, r7, lr}
 80113e2:	b087      	sub	sp, #28
 80113e4:	af00      	add	r7, sp, #0
 80113e6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80113ec:	693b      	ldr	r3, [r7, #16]
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d10b      	bne.n	801140a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80113f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113f6:	f383 8811 	msr	BASEPRI, r3
 80113fa:	f3bf 8f6f 	isb	sy
 80113fe:	f3bf 8f4f 	dsb	sy
 8011402:	60fb      	str	r3, [r7, #12]
}
 8011404:	bf00      	nop
 8011406:	bf00      	nop
 8011408:	e7fd      	b.n	8011406 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 801140a:	693b      	ldr	r3, [r7, #16]
 801140c:	689c      	ldr	r4, [r3, #8]
 801140e:	f001 fe85 	bl	801311c <xTaskGetCurrentTaskHandle>
 8011412:	4603      	mov	r3, r0
 8011414:	429c      	cmp	r4, r3
 8011416:	d111      	bne.n	801143c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8011418:	693b      	ldr	r3, [r7, #16]
 801141a:	68db      	ldr	r3, [r3, #12]
 801141c:	1e5a      	subs	r2, r3, #1
 801141e:	693b      	ldr	r3, [r7, #16]
 8011420:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8011422:	693b      	ldr	r3, [r7, #16]
 8011424:	68db      	ldr	r3, [r3, #12]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d105      	bne.n	8011436 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 801142a:	2300      	movs	r3, #0
 801142c:	2200      	movs	r2, #0
 801142e:	2100      	movs	r1, #0
 8011430:	6938      	ldr	r0, [r7, #16]
 8011432:	f000 f8af 	bl	8011594 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8011436:	2301      	movs	r3, #1
 8011438:	617b      	str	r3, [r7, #20]
 801143a:	e001      	b.n	8011440 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 801143c:	2300      	movs	r3, #0
 801143e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8011440:	697b      	ldr	r3, [r7, #20]
	}
 8011442:	4618      	mov	r0, r3
 8011444:	371c      	adds	r7, #28
 8011446:	46bd      	mov	sp, r7
 8011448:	bd90      	pop	{r4, r7, pc}

0801144a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 801144a:	b590      	push	{r4, r7, lr}
 801144c:	b087      	sub	sp, #28
 801144e:	af00      	add	r7, sp, #0
 8011450:	6078      	str	r0, [r7, #4]
 8011452:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8011458:	693b      	ldr	r3, [r7, #16]
 801145a:	2b00      	cmp	r3, #0
 801145c:	d10b      	bne.n	8011476 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 801145e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011462:	f383 8811 	msr	BASEPRI, r3
 8011466:	f3bf 8f6f 	isb	sy
 801146a:	f3bf 8f4f 	dsb	sy
 801146e:	60fb      	str	r3, [r7, #12]
}
 8011470:	bf00      	nop
 8011472:	bf00      	nop
 8011474:	e7fd      	b.n	8011472 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8011476:	693b      	ldr	r3, [r7, #16]
 8011478:	689c      	ldr	r4, [r3, #8]
 801147a:	f001 fe4f 	bl	801311c <xTaskGetCurrentTaskHandle>
 801147e:	4603      	mov	r3, r0
 8011480:	429c      	cmp	r4, r3
 8011482:	d107      	bne.n	8011494 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8011484:	693b      	ldr	r3, [r7, #16]
 8011486:	68db      	ldr	r3, [r3, #12]
 8011488:	1c5a      	adds	r2, r3, #1
 801148a:	693b      	ldr	r3, [r7, #16]
 801148c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 801148e:	2301      	movs	r3, #1
 8011490:	617b      	str	r3, [r7, #20]
 8011492:	e00c      	b.n	80114ae <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8011494:	6839      	ldr	r1, [r7, #0]
 8011496:	6938      	ldr	r0, [r7, #16]
 8011498:	f000 fb8e 	bl	8011bb8 <xQueueSemaphoreTake>
 801149c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 801149e:	697b      	ldr	r3, [r7, #20]
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d004      	beq.n	80114ae <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80114a4:	693b      	ldr	r3, [r7, #16]
 80114a6:	68db      	ldr	r3, [r3, #12]
 80114a8:	1c5a      	adds	r2, r3, #1
 80114aa:	693b      	ldr	r3, [r7, #16]
 80114ac:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80114ae:	697b      	ldr	r3, [r7, #20]
	}
 80114b0:	4618      	mov	r0, r3
 80114b2:	371c      	adds	r7, #28
 80114b4:	46bd      	mov	sp, r7
 80114b6:	bd90      	pop	{r4, r7, pc}

080114b8 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b08a      	sub	sp, #40	@ 0x28
 80114bc:	af02      	add	r7, sp, #8
 80114be:	60f8      	str	r0, [r7, #12]
 80114c0:	60b9      	str	r1, [r7, #8]
 80114c2:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d10b      	bne.n	80114e2 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80114ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114ce:	f383 8811 	msr	BASEPRI, r3
 80114d2:	f3bf 8f6f 	isb	sy
 80114d6:	f3bf 8f4f 	dsb	sy
 80114da:	61bb      	str	r3, [r7, #24]
}
 80114dc:	bf00      	nop
 80114de:	bf00      	nop
 80114e0:	e7fd      	b.n	80114de <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80114e2:	68ba      	ldr	r2, [r7, #8]
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	429a      	cmp	r2, r3
 80114e8:	d90b      	bls.n	8011502 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80114ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114ee:	f383 8811 	msr	BASEPRI, r3
 80114f2:	f3bf 8f6f 	isb	sy
 80114f6:	f3bf 8f4f 	dsb	sy
 80114fa:	617b      	str	r3, [r7, #20]
}
 80114fc:	bf00      	nop
 80114fe:	bf00      	nop
 8011500:	e7fd      	b.n	80114fe <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011502:	2302      	movs	r3, #2
 8011504:	9300      	str	r3, [sp, #0]
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	2200      	movs	r2, #0
 801150a:	2100      	movs	r1, #0
 801150c:	68f8      	ldr	r0, [r7, #12]
 801150e:	f7ff fe3f 	bl	8011190 <xQueueGenericCreateStatic>
 8011512:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8011514:	69fb      	ldr	r3, [r7, #28]
 8011516:	2b00      	cmp	r3, #0
 8011518:	d002      	beq.n	8011520 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801151a:	69fb      	ldr	r3, [r7, #28]
 801151c:	68ba      	ldr	r2, [r7, #8]
 801151e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8011520:	69fb      	ldr	r3, [r7, #28]
	}
 8011522:	4618      	mov	r0, r3
 8011524:	3720      	adds	r7, #32
 8011526:	46bd      	mov	sp, r7
 8011528:	bd80      	pop	{r7, pc}

0801152a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 801152a:	b580      	push	{r7, lr}
 801152c:	b086      	sub	sp, #24
 801152e:	af00      	add	r7, sp, #0
 8011530:	6078      	str	r0, [r7, #4]
 8011532:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	2b00      	cmp	r3, #0
 8011538:	d10b      	bne.n	8011552 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 801153a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801153e:	f383 8811 	msr	BASEPRI, r3
 8011542:	f3bf 8f6f 	isb	sy
 8011546:	f3bf 8f4f 	dsb	sy
 801154a:	613b      	str	r3, [r7, #16]
}
 801154c:	bf00      	nop
 801154e:	bf00      	nop
 8011550:	e7fd      	b.n	801154e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8011552:	683a      	ldr	r2, [r7, #0]
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	429a      	cmp	r2, r3
 8011558:	d90b      	bls.n	8011572 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 801155a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801155e:	f383 8811 	msr	BASEPRI, r3
 8011562:	f3bf 8f6f 	isb	sy
 8011566:	f3bf 8f4f 	dsb	sy
 801156a:	60fb      	str	r3, [r7, #12]
}
 801156c:	bf00      	nop
 801156e:	bf00      	nop
 8011570:	e7fd      	b.n	801156e <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011572:	2202      	movs	r2, #2
 8011574:	2100      	movs	r1, #0
 8011576:	6878      	ldr	r0, [r7, #4]
 8011578:	f7ff fe87 	bl	801128a <xQueueGenericCreate>
 801157c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 801157e:	697b      	ldr	r3, [r7, #20]
 8011580:	2b00      	cmp	r3, #0
 8011582:	d002      	beq.n	801158a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8011584:	697b      	ldr	r3, [r7, #20]
 8011586:	683a      	ldr	r2, [r7, #0]
 8011588:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801158a:	697b      	ldr	r3, [r7, #20]
	}
 801158c:	4618      	mov	r0, r3
 801158e:	3718      	adds	r7, #24
 8011590:	46bd      	mov	sp, r7
 8011592:	bd80      	pop	{r7, pc}

08011594 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b08e      	sub	sp, #56	@ 0x38
 8011598:	af00      	add	r7, sp, #0
 801159a:	60f8      	str	r0, [r7, #12]
 801159c:	60b9      	str	r1, [r7, #8]
 801159e:	607a      	str	r2, [r7, #4]
 80115a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80115a2:	2300      	movs	r3, #0
 80115a4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80115a6:	68fb      	ldr	r3, [r7, #12]
 80115a8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80115aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d10b      	bne.n	80115c8 <xQueueGenericSend+0x34>
	__asm volatile
 80115b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115b4:	f383 8811 	msr	BASEPRI, r3
 80115b8:	f3bf 8f6f 	isb	sy
 80115bc:	f3bf 8f4f 	dsb	sy
 80115c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80115c2:	bf00      	nop
 80115c4:	bf00      	nop
 80115c6:	e7fd      	b.n	80115c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80115c8:	68bb      	ldr	r3, [r7, #8]
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d103      	bne.n	80115d6 <xQueueGenericSend+0x42>
 80115ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d101      	bne.n	80115da <xQueueGenericSend+0x46>
 80115d6:	2301      	movs	r3, #1
 80115d8:	e000      	b.n	80115dc <xQueueGenericSend+0x48>
 80115da:	2300      	movs	r3, #0
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d10b      	bne.n	80115f8 <xQueueGenericSend+0x64>
	__asm volatile
 80115e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115e4:	f383 8811 	msr	BASEPRI, r3
 80115e8:	f3bf 8f6f 	isb	sy
 80115ec:	f3bf 8f4f 	dsb	sy
 80115f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80115f2:	bf00      	nop
 80115f4:	bf00      	nop
 80115f6:	e7fd      	b.n	80115f4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80115f8:	683b      	ldr	r3, [r7, #0]
 80115fa:	2b02      	cmp	r3, #2
 80115fc:	d103      	bne.n	8011606 <xQueueGenericSend+0x72>
 80115fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011602:	2b01      	cmp	r3, #1
 8011604:	d101      	bne.n	801160a <xQueueGenericSend+0x76>
 8011606:	2301      	movs	r3, #1
 8011608:	e000      	b.n	801160c <xQueueGenericSend+0x78>
 801160a:	2300      	movs	r3, #0
 801160c:	2b00      	cmp	r3, #0
 801160e:	d10b      	bne.n	8011628 <xQueueGenericSend+0x94>
	__asm volatile
 8011610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011614:	f383 8811 	msr	BASEPRI, r3
 8011618:	f3bf 8f6f 	isb	sy
 801161c:	f3bf 8f4f 	dsb	sy
 8011620:	623b      	str	r3, [r7, #32]
}
 8011622:	bf00      	nop
 8011624:	bf00      	nop
 8011626:	e7fd      	b.n	8011624 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011628:	f001 fd88 	bl	801313c <xTaskGetSchedulerState>
 801162c:	4603      	mov	r3, r0
 801162e:	2b00      	cmp	r3, #0
 8011630:	d102      	bne.n	8011638 <xQueueGenericSend+0xa4>
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	2b00      	cmp	r3, #0
 8011636:	d101      	bne.n	801163c <xQueueGenericSend+0xa8>
 8011638:	2301      	movs	r3, #1
 801163a:	e000      	b.n	801163e <xQueueGenericSend+0xaa>
 801163c:	2300      	movs	r3, #0
 801163e:	2b00      	cmp	r3, #0
 8011640:	d10b      	bne.n	801165a <xQueueGenericSend+0xc6>
	__asm volatile
 8011642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011646:	f383 8811 	msr	BASEPRI, r3
 801164a:	f3bf 8f6f 	isb	sy
 801164e:	f3bf 8f4f 	dsb	sy
 8011652:	61fb      	str	r3, [r7, #28]
}
 8011654:	bf00      	nop
 8011656:	bf00      	nop
 8011658:	e7fd      	b.n	8011656 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801165a:	f7ff fc0d 	bl	8010e78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801165e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011660:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011666:	429a      	cmp	r2, r3
 8011668:	d302      	bcc.n	8011670 <xQueueGenericSend+0xdc>
 801166a:	683b      	ldr	r3, [r7, #0]
 801166c:	2b02      	cmp	r3, #2
 801166e:	d129      	bne.n	80116c4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011670:	683a      	ldr	r2, [r7, #0]
 8011672:	68b9      	ldr	r1, [r7, #8]
 8011674:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011676:	f000 fcab 	bl	8011fd0 <prvCopyDataToQueue>
 801167a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801167c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801167e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011680:	2b00      	cmp	r3, #0
 8011682:	d010      	beq.n	80116a6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011686:	3324      	adds	r3, #36	@ 0x24
 8011688:	4618      	mov	r0, r3
 801168a:	f001 fb81 	bl	8012d90 <xTaskRemoveFromEventList>
 801168e:	4603      	mov	r3, r0
 8011690:	2b00      	cmp	r3, #0
 8011692:	d013      	beq.n	80116bc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011694:	4b3f      	ldr	r3, [pc, #252]	@ (8011794 <xQueueGenericSend+0x200>)
 8011696:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801169a:	601a      	str	r2, [r3, #0]
 801169c:	f3bf 8f4f 	dsb	sy
 80116a0:	f3bf 8f6f 	isb	sy
 80116a4:	e00a      	b.n	80116bc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80116a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116a8:	2b00      	cmp	r3, #0
 80116aa:	d007      	beq.n	80116bc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80116ac:	4b39      	ldr	r3, [pc, #228]	@ (8011794 <xQueueGenericSend+0x200>)
 80116ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80116b2:	601a      	str	r2, [r3, #0]
 80116b4:	f3bf 8f4f 	dsb	sy
 80116b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80116bc:	f7ff fc0e 	bl	8010edc <vPortExitCritical>
				return pdPASS;
 80116c0:	2301      	movs	r3, #1
 80116c2:	e063      	b.n	801178c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d103      	bne.n	80116d2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80116ca:	f7ff fc07 	bl	8010edc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80116ce:	2300      	movs	r3, #0
 80116d0:	e05c      	b.n	801178c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80116d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d106      	bne.n	80116e6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80116d8:	f107 0314 	add.w	r3, r7, #20
 80116dc:	4618      	mov	r0, r3
 80116de:	f001 fbbb 	bl	8012e58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80116e2:	2301      	movs	r3, #1
 80116e4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80116e6:	f7ff fbf9 	bl	8010edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80116ea:	f001 f8ed 	bl	80128c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80116ee:	f7ff fbc3 	bl	8010e78 <vPortEnterCritical>
 80116f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80116f8:	b25b      	sxtb	r3, r3
 80116fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116fe:	d103      	bne.n	8011708 <xQueueGenericSend+0x174>
 8011700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011702:	2200      	movs	r2, #0
 8011704:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801170a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801170e:	b25b      	sxtb	r3, r3
 8011710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011714:	d103      	bne.n	801171e <xQueueGenericSend+0x18a>
 8011716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011718:	2200      	movs	r2, #0
 801171a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801171e:	f7ff fbdd 	bl	8010edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011722:	1d3a      	adds	r2, r7, #4
 8011724:	f107 0314 	add.w	r3, r7, #20
 8011728:	4611      	mov	r1, r2
 801172a:	4618      	mov	r0, r3
 801172c:	f001 fbaa 	bl	8012e84 <xTaskCheckForTimeOut>
 8011730:	4603      	mov	r3, r0
 8011732:	2b00      	cmp	r3, #0
 8011734:	d124      	bne.n	8011780 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011736:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011738:	f000 fd42 	bl	80121c0 <prvIsQueueFull>
 801173c:	4603      	mov	r3, r0
 801173e:	2b00      	cmp	r3, #0
 8011740:	d018      	beq.n	8011774 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011744:	3310      	adds	r3, #16
 8011746:	687a      	ldr	r2, [r7, #4]
 8011748:	4611      	mov	r1, r2
 801174a:	4618      	mov	r0, r3
 801174c:	f001 face 	bl	8012cec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011750:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011752:	f000 fccd 	bl	80120f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011756:	f001 f8c5 	bl	80128e4 <xTaskResumeAll>
 801175a:	4603      	mov	r3, r0
 801175c:	2b00      	cmp	r3, #0
 801175e:	f47f af7c 	bne.w	801165a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8011762:	4b0c      	ldr	r3, [pc, #48]	@ (8011794 <xQueueGenericSend+0x200>)
 8011764:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011768:	601a      	str	r2, [r3, #0]
 801176a:	f3bf 8f4f 	dsb	sy
 801176e:	f3bf 8f6f 	isb	sy
 8011772:	e772      	b.n	801165a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011774:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011776:	f000 fcbb 	bl	80120f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801177a:	f001 f8b3 	bl	80128e4 <xTaskResumeAll>
 801177e:	e76c      	b.n	801165a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011780:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011782:	f000 fcb5 	bl	80120f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011786:	f001 f8ad 	bl	80128e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801178a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801178c:	4618      	mov	r0, r3
 801178e:	3738      	adds	r7, #56	@ 0x38
 8011790:	46bd      	mov	sp, r7
 8011792:	bd80      	pop	{r7, pc}
 8011794:	e000ed04 	.word	0xe000ed04

08011798 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b090      	sub	sp, #64	@ 0x40
 801179c:	af00      	add	r7, sp, #0
 801179e:	60f8      	str	r0, [r7, #12]
 80117a0:	60b9      	str	r1, [r7, #8]
 80117a2:	607a      	str	r2, [r7, #4]
 80117a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80117aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d10b      	bne.n	80117c8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80117b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117b4:	f383 8811 	msr	BASEPRI, r3
 80117b8:	f3bf 8f6f 	isb	sy
 80117bc:	f3bf 8f4f 	dsb	sy
 80117c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80117c2:	bf00      	nop
 80117c4:	bf00      	nop
 80117c6:	e7fd      	b.n	80117c4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80117c8:	68bb      	ldr	r3, [r7, #8]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d103      	bne.n	80117d6 <xQueueGenericSendFromISR+0x3e>
 80117ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d101      	bne.n	80117da <xQueueGenericSendFromISR+0x42>
 80117d6:	2301      	movs	r3, #1
 80117d8:	e000      	b.n	80117dc <xQueueGenericSendFromISR+0x44>
 80117da:	2300      	movs	r3, #0
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d10b      	bne.n	80117f8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80117e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117e4:	f383 8811 	msr	BASEPRI, r3
 80117e8:	f3bf 8f6f 	isb	sy
 80117ec:	f3bf 8f4f 	dsb	sy
 80117f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80117f2:	bf00      	nop
 80117f4:	bf00      	nop
 80117f6:	e7fd      	b.n	80117f4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80117f8:	683b      	ldr	r3, [r7, #0]
 80117fa:	2b02      	cmp	r3, #2
 80117fc:	d103      	bne.n	8011806 <xQueueGenericSendFromISR+0x6e>
 80117fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011802:	2b01      	cmp	r3, #1
 8011804:	d101      	bne.n	801180a <xQueueGenericSendFromISR+0x72>
 8011806:	2301      	movs	r3, #1
 8011808:	e000      	b.n	801180c <xQueueGenericSendFromISR+0x74>
 801180a:	2300      	movs	r3, #0
 801180c:	2b00      	cmp	r3, #0
 801180e:	d10b      	bne.n	8011828 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8011810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011814:	f383 8811 	msr	BASEPRI, r3
 8011818:	f3bf 8f6f 	isb	sy
 801181c:	f3bf 8f4f 	dsb	sy
 8011820:	623b      	str	r3, [r7, #32]
}
 8011822:	bf00      	nop
 8011824:	bf00      	nop
 8011826:	e7fd      	b.n	8011824 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011828:	f7ff fc06 	bl	8011038 <vPortValidateInterruptPriority>
	__asm volatile
 801182c:	f3ef 8211 	mrs	r2, BASEPRI
 8011830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011834:	f383 8811 	msr	BASEPRI, r3
 8011838:	f3bf 8f6f 	isb	sy
 801183c:	f3bf 8f4f 	dsb	sy
 8011840:	61fa      	str	r2, [r7, #28]
 8011842:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8011844:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011846:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801184a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801184c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801184e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011850:	429a      	cmp	r2, r3
 8011852:	d302      	bcc.n	801185a <xQueueGenericSendFromISR+0xc2>
 8011854:	683b      	ldr	r3, [r7, #0]
 8011856:	2b02      	cmp	r3, #2
 8011858:	d12f      	bne.n	80118ba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801185a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801185c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011860:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011868:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801186a:	683a      	ldr	r2, [r7, #0]
 801186c:	68b9      	ldr	r1, [r7, #8]
 801186e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011870:	f000 fbae 	bl	8011fd0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011874:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8011878:	f1b3 3fff 	cmp.w	r3, #4294967295
 801187c:	d112      	bne.n	80118a4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801187e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011882:	2b00      	cmp	r3, #0
 8011884:	d016      	beq.n	80118b4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011888:	3324      	adds	r3, #36	@ 0x24
 801188a:	4618      	mov	r0, r3
 801188c:	f001 fa80 	bl	8012d90 <xTaskRemoveFromEventList>
 8011890:	4603      	mov	r3, r0
 8011892:	2b00      	cmp	r3, #0
 8011894:	d00e      	beq.n	80118b4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	2b00      	cmp	r3, #0
 801189a:	d00b      	beq.n	80118b4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	2201      	movs	r2, #1
 80118a0:	601a      	str	r2, [r3, #0]
 80118a2:	e007      	b.n	80118b4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80118a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80118a8:	3301      	adds	r3, #1
 80118aa:	b2db      	uxtb	r3, r3
 80118ac:	b25a      	sxtb	r2, r3
 80118ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80118b4:	2301      	movs	r3, #1
 80118b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80118b8:	e001      	b.n	80118be <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80118ba:	2300      	movs	r3, #0
 80118bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80118be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118c0:	617b      	str	r3, [r7, #20]
	__asm volatile
 80118c2:	697b      	ldr	r3, [r7, #20]
 80118c4:	f383 8811 	msr	BASEPRI, r3
}
 80118c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80118ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80118cc:	4618      	mov	r0, r3
 80118ce:	3740      	adds	r7, #64	@ 0x40
 80118d0:	46bd      	mov	sp, r7
 80118d2:	bd80      	pop	{r7, pc}

080118d4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80118d4:	b580      	push	{r7, lr}
 80118d6:	b08e      	sub	sp, #56	@ 0x38
 80118d8:	af00      	add	r7, sp, #0
 80118da:	6078      	str	r0, [r7, #4]
 80118dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80118e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d10b      	bne.n	8011900 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80118e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118ec:	f383 8811 	msr	BASEPRI, r3
 80118f0:	f3bf 8f6f 	isb	sy
 80118f4:	f3bf 8f4f 	dsb	sy
 80118f8:	623b      	str	r3, [r7, #32]
}
 80118fa:	bf00      	nop
 80118fc:	bf00      	nop
 80118fe:	e7fd      	b.n	80118fc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011904:	2b00      	cmp	r3, #0
 8011906:	d00b      	beq.n	8011920 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8011908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801190c:	f383 8811 	msr	BASEPRI, r3
 8011910:	f3bf 8f6f 	isb	sy
 8011914:	f3bf 8f4f 	dsb	sy
 8011918:	61fb      	str	r3, [r7, #28]
}
 801191a:	bf00      	nop
 801191c:	bf00      	nop
 801191e:	e7fd      	b.n	801191c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8011920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	2b00      	cmp	r3, #0
 8011926:	d103      	bne.n	8011930 <xQueueGiveFromISR+0x5c>
 8011928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801192a:	689b      	ldr	r3, [r3, #8]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d101      	bne.n	8011934 <xQueueGiveFromISR+0x60>
 8011930:	2301      	movs	r3, #1
 8011932:	e000      	b.n	8011936 <xQueueGiveFromISR+0x62>
 8011934:	2300      	movs	r3, #0
 8011936:	2b00      	cmp	r3, #0
 8011938:	d10b      	bne.n	8011952 <xQueueGiveFromISR+0x7e>
	__asm volatile
 801193a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801193e:	f383 8811 	msr	BASEPRI, r3
 8011942:	f3bf 8f6f 	isb	sy
 8011946:	f3bf 8f4f 	dsb	sy
 801194a:	61bb      	str	r3, [r7, #24]
}
 801194c:	bf00      	nop
 801194e:	bf00      	nop
 8011950:	e7fd      	b.n	801194e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011952:	f7ff fb71 	bl	8011038 <vPortValidateInterruptPriority>
	__asm volatile
 8011956:	f3ef 8211 	mrs	r2, BASEPRI
 801195a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801195e:	f383 8811 	msr	BASEPRI, r3
 8011962:	f3bf 8f6f 	isb	sy
 8011966:	f3bf 8f4f 	dsb	sy
 801196a:	617a      	str	r2, [r7, #20]
 801196c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801196e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011970:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011976:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8011978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801197a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801197c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801197e:	429a      	cmp	r2, r3
 8011980:	d22b      	bcs.n	80119da <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011984:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011988:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801198c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801198e:	1c5a      	adds	r2, r3, #1
 8011990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011992:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011994:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011998:	f1b3 3fff 	cmp.w	r3, #4294967295
 801199c:	d112      	bne.n	80119c4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801199e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d016      	beq.n	80119d4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80119a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119a8:	3324      	adds	r3, #36	@ 0x24
 80119aa:	4618      	mov	r0, r3
 80119ac:	f001 f9f0 	bl	8012d90 <xTaskRemoveFromEventList>
 80119b0:	4603      	mov	r3, r0
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d00e      	beq.n	80119d4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80119b6:	683b      	ldr	r3, [r7, #0]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d00b      	beq.n	80119d4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80119bc:	683b      	ldr	r3, [r7, #0]
 80119be:	2201      	movs	r2, #1
 80119c0:	601a      	str	r2, [r3, #0]
 80119c2:	e007      	b.n	80119d4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80119c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80119c8:	3301      	adds	r3, #1
 80119ca:	b2db      	uxtb	r3, r3
 80119cc:	b25a      	sxtb	r2, r3
 80119ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80119d4:	2301      	movs	r3, #1
 80119d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80119d8:	e001      	b.n	80119de <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80119da:	2300      	movs	r3, #0
 80119dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80119de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119e0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	f383 8811 	msr	BASEPRI, r3
}
 80119e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80119ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80119ec:	4618      	mov	r0, r3
 80119ee:	3738      	adds	r7, #56	@ 0x38
 80119f0:	46bd      	mov	sp, r7
 80119f2:	bd80      	pop	{r7, pc}

080119f4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80119f4:	b580      	push	{r7, lr}
 80119f6:	b08c      	sub	sp, #48	@ 0x30
 80119f8:	af00      	add	r7, sp, #0
 80119fa:	60f8      	str	r0, [r7, #12]
 80119fc:	60b9      	str	r1, [r7, #8]
 80119fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011a00:	2300      	movs	r3, #0
 8011a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a0a:	2b00      	cmp	r3, #0
 8011a0c:	d10b      	bne.n	8011a26 <xQueueReceive+0x32>
	__asm volatile
 8011a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a12:	f383 8811 	msr	BASEPRI, r3
 8011a16:	f3bf 8f6f 	isb	sy
 8011a1a:	f3bf 8f4f 	dsb	sy
 8011a1e:	623b      	str	r3, [r7, #32]
}
 8011a20:	bf00      	nop
 8011a22:	bf00      	nop
 8011a24:	e7fd      	b.n	8011a22 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011a26:	68bb      	ldr	r3, [r7, #8]
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d103      	bne.n	8011a34 <xQueueReceive+0x40>
 8011a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d101      	bne.n	8011a38 <xQueueReceive+0x44>
 8011a34:	2301      	movs	r3, #1
 8011a36:	e000      	b.n	8011a3a <xQueueReceive+0x46>
 8011a38:	2300      	movs	r3, #0
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d10b      	bne.n	8011a56 <xQueueReceive+0x62>
	__asm volatile
 8011a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a42:	f383 8811 	msr	BASEPRI, r3
 8011a46:	f3bf 8f6f 	isb	sy
 8011a4a:	f3bf 8f4f 	dsb	sy
 8011a4e:	61fb      	str	r3, [r7, #28]
}
 8011a50:	bf00      	nop
 8011a52:	bf00      	nop
 8011a54:	e7fd      	b.n	8011a52 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011a56:	f001 fb71 	bl	801313c <xTaskGetSchedulerState>
 8011a5a:	4603      	mov	r3, r0
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d102      	bne.n	8011a66 <xQueueReceive+0x72>
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d101      	bne.n	8011a6a <xQueueReceive+0x76>
 8011a66:	2301      	movs	r3, #1
 8011a68:	e000      	b.n	8011a6c <xQueueReceive+0x78>
 8011a6a:	2300      	movs	r3, #0
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d10b      	bne.n	8011a88 <xQueueReceive+0x94>
	__asm volatile
 8011a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a74:	f383 8811 	msr	BASEPRI, r3
 8011a78:	f3bf 8f6f 	isb	sy
 8011a7c:	f3bf 8f4f 	dsb	sy
 8011a80:	61bb      	str	r3, [r7, #24]
}
 8011a82:	bf00      	nop
 8011a84:	bf00      	nop
 8011a86:	e7fd      	b.n	8011a84 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011a88:	f7ff f9f6 	bl	8010e78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011a90:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d01f      	beq.n	8011ad8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011a98:	68b9      	ldr	r1, [r7, #8]
 8011a9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011a9c:	f000 fb02 	bl	80120a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011aa2:	1e5a      	subs	r2, r3, #1
 8011aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011aa6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011aaa:	691b      	ldr	r3, [r3, #16]
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d00f      	beq.n	8011ad0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ab2:	3310      	adds	r3, #16
 8011ab4:	4618      	mov	r0, r3
 8011ab6:	f001 f96b 	bl	8012d90 <xTaskRemoveFromEventList>
 8011aba:	4603      	mov	r3, r0
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	d007      	beq.n	8011ad0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011ac0:	4b3c      	ldr	r3, [pc, #240]	@ (8011bb4 <xQueueReceive+0x1c0>)
 8011ac2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ac6:	601a      	str	r2, [r3, #0]
 8011ac8:	f3bf 8f4f 	dsb	sy
 8011acc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011ad0:	f7ff fa04 	bl	8010edc <vPortExitCritical>
				return pdPASS;
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	e069      	b.n	8011bac <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d103      	bne.n	8011ae6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011ade:	f7ff f9fd 	bl	8010edc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011ae2:	2300      	movs	r3, #0
 8011ae4:	e062      	b.n	8011bac <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d106      	bne.n	8011afa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011aec:	f107 0310 	add.w	r3, r7, #16
 8011af0:	4618      	mov	r0, r3
 8011af2:	f001 f9b1 	bl	8012e58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011af6:	2301      	movs	r3, #1
 8011af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011afa:	f7ff f9ef 	bl	8010edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011afe:	f000 fee3 	bl	80128c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011b02:	f7ff f9b9 	bl	8010e78 <vPortEnterCritical>
 8011b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011b0c:	b25b      	sxtb	r3, r3
 8011b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b12:	d103      	bne.n	8011b1c <xQueueReceive+0x128>
 8011b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b16:	2200      	movs	r2, #0
 8011b18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011b22:	b25b      	sxtb	r3, r3
 8011b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b28:	d103      	bne.n	8011b32 <xQueueReceive+0x13e>
 8011b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b2c:	2200      	movs	r2, #0
 8011b2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011b32:	f7ff f9d3 	bl	8010edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011b36:	1d3a      	adds	r2, r7, #4
 8011b38:	f107 0310 	add.w	r3, r7, #16
 8011b3c:	4611      	mov	r1, r2
 8011b3e:	4618      	mov	r0, r3
 8011b40:	f001 f9a0 	bl	8012e84 <xTaskCheckForTimeOut>
 8011b44:	4603      	mov	r3, r0
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d123      	bne.n	8011b92 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011b4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011b4c:	f000 fb22 	bl	8012194 <prvIsQueueEmpty>
 8011b50:	4603      	mov	r3, r0
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d017      	beq.n	8011b86 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b58:	3324      	adds	r3, #36	@ 0x24
 8011b5a:	687a      	ldr	r2, [r7, #4]
 8011b5c:	4611      	mov	r1, r2
 8011b5e:	4618      	mov	r0, r3
 8011b60:	f001 f8c4 	bl	8012cec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011b64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011b66:	f000 fac3 	bl	80120f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011b6a:	f000 febb 	bl	80128e4 <xTaskResumeAll>
 8011b6e:	4603      	mov	r3, r0
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	d189      	bne.n	8011a88 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8011b74:	4b0f      	ldr	r3, [pc, #60]	@ (8011bb4 <xQueueReceive+0x1c0>)
 8011b76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011b7a:	601a      	str	r2, [r3, #0]
 8011b7c:	f3bf 8f4f 	dsb	sy
 8011b80:	f3bf 8f6f 	isb	sy
 8011b84:	e780      	b.n	8011a88 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011b86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011b88:	f000 fab2 	bl	80120f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011b8c:	f000 feaa 	bl	80128e4 <xTaskResumeAll>
 8011b90:	e77a      	b.n	8011a88 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011b92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011b94:	f000 faac 	bl	80120f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011b98:	f000 fea4 	bl	80128e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011b9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011b9e:	f000 faf9 	bl	8012194 <prvIsQueueEmpty>
 8011ba2:	4603      	mov	r3, r0
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	f43f af6f 	beq.w	8011a88 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011baa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011bac:	4618      	mov	r0, r3
 8011bae:	3730      	adds	r7, #48	@ 0x30
 8011bb0:	46bd      	mov	sp, r7
 8011bb2:	bd80      	pop	{r7, pc}
 8011bb4:	e000ed04 	.word	0xe000ed04

08011bb8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b08e      	sub	sp, #56	@ 0x38
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	6078      	str	r0, [r7, #4]
 8011bc0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8011bc2:	2300      	movs	r3, #0
 8011bc4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8011bca:	2300      	movs	r3, #0
 8011bcc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d10b      	bne.n	8011bec <xQueueSemaphoreTake+0x34>
	__asm volatile
 8011bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bd8:	f383 8811 	msr	BASEPRI, r3
 8011bdc:	f3bf 8f6f 	isb	sy
 8011be0:	f3bf 8f4f 	dsb	sy
 8011be4:	623b      	str	r3, [r7, #32]
}
 8011be6:	bf00      	nop
 8011be8:	bf00      	nop
 8011bea:	e7fd      	b.n	8011be8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d00b      	beq.n	8011c0c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8011bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bf8:	f383 8811 	msr	BASEPRI, r3
 8011bfc:	f3bf 8f6f 	isb	sy
 8011c00:	f3bf 8f4f 	dsb	sy
 8011c04:	61fb      	str	r3, [r7, #28]
}
 8011c06:	bf00      	nop
 8011c08:	bf00      	nop
 8011c0a:	e7fd      	b.n	8011c08 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011c0c:	f001 fa96 	bl	801313c <xTaskGetSchedulerState>
 8011c10:	4603      	mov	r3, r0
 8011c12:	2b00      	cmp	r3, #0
 8011c14:	d102      	bne.n	8011c1c <xQueueSemaphoreTake+0x64>
 8011c16:	683b      	ldr	r3, [r7, #0]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d101      	bne.n	8011c20 <xQueueSemaphoreTake+0x68>
 8011c1c:	2301      	movs	r3, #1
 8011c1e:	e000      	b.n	8011c22 <xQueueSemaphoreTake+0x6a>
 8011c20:	2300      	movs	r3, #0
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d10b      	bne.n	8011c3e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8011c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c2a:	f383 8811 	msr	BASEPRI, r3
 8011c2e:	f3bf 8f6f 	isb	sy
 8011c32:	f3bf 8f4f 	dsb	sy
 8011c36:	61bb      	str	r3, [r7, #24]
}
 8011c38:	bf00      	nop
 8011c3a:	bf00      	nop
 8011c3c:	e7fd      	b.n	8011c3a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011c3e:	f7ff f91b 	bl	8010e78 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011c46:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d024      	beq.n	8011c98 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c50:	1e5a      	subs	r2, r3, #1
 8011c52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c54:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c58:	681b      	ldr	r3, [r3, #0]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d104      	bne.n	8011c68 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8011c5e:	f001 fbe7 	bl	8013430 <pvTaskIncrementMutexHeldCount>
 8011c62:	4602      	mov	r2, r0
 8011c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c66:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c6a:	691b      	ldr	r3, [r3, #16]
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d00f      	beq.n	8011c90 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c72:	3310      	adds	r3, #16
 8011c74:	4618      	mov	r0, r3
 8011c76:	f001 f88b 	bl	8012d90 <xTaskRemoveFromEventList>
 8011c7a:	4603      	mov	r3, r0
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d007      	beq.n	8011c90 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011c80:	4b54      	ldr	r3, [pc, #336]	@ (8011dd4 <xQueueSemaphoreTake+0x21c>)
 8011c82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c86:	601a      	str	r2, [r3, #0]
 8011c88:	f3bf 8f4f 	dsb	sy
 8011c8c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011c90:	f7ff f924 	bl	8010edc <vPortExitCritical>
				return pdPASS;
 8011c94:	2301      	movs	r3, #1
 8011c96:	e098      	b.n	8011dca <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011c98:	683b      	ldr	r3, [r7, #0]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d112      	bne.n	8011cc4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8011c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d00b      	beq.n	8011cbc <xQueueSemaphoreTake+0x104>
	__asm volatile
 8011ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ca8:	f383 8811 	msr	BASEPRI, r3
 8011cac:	f3bf 8f6f 	isb	sy
 8011cb0:	f3bf 8f4f 	dsb	sy
 8011cb4:	617b      	str	r3, [r7, #20]
}
 8011cb6:	bf00      	nop
 8011cb8:	bf00      	nop
 8011cba:	e7fd      	b.n	8011cb8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011cbc:	f7ff f90e 	bl	8010edc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	e082      	b.n	8011dca <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d106      	bne.n	8011cd8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011cca:	f107 030c 	add.w	r3, r7, #12
 8011cce:	4618      	mov	r0, r3
 8011cd0:	f001 f8c2 	bl	8012e58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011cd4:	2301      	movs	r3, #1
 8011cd6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011cd8:	f7ff f900 	bl	8010edc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011cdc:	f000 fdf4 	bl	80128c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011ce0:	f7ff f8ca 	bl	8010e78 <vPortEnterCritical>
 8011ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ce6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011cea:	b25b      	sxtb	r3, r3
 8011cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011cf0:	d103      	bne.n	8011cfa <xQueueSemaphoreTake+0x142>
 8011cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cf4:	2200      	movs	r2, #0
 8011cf6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cfc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011d00:	b25b      	sxtb	r3, r3
 8011d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d06:	d103      	bne.n	8011d10 <xQueueSemaphoreTake+0x158>
 8011d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d0a:	2200      	movs	r2, #0
 8011d0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011d10:	f7ff f8e4 	bl	8010edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011d14:	463a      	mov	r2, r7
 8011d16:	f107 030c 	add.w	r3, r7, #12
 8011d1a:	4611      	mov	r1, r2
 8011d1c:	4618      	mov	r0, r3
 8011d1e:	f001 f8b1 	bl	8012e84 <xTaskCheckForTimeOut>
 8011d22:	4603      	mov	r3, r0
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d132      	bne.n	8011d8e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011d28:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011d2a:	f000 fa33 	bl	8012194 <prvIsQueueEmpty>
 8011d2e:	4603      	mov	r3, r0
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d026      	beq.n	8011d82 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d109      	bne.n	8011d50 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8011d3c:	f7ff f89c 	bl	8010e78 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d42:	689b      	ldr	r3, [r3, #8]
 8011d44:	4618      	mov	r0, r3
 8011d46:	f001 fa17 	bl	8013178 <xTaskPriorityInherit>
 8011d4a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8011d4c:	f7ff f8c6 	bl	8010edc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d52:	3324      	adds	r3, #36	@ 0x24
 8011d54:	683a      	ldr	r2, [r7, #0]
 8011d56:	4611      	mov	r1, r2
 8011d58:	4618      	mov	r0, r3
 8011d5a:	f000 ffc7 	bl	8012cec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011d5e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011d60:	f000 f9c6 	bl	80120f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011d64:	f000 fdbe 	bl	80128e4 <xTaskResumeAll>
 8011d68:	4603      	mov	r3, r0
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	f47f af67 	bne.w	8011c3e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8011d70:	4b18      	ldr	r3, [pc, #96]	@ (8011dd4 <xQueueSemaphoreTake+0x21c>)
 8011d72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d76:	601a      	str	r2, [r3, #0]
 8011d78:	f3bf 8f4f 	dsb	sy
 8011d7c:	f3bf 8f6f 	isb	sy
 8011d80:	e75d      	b.n	8011c3e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8011d82:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011d84:	f000 f9b4 	bl	80120f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011d88:	f000 fdac 	bl	80128e4 <xTaskResumeAll>
 8011d8c:	e757      	b.n	8011c3e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8011d8e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011d90:	f000 f9ae 	bl	80120f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011d94:	f000 fda6 	bl	80128e4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011d98:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011d9a:	f000 f9fb 	bl	8012194 <prvIsQueueEmpty>
 8011d9e:	4603      	mov	r3, r0
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	f43f af4c 	beq.w	8011c3e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8011da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d00d      	beq.n	8011dc8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8011dac:	f7ff f864 	bl	8010e78 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8011db0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011db2:	f000 f8f5 	bl	8011fa0 <prvGetDisinheritPriorityAfterTimeout>
 8011db6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011dba:	689b      	ldr	r3, [r3, #8]
 8011dbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011dbe:	4618      	mov	r0, r3
 8011dc0:	f001 fab2 	bl	8013328 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8011dc4:	f7ff f88a 	bl	8010edc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011dc8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011dca:	4618      	mov	r0, r3
 8011dcc:	3738      	adds	r7, #56	@ 0x38
 8011dce:	46bd      	mov	sp, r7
 8011dd0:	bd80      	pop	{r7, pc}
 8011dd2:	bf00      	nop
 8011dd4:	e000ed04 	.word	0xe000ed04

08011dd8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011dd8:	b580      	push	{r7, lr}
 8011dda:	b08e      	sub	sp, #56	@ 0x38
 8011ddc:	af00      	add	r7, sp, #0
 8011dde:	60f8      	str	r0, [r7, #12]
 8011de0:	60b9      	str	r1, [r7, #8]
 8011de2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011de4:	68fb      	ldr	r3, [r7, #12]
 8011de6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d10b      	bne.n	8011e06 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8011dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011df2:	f383 8811 	msr	BASEPRI, r3
 8011df6:	f3bf 8f6f 	isb	sy
 8011dfa:	f3bf 8f4f 	dsb	sy
 8011dfe:	623b      	str	r3, [r7, #32]
}
 8011e00:	bf00      	nop
 8011e02:	bf00      	nop
 8011e04:	e7fd      	b.n	8011e02 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011e06:	68bb      	ldr	r3, [r7, #8]
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d103      	bne.n	8011e14 <xQueueReceiveFromISR+0x3c>
 8011e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d101      	bne.n	8011e18 <xQueueReceiveFromISR+0x40>
 8011e14:	2301      	movs	r3, #1
 8011e16:	e000      	b.n	8011e1a <xQueueReceiveFromISR+0x42>
 8011e18:	2300      	movs	r3, #0
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d10b      	bne.n	8011e36 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8011e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e22:	f383 8811 	msr	BASEPRI, r3
 8011e26:	f3bf 8f6f 	isb	sy
 8011e2a:	f3bf 8f4f 	dsb	sy
 8011e2e:	61fb      	str	r3, [r7, #28]
}
 8011e30:	bf00      	nop
 8011e32:	bf00      	nop
 8011e34:	e7fd      	b.n	8011e32 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011e36:	f7ff f8ff 	bl	8011038 <vPortValidateInterruptPriority>
	__asm volatile
 8011e3a:	f3ef 8211 	mrs	r2, BASEPRI
 8011e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e42:	f383 8811 	msr	BASEPRI, r3
 8011e46:	f3bf 8f6f 	isb	sy
 8011e4a:	f3bf 8f4f 	dsb	sy
 8011e4e:	61ba      	str	r2, [r7, #24]
 8011e50:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8011e52:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e5a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d02f      	beq.n	8011ec2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8011e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011e68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011e6c:	68b9      	ldr	r1, [r7, #8]
 8011e6e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011e70:	f000 f918 	bl	80120a4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e76:	1e5a      	subs	r2, r3, #1
 8011e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e7a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8011e7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e84:	d112      	bne.n	8011eac <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e88:	691b      	ldr	r3, [r3, #16]
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d016      	beq.n	8011ebc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e90:	3310      	adds	r3, #16
 8011e92:	4618      	mov	r0, r3
 8011e94:	f000 ff7c 	bl	8012d90 <xTaskRemoveFromEventList>
 8011e98:	4603      	mov	r3, r0
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d00e      	beq.n	8011ebc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d00b      	beq.n	8011ebc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	2201      	movs	r2, #1
 8011ea8:	601a      	str	r2, [r3, #0]
 8011eaa:	e007      	b.n	8011ebc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011eac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011eb0:	3301      	adds	r3, #1
 8011eb2:	b2db      	uxtb	r3, r3
 8011eb4:	b25a      	sxtb	r2, r3
 8011eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011eb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8011ebc:	2301      	movs	r3, #1
 8011ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8011ec0:	e001      	b.n	8011ec6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8011ec2:	2300      	movs	r3, #0
 8011ec4:	637b      	str	r3, [r7, #52]	@ 0x34
 8011ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ec8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011eca:	693b      	ldr	r3, [r7, #16]
 8011ecc:	f383 8811 	msr	BASEPRI, r3
}
 8011ed0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011ed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011ed4:	4618      	mov	r0, r3
 8011ed6:	3738      	adds	r7, #56	@ 0x38
 8011ed8:	46bd      	mov	sp, r7
 8011eda:	bd80      	pop	{r7, pc}

08011edc <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8011edc:	b580      	push	{r7, lr}
 8011ede:	b084      	sub	sp, #16
 8011ee0:	af00      	add	r7, sp, #0
 8011ee2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d10b      	bne.n	8011f02 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 8011eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eee:	f383 8811 	msr	BASEPRI, r3
 8011ef2:	f3bf 8f6f 	isb	sy
 8011ef6:	f3bf 8f4f 	dsb	sy
 8011efa:	60bb      	str	r3, [r7, #8]
}
 8011efc:	bf00      	nop
 8011efe:	bf00      	nop
 8011f00:	e7fd      	b.n	8011efe <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8011f02:	f7fe ffb9 	bl	8010e78 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f0a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8011f0c:	f7fe ffe6 	bl	8010edc <vPortExitCritical>

	return uxReturn;
 8011f10:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8011f12:	4618      	mov	r0, r3
 8011f14:	3710      	adds	r7, #16
 8011f16:	46bd      	mov	sp, r7
 8011f18:	bd80      	pop	{r7, pc}

08011f1a <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8011f1a:	b480      	push	{r7}
 8011f1c:	b087      	sub	sp, #28
 8011f1e:	af00      	add	r7, sp, #0
 8011f20:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8011f26:	697b      	ldr	r3, [r7, #20]
 8011f28:	2b00      	cmp	r3, #0
 8011f2a:	d10b      	bne.n	8011f44 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 8011f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f30:	f383 8811 	msr	BASEPRI, r3
 8011f34:	f3bf 8f6f 	isb	sy
 8011f38:	f3bf 8f4f 	dsb	sy
 8011f3c:	60fb      	str	r3, [r7, #12]
}
 8011f3e:	bf00      	nop
 8011f40:	bf00      	nop
 8011f42:	e7fd      	b.n	8011f40 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8011f44:	697b      	ldr	r3, [r7, #20]
 8011f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f48:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8011f4a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8011f4c:	4618      	mov	r0, r3
 8011f4e:	371c      	adds	r7, #28
 8011f50:	46bd      	mov	sp, r7
 8011f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f56:	4770      	bx	lr

08011f58 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8011f58:	b580      	push	{r7, lr}
 8011f5a:	b084      	sub	sp, #16
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d10b      	bne.n	8011f82 <vQueueDelete+0x2a>
	__asm volatile
 8011f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f6e:	f383 8811 	msr	BASEPRI, r3
 8011f72:	f3bf 8f6f 	isb	sy
 8011f76:	f3bf 8f4f 	dsb	sy
 8011f7a:	60bb      	str	r3, [r7, #8]
}
 8011f7c:	bf00      	nop
 8011f7e:	bf00      	nop
 8011f80:	e7fd      	b.n	8011f7e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8011f82:	68f8      	ldr	r0, [r7, #12]
 8011f84:	f000 f95e 	bl	8012244 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8011f88:	68fb      	ldr	r3, [r7, #12]
 8011f8a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d102      	bne.n	8011f98 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8011f92:	68f8      	ldr	r0, [r7, #12]
 8011f94:	f7fe fc6c 	bl	8010870 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8011f98:	bf00      	nop
 8011f9a:	3710      	adds	r7, #16
 8011f9c:	46bd      	mov	sp, r7
 8011f9e:	bd80      	pop	{r7, pc}

08011fa0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8011fa0:	b480      	push	{r7}
 8011fa2:	b085      	sub	sp, #20
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d006      	beq.n	8011fbe <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8011fba:	60fb      	str	r3, [r7, #12]
 8011fbc:	e001      	b.n	8011fc2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8011fbe:	2300      	movs	r3, #0
 8011fc0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8011fc2:	68fb      	ldr	r3, [r7, #12]
	}
 8011fc4:	4618      	mov	r0, r3
 8011fc6:	3714      	adds	r7, #20
 8011fc8:	46bd      	mov	sp, r7
 8011fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fce:	4770      	bx	lr

08011fd0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011fd0:	b580      	push	{r7, lr}
 8011fd2:	b086      	sub	sp, #24
 8011fd4:	af00      	add	r7, sp, #0
 8011fd6:	60f8      	str	r0, [r7, #12]
 8011fd8:	60b9      	str	r1, [r7, #8]
 8011fda:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011fdc:	2300      	movs	r3, #0
 8011fde:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011fe0:	68fb      	ldr	r3, [r7, #12]
 8011fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011fe4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011fea:	2b00      	cmp	r3, #0
 8011fec:	d10d      	bne.n	801200a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011fee:	68fb      	ldr	r3, [r7, #12]
 8011ff0:	681b      	ldr	r3, [r3, #0]
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d14d      	bne.n	8012092 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	689b      	ldr	r3, [r3, #8]
 8011ffa:	4618      	mov	r0, r3
 8011ffc:	f001 f924 	bl	8013248 <xTaskPriorityDisinherit>
 8012000:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	2200      	movs	r2, #0
 8012006:	609a      	str	r2, [r3, #8]
 8012008:	e043      	b.n	8012092 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d119      	bne.n	8012044 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	6858      	ldr	r0, [r3, #4]
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012018:	461a      	mov	r2, r3
 801201a:	68b9      	ldr	r1, [r7, #8]
 801201c:	f00b fb22 	bl	801d664 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	685a      	ldr	r2, [r3, #4]
 8012024:	68fb      	ldr	r3, [r7, #12]
 8012026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012028:	441a      	add	r2, r3
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	685a      	ldr	r2, [r3, #4]
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	689b      	ldr	r3, [r3, #8]
 8012036:	429a      	cmp	r2, r3
 8012038:	d32b      	bcc.n	8012092 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801203a:	68fb      	ldr	r3, [r7, #12]
 801203c:	681a      	ldr	r2, [r3, #0]
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	605a      	str	r2, [r3, #4]
 8012042:	e026      	b.n	8012092 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	68d8      	ldr	r0, [r3, #12]
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801204c:	461a      	mov	r2, r3
 801204e:	68b9      	ldr	r1, [r7, #8]
 8012050:	f00b fb08 	bl	801d664 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	68da      	ldr	r2, [r3, #12]
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801205c:	425b      	negs	r3, r3
 801205e:	441a      	add	r2, r3
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	68da      	ldr	r2, [r3, #12]
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	429a      	cmp	r2, r3
 801206e:	d207      	bcs.n	8012080 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8012070:	68fb      	ldr	r3, [r7, #12]
 8012072:	689a      	ldr	r2, [r3, #8]
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012078:	425b      	negs	r3, r3
 801207a:	441a      	add	r2, r3
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	2b02      	cmp	r3, #2
 8012084:	d105      	bne.n	8012092 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012086:	693b      	ldr	r3, [r7, #16]
 8012088:	2b00      	cmp	r3, #0
 801208a:	d002      	beq.n	8012092 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801208c:	693b      	ldr	r3, [r7, #16]
 801208e:	3b01      	subs	r3, #1
 8012090:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012092:	693b      	ldr	r3, [r7, #16]
 8012094:	1c5a      	adds	r2, r3, #1
 8012096:	68fb      	ldr	r3, [r7, #12]
 8012098:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801209a:	697b      	ldr	r3, [r7, #20]
}
 801209c:	4618      	mov	r0, r3
 801209e:	3718      	adds	r7, #24
 80120a0:	46bd      	mov	sp, r7
 80120a2:	bd80      	pop	{r7, pc}

080120a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80120a4:	b580      	push	{r7, lr}
 80120a6:	b082      	sub	sp, #8
 80120a8:	af00      	add	r7, sp, #0
 80120aa:	6078      	str	r0, [r7, #4]
 80120ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d018      	beq.n	80120e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	68da      	ldr	r2, [r3, #12]
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80120be:	441a      	add	r2, r3
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	68da      	ldr	r2, [r3, #12]
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	689b      	ldr	r3, [r3, #8]
 80120cc:	429a      	cmp	r2, r3
 80120ce:	d303      	bcc.n	80120d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	681a      	ldr	r2, [r3, #0]
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	68d9      	ldr	r1, [r3, #12]
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80120e0:	461a      	mov	r2, r3
 80120e2:	6838      	ldr	r0, [r7, #0]
 80120e4:	f00b fabe 	bl	801d664 <memcpy>
	}
}
 80120e8:	bf00      	nop
 80120ea:	3708      	adds	r7, #8
 80120ec:	46bd      	mov	sp, r7
 80120ee:	bd80      	pop	{r7, pc}

080120f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80120f0:	b580      	push	{r7, lr}
 80120f2:	b084      	sub	sp, #16
 80120f4:	af00      	add	r7, sp, #0
 80120f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80120f8:	f7fe febe 	bl	8010e78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012102:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012104:	e011      	b.n	801212a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801210a:	2b00      	cmp	r3, #0
 801210c:	d012      	beq.n	8012134 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	3324      	adds	r3, #36	@ 0x24
 8012112:	4618      	mov	r0, r3
 8012114:	f000 fe3c 	bl	8012d90 <xTaskRemoveFromEventList>
 8012118:	4603      	mov	r3, r0
 801211a:	2b00      	cmp	r3, #0
 801211c:	d001      	beq.n	8012122 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801211e:	f000 ff15 	bl	8012f4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012122:	7bfb      	ldrb	r3, [r7, #15]
 8012124:	3b01      	subs	r3, #1
 8012126:	b2db      	uxtb	r3, r3
 8012128:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801212a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801212e:	2b00      	cmp	r3, #0
 8012130:	dce9      	bgt.n	8012106 <prvUnlockQueue+0x16>
 8012132:	e000      	b.n	8012136 <prvUnlockQueue+0x46>
					break;
 8012134:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	22ff      	movs	r2, #255	@ 0xff
 801213a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801213e:	f7fe fecd 	bl	8010edc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012142:	f7fe fe99 	bl	8010e78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801214c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801214e:	e011      	b.n	8012174 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	691b      	ldr	r3, [r3, #16]
 8012154:	2b00      	cmp	r3, #0
 8012156:	d012      	beq.n	801217e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	3310      	adds	r3, #16
 801215c:	4618      	mov	r0, r3
 801215e:	f000 fe17 	bl	8012d90 <xTaskRemoveFromEventList>
 8012162:	4603      	mov	r3, r0
 8012164:	2b00      	cmp	r3, #0
 8012166:	d001      	beq.n	801216c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012168:	f000 fef0 	bl	8012f4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801216c:	7bbb      	ldrb	r3, [r7, #14]
 801216e:	3b01      	subs	r3, #1
 8012170:	b2db      	uxtb	r3, r3
 8012172:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012174:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012178:	2b00      	cmp	r3, #0
 801217a:	dce9      	bgt.n	8012150 <prvUnlockQueue+0x60>
 801217c:	e000      	b.n	8012180 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801217e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	22ff      	movs	r2, #255	@ 0xff
 8012184:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8012188:	f7fe fea8 	bl	8010edc <vPortExitCritical>
}
 801218c:	bf00      	nop
 801218e:	3710      	adds	r7, #16
 8012190:	46bd      	mov	sp, r7
 8012192:	bd80      	pop	{r7, pc}

08012194 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012194:	b580      	push	{r7, lr}
 8012196:	b084      	sub	sp, #16
 8012198:	af00      	add	r7, sp, #0
 801219a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801219c:	f7fe fe6c 	bl	8010e78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d102      	bne.n	80121ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80121a8:	2301      	movs	r3, #1
 80121aa:	60fb      	str	r3, [r7, #12]
 80121ac:	e001      	b.n	80121b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80121ae:	2300      	movs	r3, #0
 80121b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80121b2:	f7fe fe93 	bl	8010edc <vPortExitCritical>

	return xReturn;
 80121b6:	68fb      	ldr	r3, [r7, #12]
}
 80121b8:	4618      	mov	r0, r3
 80121ba:	3710      	adds	r7, #16
 80121bc:	46bd      	mov	sp, r7
 80121be:	bd80      	pop	{r7, pc}

080121c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b084      	sub	sp, #16
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80121c8:	f7fe fe56 	bl	8010e78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121d4:	429a      	cmp	r2, r3
 80121d6:	d102      	bne.n	80121de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80121d8:	2301      	movs	r3, #1
 80121da:	60fb      	str	r3, [r7, #12]
 80121dc:	e001      	b.n	80121e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80121de:	2300      	movs	r3, #0
 80121e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80121e2:	f7fe fe7b 	bl	8010edc <vPortExitCritical>

	return xReturn;
 80121e6:	68fb      	ldr	r3, [r7, #12]
}
 80121e8:	4618      	mov	r0, r3
 80121ea:	3710      	adds	r7, #16
 80121ec:	46bd      	mov	sp, r7
 80121ee:	bd80      	pop	{r7, pc}

080121f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80121f0:	b480      	push	{r7}
 80121f2:	b085      	sub	sp, #20
 80121f4:	af00      	add	r7, sp, #0
 80121f6:	6078      	str	r0, [r7, #4]
 80121f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80121fa:	2300      	movs	r3, #0
 80121fc:	60fb      	str	r3, [r7, #12]
 80121fe:	e014      	b.n	801222a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8012200:	4a0f      	ldr	r2, [pc, #60]	@ (8012240 <vQueueAddToRegistry+0x50>)
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012208:	2b00      	cmp	r3, #0
 801220a:	d10b      	bne.n	8012224 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801220c:	490c      	ldr	r1, [pc, #48]	@ (8012240 <vQueueAddToRegistry+0x50>)
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	683a      	ldr	r2, [r7, #0]
 8012212:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8012216:	4a0a      	ldr	r2, [pc, #40]	@ (8012240 <vQueueAddToRegistry+0x50>)
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	00db      	lsls	r3, r3, #3
 801221c:	4413      	add	r3, r2
 801221e:	687a      	ldr	r2, [r7, #4]
 8012220:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012222:	e006      	b.n	8012232 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012224:	68fb      	ldr	r3, [r7, #12]
 8012226:	3301      	adds	r3, #1
 8012228:	60fb      	str	r3, [r7, #12]
 801222a:	68fb      	ldr	r3, [r7, #12]
 801222c:	2b07      	cmp	r3, #7
 801222e:	d9e7      	bls.n	8012200 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012230:	bf00      	nop
 8012232:	bf00      	nop
 8012234:	3714      	adds	r7, #20
 8012236:	46bd      	mov	sp, r7
 8012238:	f85d 7b04 	ldr.w	r7, [sp], #4
 801223c:	4770      	bx	lr
 801223e:	bf00      	nop
 8012240:	240195ec 	.word	0x240195ec

08012244 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8012244:	b480      	push	{r7}
 8012246:	b085      	sub	sp, #20
 8012248:	af00      	add	r7, sp, #0
 801224a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801224c:	2300      	movs	r3, #0
 801224e:	60fb      	str	r3, [r7, #12]
 8012250:	e016      	b.n	8012280 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8012252:	4a10      	ldr	r2, [pc, #64]	@ (8012294 <vQueueUnregisterQueue+0x50>)
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	00db      	lsls	r3, r3, #3
 8012258:	4413      	add	r3, r2
 801225a:	685b      	ldr	r3, [r3, #4]
 801225c:	687a      	ldr	r2, [r7, #4]
 801225e:	429a      	cmp	r2, r3
 8012260:	d10b      	bne.n	801227a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8012262:	4a0c      	ldr	r2, [pc, #48]	@ (8012294 <vQueueUnregisterQueue+0x50>)
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	2100      	movs	r1, #0
 8012268:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 801226c:	4a09      	ldr	r2, [pc, #36]	@ (8012294 <vQueueUnregisterQueue+0x50>)
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	00db      	lsls	r3, r3, #3
 8012272:	4413      	add	r3, r2
 8012274:	2200      	movs	r2, #0
 8012276:	605a      	str	r2, [r3, #4]
				break;
 8012278:	e006      	b.n	8012288 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801227a:	68fb      	ldr	r3, [r7, #12]
 801227c:	3301      	adds	r3, #1
 801227e:	60fb      	str	r3, [r7, #12]
 8012280:	68fb      	ldr	r3, [r7, #12]
 8012282:	2b07      	cmp	r3, #7
 8012284:	d9e5      	bls.n	8012252 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8012286:	bf00      	nop
 8012288:	bf00      	nop
 801228a:	3714      	adds	r7, #20
 801228c:	46bd      	mov	sp, r7
 801228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012292:	4770      	bx	lr
 8012294:	240195ec 	.word	0x240195ec

08012298 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012298:	b580      	push	{r7, lr}
 801229a:	b086      	sub	sp, #24
 801229c:	af00      	add	r7, sp, #0
 801229e:	60f8      	str	r0, [r7, #12]
 80122a0:	60b9      	str	r1, [r7, #8]
 80122a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80122a8:	f7fe fde6 	bl	8010e78 <vPortEnterCritical>
 80122ac:	697b      	ldr	r3, [r7, #20]
 80122ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80122b2:	b25b      	sxtb	r3, r3
 80122b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80122b8:	d103      	bne.n	80122c2 <vQueueWaitForMessageRestricted+0x2a>
 80122ba:	697b      	ldr	r3, [r7, #20]
 80122bc:	2200      	movs	r2, #0
 80122be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80122c2:	697b      	ldr	r3, [r7, #20]
 80122c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80122c8:	b25b      	sxtb	r3, r3
 80122ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80122ce:	d103      	bne.n	80122d8 <vQueueWaitForMessageRestricted+0x40>
 80122d0:	697b      	ldr	r3, [r7, #20]
 80122d2:	2200      	movs	r2, #0
 80122d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80122d8:	f7fe fe00 	bl	8010edc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80122dc:	697b      	ldr	r3, [r7, #20]
 80122de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d106      	bne.n	80122f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80122e4:	697b      	ldr	r3, [r7, #20]
 80122e6:	3324      	adds	r3, #36	@ 0x24
 80122e8:	687a      	ldr	r2, [r7, #4]
 80122ea:	68b9      	ldr	r1, [r7, #8]
 80122ec:	4618      	mov	r0, r3
 80122ee:	f000 fd23 	bl	8012d38 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80122f2:	6978      	ldr	r0, [r7, #20]
 80122f4:	f7ff fefc 	bl	80120f0 <prvUnlockQueue>
	}
 80122f8:	bf00      	nop
 80122fa:	3718      	adds	r7, #24
 80122fc:	46bd      	mov	sp, r7
 80122fe:	bd80      	pop	{r7, pc}

08012300 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8012300:	b580      	push	{r7, lr}
 8012302:	b08e      	sub	sp, #56	@ 0x38
 8012304:	af04      	add	r7, sp, #16
 8012306:	60f8      	str	r0, [r7, #12]
 8012308:	60b9      	str	r1, [r7, #8]
 801230a:	607a      	str	r2, [r7, #4]
 801230c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801230e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012310:	2b00      	cmp	r3, #0
 8012312:	d10b      	bne.n	801232c <xTaskCreateStatic+0x2c>
	__asm volatile
 8012314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012318:	f383 8811 	msr	BASEPRI, r3
 801231c:	f3bf 8f6f 	isb	sy
 8012320:	f3bf 8f4f 	dsb	sy
 8012324:	623b      	str	r3, [r7, #32]
}
 8012326:	bf00      	nop
 8012328:	bf00      	nop
 801232a:	e7fd      	b.n	8012328 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801232c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801232e:	2b00      	cmp	r3, #0
 8012330:	d10b      	bne.n	801234a <xTaskCreateStatic+0x4a>
	__asm volatile
 8012332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012336:	f383 8811 	msr	BASEPRI, r3
 801233a:	f3bf 8f6f 	isb	sy
 801233e:	f3bf 8f4f 	dsb	sy
 8012342:	61fb      	str	r3, [r7, #28]
}
 8012344:	bf00      	nop
 8012346:	bf00      	nop
 8012348:	e7fd      	b.n	8012346 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801234a:	23a8      	movs	r3, #168	@ 0xa8
 801234c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801234e:	693b      	ldr	r3, [r7, #16]
 8012350:	2ba8      	cmp	r3, #168	@ 0xa8
 8012352:	d00b      	beq.n	801236c <xTaskCreateStatic+0x6c>
	__asm volatile
 8012354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012358:	f383 8811 	msr	BASEPRI, r3
 801235c:	f3bf 8f6f 	isb	sy
 8012360:	f3bf 8f4f 	dsb	sy
 8012364:	61bb      	str	r3, [r7, #24]
}
 8012366:	bf00      	nop
 8012368:	bf00      	nop
 801236a:	e7fd      	b.n	8012368 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801236c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801236e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012370:	2b00      	cmp	r3, #0
 8012372:	d01e      	beq.n	80123b2 <xTaskCreateStatic+0xb2>
 8012374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012376:	2b00      	cmp	r3, #0
 8012378:	d01b      	beq.n	80123b2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801237a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801237c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801237e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012380:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012382:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012386:	2202      	movs	r2, #2
 8012388:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801238c:	2300      	movs	r3, #0
 801238e:	9303      	str	r3, [sp, #12]
 8012390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012392:	9302      	str	r3, [sp, #8]
 8012394:	f107 0314 	add.w	r3, r7, #20
 8012398:	9301      	str	r3, [sp, #4]
 801239a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801239c:	9300      	str	r3, [sp, #0]
 801239e:	683b      	ldr	r3, [r7, #0]
 80123a0:	687a      	ldr	r2, [r7, #4]
 80123a2:	68b9      	ldr	r1, [r7, #8]
 80123a4:	68f8      	ldr	r0, [r7, #12]
 80123a6:	f000 f851 	bl	801244c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80123aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80123ac:	f000 f8f6 	bl	801259c <prvAddNewTaskToReadyList>
 80123b0:	e001      	b.n	80123b6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80123b2:	2300      	movs	r3, #0
 80123b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80123b6:	697b      	ldr	r3, [r7, #20]
	}
 80123b8:	4618      	mov	r0, r3
 80123ba:	3728      	adds	r7, #40	@ 0x28
 80123bc:	46bd      	mov	sp, r7
 80123be:	bd80      	pop	{r7, pc}

080123c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b08c      	sub	sp, #48	@ 0x30
 80123c4:	af04      	add	r7, sp, #16
 80123c6:	60f8      	str	r0, [r7, #12]
 80123c8:	60b9      	str	r1, [r7, #8]
 80123ca:	603b      	str	r3, [r7, #0]
 80123cc:	4613      	mov	r3, r2
 80123ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80123d0:	88fb      	ldrh	r3, [r7, #6]
 80123d2:	009b      	lsls	r3, r3, #2
 80123d4:	4618      	mov	r0, r3
 80123d6:	f7fe f97d 	bl	80106d4 <pvPortMalloc>
 80123da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80123dc:	697b      	ldr	r3, [r7, #20]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d00e      	beq.n	8012400 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80123e2:	20a8      	movs	r0, #168	@ 0xa8
 80123e4:	f7fe f976 	bl	80106d4 <pvPortMalloc>
 80123e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80123ea:	69fb      	ldr	r3, [r7, #28]
 80123ec:	2b00      	cmp	r3, #0
 80123ee:	d003      	beq.n	80123f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80123f0:	69fb      	ldr	r3, [r7, #28]
 80123f2:	697a      	ldr	r2, [r7, #20]
 80123f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80123f6:	e005      	b.n	8012404 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80123f8:	6978      	ldr	r0, [r7, #20]
 80123fa:	f7fe fa39 	bl	8010870 <vPortFree>
 80123fe:	e001      	b.n	8012404 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012400:	2300      	movs	r3, #0
 8012402:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012404:	69fb      	ldr	r3, [r7, #28]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d017      	beq.n	801243a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801240a:	69fb      	ldr	r3, [r7, #28]
 801240c:	2200      	movs	r2, #0
 801240e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012412:	88fa      	ldrh	r2, [r7, #6]
 8012414:	2300      	movs	r3, #0
 8012416:	9303      	str	r3, [sp, #12]
 8012418:	69fb      	ldr	r3, [r7, #28]
 801241a:	9302      	str	r3, [sp, #8]
 801241c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801241e:	9301      	str	r3, [sp, #4]
 8012420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012422:	9300      	str	r3, [sp, #0]
 8012424:	683b      	ldr	r3, [r7, #0]
 8012426:	68b9      	ldr	r1, [r7, #8]
 8012428:	68f8      	ldr	r0, [r7, #12]
 801242a:	f000 f80f 	bl	801244c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801242e:	69f8      	ldr	r0, [r7, #28]
 8012430:	f000 f8b4 	bl	801259c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012434:	2301      	movs	r3, #1
 8012436:	61bb      	str	r3, [r7, #24]
 8012438:	e002      	b.n	8012440 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801243a:	f04f 33ff 	mov.w	r3, #4294967295
 801243e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012440:	69bb      	ldr	r3, [r7, #24]
	}
 8012442:	4618      	mov	r0, r3
 8012444:	3720      	adds	r7, #32
 8012446:	46bd      	mov	sp, r7
 8012448:	bd80      	pop	{r7, pc}
	...

0801244c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801244c:	b580      	push	{r7, lr}
 801244e:	b088      	sub	sp, #32
 8012450:	af00      	add	r7, sp, #0
 8012452:	60f8      	str	r0, [r7, #12]
 8012454:	60b9      	str	r1, [r7, #8]
 8012456:	607a      	str	r2, [r7, #4]
 8012458:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801245a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801245c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	009b      	lsls	r3, r3, #2
 8012462:	461a      	mov	r2, r3
 8012464:	21a5      	movs	r1, #165	@ 0xa5
 8012466:	f00b f801 	bl	801d46c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801246a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801246c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801246e:	6879      	ldr	r1, [r7, #4]
 8012470:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8012474:	440b      	add	r3, r1
 8012476:	009b      	lsls	r3, r3, #2
 8012478:	4413      	add	r3, r2
 801247a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801247c:	69bb      	ldr	r3, [r7, #24]
 801247e:	f023 0307 	bic.w	r3, r3, #7
 8012482:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012484:	69bb      	ldr	r3, [r7, #24]
 8012486:	f003 0307 	and.w	r3, r3, #7
 801248a:	2b00      	cmp	r3, #0
 801248c:	d00b      	beq.n	80124a6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801248e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012492:	f383 8811 	msr	BASEPRI, r3
 8012496:	f3bf 8f6f 	isb	sy
 801249a:	f3bf 8f4f 	dsb	sy
 801249e:	617b      	str	r3, [r7, #20]
}
 80124a0:	bf00      	nop
 80124a2:	bf00      	nop
 80124a4:	e7fd      	b.n	80124a2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80124a6:	68bb      	ldr	r3, [r7, #8]
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d01f      	beq.n	80124ec <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80124ac:	2300      	movs	r3, #0
 80124ae:	61fb      	str	r3, [r7, #28]
 80124b0:	e012      	b.n	80124d8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80124b2:	68ba      	ldr	r2, [r7, #8]
 80124b4:	69fb      	ldr	r3, [r7, #28]
 80124b6:	4413      	add	r3, r2
 80124b8:	7819      	ldrb	r1, [r3, #0]
 80124ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80124bc:	69fb      	ldr	r3, [r7, #28]
 80124be:	4413      	add	r3, r2
 80124c0:	3334      	adds	r3, #52	@ 0x34
 80124c2:	460a      	mov	r2, r1
 80124c4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80124c6:	68ba      	ldr	r2, [r7, #8]
 80124c8:	69fb      	ldr	r3, [r7, #28]
 80124ca:	4413      	add	r3, r2
 80124cc:	781b      	ldrb	r3, [r3, #0]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d006      	beq.n	80124e0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80124d2:	69fb      	ldr	r3, [r7, #28]
 80124d4:	3301      	adds	r3, #1
 80124d6:	61fb      	str	r3, [r7, #28]
 80124d8:	69fb      	ldr	r3, [r7, #28]
 80124da:	2b0f      	cmp	r3, #15
 80124dc:	d9e9      	bls.n	80124b2 <prvInitialiseNewTask+0x66>
 80124de:	e000      	b.n	80124e2 <prvInitialiseNewTask+0x96>
			{
				break;
 80124e0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80124e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124e4:	2200      	movs	r2, #0
 80124e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80124ea:	e003      	b.n	80124f4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80124ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124ee:	2200      	movs	r2, #0
 80124f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80124f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124f6:	2b37      	cmp	r3, #55	@ 0x37
 80124f8:	d901      	bls.n	80124fe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80124fa:	2337      	movs	r3, #55	@ 0x37
 80124fc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80124fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012500:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012502:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012506:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012508:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801250a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801250c:	2200      	movs	r2, #0
 801250e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012512:	3304      	adds	r3, #4
 8012514:	4618      	mov	r0, r3
 8012516:	f7fe faeb 	bl	8010af0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801251a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801251c:	3318      	adds	r3, #24
 801251e:	4618      	mov	r0, r3
 8012520:	f7fe fae6 	bl	8010af0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012526:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012528:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801252a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801252c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012532:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012536:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012538:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801253a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801253c:	2200      	movs	r2, #0
 801253e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012544:	2200      	movs	r2, #0
 8012546:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801254a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801254c:	3354      	adds	r3, #84	@ 0x54
 801254e:	224c      	movs	r2, #76	@ 0x4c
 8012550:	2100      	movs	r1, #0
 8012552:	4618      	mov	r0, r3
 8012554:	f00a ff8a 	bl	801d46c <memset>
 8012558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801255a:	4a0d      	ldr	r2, [pc, #52]	@ (8012590 <prvInitialiseNewTask+0x144>)
 801255c:	659a      	str	r2, [r3, #88]	@ 0x58
 801255e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012560:	4a0c      	ldr	r2, [pc, #48]	@ (8012594 <prvInitialiseNewTask+0x148>)
 8012562:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012566:	4a0c      	ldr	r2, [pc, #48]	@ (8012598 <prvInitialiseNewTask+0x14c>)
 8012568:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801256a:	683a      	ldr	r2, [r7, #0]
 801256c:	68f9      	ldr	r1, [r7, #12]
 801256e:	69b8      	ldr	r0, [r7, #24]
 8012570:	f7fe fb52 	bl	8010c18 <pxPortInitialiseStack>
 8012574:	4602      	mov	r2, r0
 8012576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012578:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801257a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801257c:	2b00      	cmp	r3, #0
 801257e:	d002      	beq.n	8012586 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012582:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012584:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012586:	bf00      	nop
 8012588:	3720      	adds	r7, #32
 801258a:	46bd      	mov	sp, r7
 801258c:	bd80      	pop	{r7, pc}
 801258e:	bf00      	nop
 8012590:	2401c994 	.word	0x2401c994
 8012594:	2401c9fc 	.word	0x2401c9fc
 8012598:	2401ca64 	.word	0x2401ca64

0801259c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801259c:	b580      	push	{r7, lr}
 801259e:	b082      	sub	sp, #8
 80125a0:	af00      	add	r7, sp, #0
 80125a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80125a4:	f7fe fc68 	bl	8010e78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80125a8:	4b2d      	ldr	r3, [pc, #180]	@ (8012660 <prvAddNewTaskToReadyList+0xc4>)
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	3301      	adds	r3, #1
 80125ae:	4a2c      	ldr	r2, [pc, #176]	@ (8012660 <prvAddNewTaskToReadyList+0xc4>)
 80125b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80125b2:	4b2c      	ldr	r3, [pc, #176]	@ (8012664 <prvAddNewTaskToReadyList+0xc8>)
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d109      	bne.n	80125ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80125ba:	4a2a      	ldr	r2, [pc, #168]	@ (8012664 <prvAddNewTaskToReadyList+0xc8>)
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80125c0:	4b27      	ldr	r3, [pc, #156]	@ (8012660 <prvAddNewTaskToReadyList+0xc4>)
 80125c2:	681b      	ldr	r3, [r3, #0]
 80125c4:	2b01      	cmp	r3, #1
 80125c6:	d110      	bne.n	80125ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80125c8:	f000 fce4 	bl	8012f94 <prvInitialiseTaskLists>
 80125cc:	e00d      	b.n	80125ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80125ce:	4b26      	ldr	r3, [pc, #152]	@ (8012668 <prvAddNewTaskToReadyList+0xcc>)
 80125d0:	681b      	ldr	r3, [r3, #0]
 80125d2:	2b00      	cmp	r3, #0
 80125d4:	d109      	bne.n	80125ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80125d6:	4b23      	ldr	r3, [pc, #140]	@ (8012664 <prvAddNewTaskToReadyList+0xc8>)
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80125e0:	429a      	cmp	r2, r3
 80125e2:	d802      	bhi.n	80125ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80125e4:	4a1f      	ldr	r2, [pc, #124]	@ (8012664 <prvAddNewTaskToReadyList+0xc8>)
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80125ea:	4b20      	ldr	r3, [pc, #128]	@ (801266c <prvAddNewTaskToReadyList+0xd0>)
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	3301      	adds	r3, #1
 80125f0:	4a1e      	ldr	r2, [pc, #120]	@ (801266c <prvAddNewTaskToReadyList+0xd0>)
 80125f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80125f4:	4b1d      	ldr	r3, [pc, #116]	@ (801266c <prvAddNewTaskToReadyList+0xd0>)
 80125f6:	681a      	ldr	r2, [r3, #0]
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012600:	4b1b      	ldr	r3, [pc, #108]	@ (8012670 <prvAddNewTaskToReadyList+0xd4>)
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	429a      	cmp	r2, r3
 8012606:	d903      	bls.n	8012610 <prvAddNewTaskToReadyList+0x74>
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801260c:	4a18      	ldr	r2, [pc, #96]	@ (8012670 <prvAddNewTaskToReadyList+0xd4>)
 801260e:	6013      	str	r3, [r2, #0]
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012614:	4613      	mov	r3, r2
 8012616:	009b      	lsls	r3, r3, #2
 8012618:	4413      	add	r3, r2
 801261a:	009b      	lsls	r3, r3, #2
 801261c:	4a15      	ldr	r2, [pc, #84]	@ (8012674 <prvAddNewTaskToReadyList+0xd8>)
 801261e:	441a      	add	r2, r3
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	3304      	adds	r3, #4
 8012624:	4619      	mov	r1, r3
 8012626:	4610      	mov	r0, r2
 8012628:	f7fe fa6f 	bl	8010b0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801262c:	f7fe fc56 	bl	8010edc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012630:	4b0d      	ldr	r3, [pc, #52]	@ (8012668 <prvAddNewTaskToReadyList+0xcc>)
 8012632:	681b      	ldr	r3, [r3, #0]
 8012634:	2b00      	cmp	r3, #0
 8012636:	d00e      	beq.n	8012656 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012638:	4b0a      	ldr	r3, [pc, #40]	@ (8012664 <prvAddNewTaskToReadyList+0xc8>)
 801263a:	681b      	ldr	r3, [r3, #0]
 801263c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012642:	429a      	cmp	r2, r3
 8012644:	d207      	bcs.n	8012656 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012646:	4b0c      	ldr	r3, [pc, #48]	@ (8012678 <prvAddNewTaskToReadyList+0xdc>)
 8012648:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801264c:	601a      	str	r2, [r3, #0]
 801264e:	f3bf 8f4f 	dsb	sy
 8012652:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012656:	bf00      	nop
 8012658:	3708      	adds	r7, #8
 801265a:	46bd      	mov	sp, r7
 801265c:	bd80      	pop	{r7, pc}
 801265e:	bf00      	nop
 8012660:	24019b00 	.word	0x24019b00
 8012664:	2401962c 	.word	0x2401962c
 8012668:	24019b0c 	.word	0x24019b0c
 801266c:	24019b1c 	.word	0x24019b1c
 8012670:	24019b08 	.word	0x24019b08
 8012674:	24019630 	.word	0x24019630
 8012678:	e000ed04 	.word	0xe000ed04

0801267c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 801267c:	b580      	push	{r7, lr}
 801267e:	b08a      	sub	sp, #40	@ 0x28
 8012680:	af00      	add	r7, sp, #0
 8012682:	6078      	str	r0, [r7, #4]
 8012684:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8012686:	2300      	movs	r3, #0
 8012688:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	2b00      	cmp	r3, #0
 801268e:	d10b      	bne.n	80126a8 <vTaskDelayUntil+0x2c>
	__asm volatile
 8012690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012694:	f383 8811 	msr	BASEPRI, r3
 8012698:	f3bf 8f6f 	isb	sy
 801269c:	f3bf 8f4f 	dsb	sy
 80126a0:	617b      	str	r3, [r7, #20]
}
 80126a2:	bf00      	nop
 80126a4:	bf00      	nop
 80126a6:	e7fd      	b.n	80126a4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80126a8:	683b      	ldr	r3, [r7, #0]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d10b      	bne.n	80126c6 <vTaskDelayUntil+0x4a>
	__asm volatile
 80126ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126b2:	f383 8811 	msr	BASEPRI, r3
 80126b6:	f3bf 8f6f 	isb	sy
 80126ba:	f3bf 8f4f 	dsb	sy
 80126be:	613b      	str	r3, [r7, #16]
}
 80126c0:	bf00      	nop
 80126c2:	bf00      	nop
 80126c4:	e7fd      	b.n	80126c2 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80126c6:	4b2a      	ldr	r3, [pc, #168]	@ (8012770 <vTaskDelayUntil+0xf4>)
 80126c8:	681b      	ldr	r3, [r3, #0]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d00b      	beq.n	80126e6 <vTaskDelayUntil+0x6a>
	__asm volatile
 80126ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126d2:	f383 8811 	msr	BASEPRI, r3
 80126d6:	f3bf 8f6f 	isb	sy
 80126da:	f3bf 8f4f 	dsb	sy
 80126de:	60fb      	str	r3, [r7, #12]
}
 80126e0:	bf00      	nop
 80126e2:	bf00      	nop
 80126e4:	e7fd      	b.n	80126e2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80126e6:	f000 f8ef 	bl	80128c8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80126ea:	4b22      	ldr	r3, [pc, #136]	@ (8012774 <vTaskDelayUntil+0xf8>)
 80126ec:	681b      	ldr	r3, [r3, #0]
 80126ee:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	681b      	ldr	r3, [r3, #0]
 80126f4:	683a      	ldr	r2, [r7, #0]
 80126f6:	4413      	add	r3, r2
 80126f8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	6a3a      	ldr	r2, [r7, #32]
 8012700:	429a      	cmp	r2, r3
 8012702:	d20b      	bcs.n	801271c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	69fa      	ldr	r2, [r7, #28]
 801270a:	429a      	cmp	r2, r3
 801270c:	d211      	bcs.n	8012732 <vTaskDelayUntil+0xb6>
 801270e:	69fa      	ldr	r2, [r7, #28]
 8012710:	6a3b      	ldr	r3, [r7, #32]
 8012712:	429a      	cmp	r2, r3
 8012714:	d90d      	bls.n	8012732 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8012716:	2301      	movs	r3, #1
 8012718:	627b      	str	r3, [r7, #36]	@ 0x24
 801271a:	e00a      	b.n	8012732 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	681b      	ldr	r3, [r3, #0]
 8012720:	69fa      	ldr	r2, [r7, #28]
 8012722:	429a      	cmp	r2, r3
 8012724:	d303      	bcc.n	801272e <vTaskDelayUntil+0xb2>
 8012726:	69fa      	ldr	r2, [r7, #28]
 8012728:	6a3b      	ldr	r3, [r7, #32]
 801272a:	429a      	cmp	r2, r3
 801272c:	d901      	bls.n	8012732 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 801272e:	2301      	movs	r3, #1
 8012730:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	69fa      	ldr	r2, [r7, #28]
 8012736:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8012738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801273a:	2b00      	cmp	r3, #0
 801273c:	d006      	beq.n	801274c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 801273e:	69fa      	ldr	r2, [r7, #28]
 8012740:	6a3b      	ldr	r3, [r7, #32]
 8012742:	1ad3      	subs	r3, r2, r3
 8012744:	2100      	movs	r1, #0
 8012746:	4618      	mov	r0, r3
 8012748:	f000 ff68 	bl	801361c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 801274c:	f000 f8ca 	bl	80128e4 <xTaskResumeAll>
 8012750:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012752:	69bb      	ldr	r3, [r7, #24]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d107      	bne.n	8012768 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8012758:	4b07      	ldr	r3, [pc, #28]	@ (8012778 <vTaskDelayUntil+0xfc>)
 801275a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801275e:	601a      	str	r2, [r3, #0]
 8012760:	f3bf 8f4f 	dsb	sy
 8012764:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012768:	bf00      	nop
 801276a:	3728      	adds	r7, #40	@ 0x28
 801276c:	46bd      	mov	sp, r7
 801276e:	bd80      	pop	{r7, pc}
 8012770:	24019b28 	.word	0x24019b28
 8012774:	24019b04 	.word	0x24019b04
 8012778:	e000ed04 	.word	0xe000ed04

0801277c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801277c:	b580      	push	{r7, lr}
 801277e:	b084      	sub	sp, #16
 8012780:	af00      	add	r7, sp, #0
 8012782:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012784:	2300      	movs	r3, #0
 8012786:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	2b00      	cmp	r3, #0
 801278c:	d018      	beq.n	80127c0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801278e:	4b14      	ldr	r3, [pc, #80]	@ (80127e0 <vTaskDelay+0x64>)
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	2b00      	cmp	r3, #0
 8012794:	d00b      	beq.n	80127ae <vTaskDelay+0x32>
	__asm volatile
 8012796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801279a:	f383 8811 	msr	BASEPRI, r3
 801279e:	f3bf 8f6f 	isb	sy
 80127a2:	f3bf 8f4f 	dsb	sy
 80127a6:	60bb      	str	r3, [r7, #8]
}
 80127a8:	bf00      	nop
 80127aa:	bf00      	nop
 80127ac:	e7fd      	b.n	80127aa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80127ae:	f000 f88b 	bl	80128c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80127b2:	2100      	movs	r1, #0
 80127b4:	6878      	ldr	r0, [r7, #4]
 80127b6:	f000 ff31 	bl	801361c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80127ba:	f000 f893 	bl	80128e4 <xTaskResumeAll>
 80127be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80127c0:	68fb      	ldr	r3, [r7, #12]
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d107      	bne.n	80127d6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80127c6:	4b07      	ldr	r3, [pc, #28]	@ (80127e4 <vTaskDelay+0x68>)
 80127c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80127cc:	601a      	str	r2, [r3, #0]
 80127ce:	f3bf 8f4f 	dsb	sy
 80127d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80127d6:	bf00      	nop
 80127d8:	3710      	adds	r7, #16
 80127da:	46bd      	mov	sp, r7
 80127dc:	bd80      	pop	{r7, pc}
 80127de:	bf00      	nop
 80127e0:	24019b28 	.word	0x24019b28
 80127e4:	e000ed04 	.word	0xe000ed04

080127e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80127e8:	b580      	push	{r7, lr}
 80127ea:	b08a      	sub	sp, #40	@ 0x28
 80127ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80127ee:	2300      	movs	r3, #0
 80127f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80127f2:	2300      	movs	r3, #0
 80127f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80127f6:	463a      	mov	r2, r7
 80127f8:	1d39      	adds	r1, r7, #4
 80127fa:	f107 0308 	add.w	r3, r7, #8
 80127fe:	4618      	mov	r0, r3
 8012800:	f7fd ff34 	bl	801066c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012804:	6839      	ldr	r1, [r7, #0]
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	68ba      	ldr	r2, [r7, #8]
 801280a:	9202      	str	r2, [sp, #8]
 801280c:	9301      	str	r3, [sp, #4]
 801280e:	2300      	movs	r3, #0
 8012810:	9300      	str	r3, [sp, #0]
 8012812:	2300      	movs	r3, #0
 8012814:	460a      	mov	r2, r1
 8012816:	4924      	ldr	r1, [pc, #144]	@ (80128a8 <vTaskStartScheduler+0xc0>)
 8012818:	4824      	ldr	r0, [pc, #144]	@ (80128ac <vTaskStartScheduler+0xc4>)
 801281a:	f7ff fd71 	bl	8012300 <xTaskCreateStatic>
 801281e:	4603      	mov	r3, r0
 8012820:	4a23      	ldr	r2, [pc, #140]	@ (80128b0 <vTaskStartScheduler+0xc8>)
 8012822:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012824:	4b22      	ldr	r3, [pc, #136]	@ (80128b0 <vTaskStartScheduler+0xc8>)
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d002      	beq.n	8012832 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801282c:	2301      	movs	r3, #1
 801282e:	617b      	str	r3, [r7, #20]
 8012830:	e001      	b.n	8012836 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012832:	2300      	movs	r3, #0
 8012834:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8012836:	697b      	ldr	r3, [r7, #20]
 8012838:	2b01      	cmp	r3, #1
 801283a:	d102      	bne.n	8012842 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801283c:	f000 ff42 	bl	80136c4 <xTimerCreateTimerTask>
 8012840:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012842:	697b      	ldr	r3, [r7, #20]
 8012844:	2b01      	cmp	r3, #1
 8012846:	d11b      	bne.n	8012880 <vTaskStartScheduler+0x98>
	__asm volatile
 8012848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801284c:	f383 8811 	msr	BASEPRI, r3
 8012850:	f3bf 8f6f 	isb	sy
 8012854:	f3bf 8f4f 	dsb	sy
 8012858:	613b      	str	r3, [r7, #16]
}
 801285a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801285c:	4b15      	ldr	r3, [pc, #84]	@ (80128b4 <vTaskStartScheduler+0xcc>)
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	3354      	adds	r3, #84	@ 0x54
 8012862:	4a15      	ldr	r2, [pc, #84]	@ (80128b8 <vTaskStartScheduler+0xd0>)
 8012864:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012866:	4b15      	ldr	r3, [pc, #84]	@ (80128bc <vTaskStartScheduler+0xd4>)
 8012868:	f04f 32ff 	mov.w	r2, #4294967295
 801286c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801286e:	4b14      	ldr	r3, [pc, #80]	@ (80128c0 <vTaskStartScheduler+0xd8>)
 8012870:	2201      	movs	r2, #1
 8012872:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012874:	4b13      	ldr	r3, [pc, #76]	@ (80128c4 <vTaskStartScheduler+0xdc>)
 8012876:	2200      	movs	r2, #0
 8012878:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801287a:	f7fe fa59 	bl	8010d30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801287e:	e00f      	b.n	80128a0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012880:	697b      	ldr	r3, [r7, #20]
 8012882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012886:	d10b      	bne.n	80128a0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8012888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801288c:	f383 8811 	msr	BASEPRI, r3
 8012890:	f3bf 8f6f 	isb	sy
 8012894:	f3bf 8f4f 	dsb	sy
 8012898:	60fb      	str	r3, [r7, #12]
}
 801289a:	bf00      	nop
 801289c:	bf00      	nop
 801289e:	e7fd      	b.n	801289c <vTaskStartScheduler+0xb4>
}
 80128a0:	bf00      	nop
 80128a2:	3718      	adds	r7, #24
 80128a4:	46bd      	mov	sp, r7
 80128a6:	bd80      	pop	{r7, pc}
 80128a8:	08020e34 	.word	0x08020e34
 80128ac:	08012f65 	.word	0x08012f65
 80128b0:	24019b24 	.word	0x24019b24
 80128b4:	2401962c 	.word	0x2401962c
 80128b8:	24000220 	.word	0x24000220
 80128bc:	24019b20 	.word	0x24019b20
 80128c0:	24019b0c 	.word	0x24019b0c
 80128c4:	24019b04 	.word	0x24019b04

080128c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80128c8:	b480      	push	{r7}
 80128ca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80128cc:	4b04      	ldr	r3, [pc, #16]	@ (80128e0 <vTaskSuspendAll+0x18>)
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	3301      	adds	r3, #1
 80128d2:	4a03      	ldr	r2, [pc, #12]	@ (80128e0 <vTaskSuspendAll+0x18>)
 80128d4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80128d6:	bf00      	nop
 80128d8:	46bd      	mov	sp, r7
 80128da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128de:	4770      	bx	lr
 80128e0:	24019b28 	.word	0x24019b28

080128e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80128e4:	b580      	push	{r7, lr}
 80128e6:	b084      	sub	sp, #16
 80128e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80128ea:	2300      	movs	r3, #0
 80128ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80128ee:	2300      	movs	r3, #0
 80128f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80128f2:	4b42      	ldr	r3, [pc, #264]	@ (80129fc <xTaskResumeAll+0x118>)
 80128f4:	681b      	ldr	r3, [r3, #0]
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d10b      	bne.n	8012912 <xTaskResumeAll+0x2e>
	__asm volatile
 80128fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128fe:	f383 8811 	msr	BASEPRI, r3
 8012902:	f3bf 8f6f 	isb	sy
 8012906:	f3bf 8f4f 	dsb	sy
 801290a:	603b      	str	r3, [r7, #0]
}
 801290c:	bf00      	nop
 801290e:	bf00      	nop
 8012910:	e7fd      	b.n	801290e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012912:	f7fe fab1 	bl	8010e78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012916:	4b39      	ldr	r3, [pc, #228]	@ (80129fc <xTaskResumeAll+0x118>)
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	3b01      	subs	r3, #1
 801291c:	4a37      	ldr	r2, [pc, #220]	@ (80129fc <xTaskResumeAll+0x118>)
 801291e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012920:	4b36      	ldr	r3, [pc, #216]	@ (80129fc <xTaskResumeAll+0x118>)
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	2b00      	cmp	r3, #0
 8012926:	d162      	bne.n	80129ee <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012928:	4b35      	ldr	r3, [pc, #212]	@ (8012a00 <xTaskResumeAll+0x11c>)
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	2b00      	cmp	r3, #0
 801292e:	d05e      	beq.n	80129ee <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012930:	e02f      	b.n	8012992 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012932:	4b34      	ldr	r3, [pc, #208]	@ (8012a04 <xTaskResumeAll+0x120>)
 8012934:	68db      	ldr	r3, [r3, #12]
 8012936:	68db      	ldr	r3, [r3, #12]
 8012938:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801293a:	68fb      	ldr	r3, [r7, #12]
 801293c:	3318      	adds	r3, #24
 801293e:	4618      	mov	r0, r3
 8012940:	f7fe f940 	bl	8010bc4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	3304      	adds	r3, #4
 8012948:	4618      	mov	r0, r3
 801294a:	f7fe f93b 	bl	8010bc4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012952:	4b2d      	ldr	r3, [pc, #180]	@ (8012a08 <xTaskResumeAll+0x124>)
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	429a      	cmp	r2, r3
 8012958:	d903      	bls.n	8012962 <xTaskResumeAll+0x7e>
 801295a:	68fb      	ldr	r3, [r7, #12]
 801295c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801295e:	4a2a      	ldr	r2, [pc, #168]	@ (8012a08 <xTaskResumeAll+0x124>)
 8012960:	6013      	str	r3, [r2, #0]
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012966:	4613      	mov	r3, r2
 8012968:	009b      	lsls	r3, r3, #2
 801296a:	4413      	add	r3, r2
 801296c:	009b      	lsls	r3, r3, #2
 801296e:	4a27      	ldr	r2, [pc, #156]	@ (8012a0c <xTaskResumeAll+0x128>)
 8012970:	441a      	add	r2, r3
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	3304      	adds	r3, #4
 8012976:	4619      	mov	r1, r3
 8012978:	4610      	mov	r0, r2
 801297a:	f7fe f8c6 	bl	8010b0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012982:	4b23      	ldr	r3, [pc, #140]	@ (8012a10 <xTaskResumeAll+0x12c>)
 8012984:	681b      	ldr	r3, [r3, #0]
 8012986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012988:	429a      	cmp	r2, r3
 801298a:	d302      	bcc.n	8012992 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 801298c:	4b21      	ldr	r3, [pc, #132]	@ (8012a14 <xTaskResumeAll+0x130>)
 801298e:	2201      	movs	r2, #1
 8012990:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012992:	4b1c      	ldr	r3, [pc, #112]	@ (8012a04 <xTaskResumeAll+0x120>)
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	2b00      	cmp	r3, #0
 8012998:	d1cb      	bne.n	8012932 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801299a:	68fb      	ldr	r3, [r7, #12]
 801299c:	2b00      	cmp	r3, #0
 801299e:	d001      	beq.n	80129a4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80129a0:	f000 fb9c 	bl	80130dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80129a4:	4b1c      	ldr	r3, [pc, #112]	@ (8012a18 <xTaskResumeAll+0x134>)
 80129a6:	681b      	ldr	r3, [r3, #0]
 80129a8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	d010      	beq.n	80129d2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80129b0:	f000 f858 	bl	8012a64 <xTaskIncrementTick>
 80129b4:	4603      	mov	r3, r0
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d002      	beq.n	80129c0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80129ba:	4b16      	ldr	r3, [pc, #88]	@ (8012a14 <xTaskResumeAll+0x130>)
 80129bc:	2201      	movs	r2, #1
 80129be:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	3b01      	subs	r3, #1
 80129c4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	d1f1      	bne.n	80129b0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80129cc:	4b12      	ldr	r3, [pc, #72]	@ (8012a18 <xTaskResumeAll+0x134>)
 80129ce:	2200      	movs	r2, #0
 80129d0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80129d2:	4b10      	ldr	r3, [pc, #64]	@ (8012a14 <xTaskResumeAll+0x130>)
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d009      	beq.n	80129ee <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80129da:	2301      	movs	r3, #1
 80129dc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80129de:	4b0f      	ldr	r3, [pc, #60]	@ (8012a1c <xTaskResumeAll+0x138>)
 80129e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80129e4:	601a      	str	r2, [r3, #0]
 80129e6:	f3bf 8f4f 	dsb	sy
 80129ea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80129ee:	f7fe fa75 	bl	8010edc <vPortExitCritical>

	return xAlreadyYielded;
 80129f2:	68bb      	ldr	r3, [r7, #8]
}
 80129f4:	4618      	mov	r0, r3
 80129f6:	3710      	adds	r7, #16
 80129f8:	46bd      	mov	sp, r7
 80129fa:	bd80      	pop	{r7, pc}
 80129fc:	24019b28 	.word	0x24019b28
 8012a00:	24019b00 	.word	0x24019b00
 8012a04:	24019ac0 	.word	0x24019ac0
 8012a08:	24019b08 	.word	0x24019b08
 8012a0c:	24019630 	.word	0x24019630
 8012a10:	2401962c 	.word	0x2401962c
 8012a14:	24019b14 	.word	0x24019b14
 8012a18:	24019b10 	.word	0x24019b10
 8012a1c:	e000ed04 	.word	0xe000ed04

08012a20 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012a20:	b480      	push	{r7}
 8012a22:	b083      	sub	sp, #12
 8012a24:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012a26:	4b05      	ldr	r3, [pc, #20]	@ (8012a3c <xTaskGetTickCount+0x1c>)
 8012a28:	681b      	ldr	r3, [r3, #0]
 8012a2a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012a2c:	687b      	ldr	r3, [r7, #4]
}
 8012a2e:	4618      	mov	r0, r3
 8012a30:	370c      	adds	r7, #12
 8012a32:	46bd      	mov	sp, r7
 8012a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a38:	4770      	bx	lr
 8012a3a:	bf00      	nop
 8012a3c:	24019b04 	.word	0x24019b04

08012a40 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8012a40:	b580      	push	{r7, lr}
 8012a42:	b082      	sub	sp, #8
 8012a44:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012a46:	f7fe faf7 	bl	8011038 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8012a4a:	2300      	movs	r3, #0
 8012a4c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8012a4e:	4b04      	ldr	r3, [pc, #16]	@ (8012a60 <xTaskGetTickCountFromISR+0x20>)
 8012a50:	681b      	ldr	r3, [r3, #0]
 8012a52:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012a54:	683b      	ldr	r3, [r7, #0]
}
 8012a56:	4618      	mov	r0, r3
 8012a58:	3708      	adds	r7, #8
 8012a5a:	46bd      	mov	sp, r7
 8012a5c:	bd80      	pop	{r7, pc}
 8012a5e:	bf00      	nop
 8012a60:	24019b04 	.word	0x24019b04

08012a64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012a64:	b580      	push	{r7, lr}
 8012a66:	b086      	sub	sp, #24
 8012a68:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012a6a:	2300      	movs	r3, #0
 8012a6c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012a6e:	4b4f      	ldr	r3, [pc, #316]	@ (8012bac <xTaskIncrementTick+0x148>)
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	f040 8090 	bne.w	8012b98 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012a78:	4b4d      	ldr	r3, [pc, #308]	@ (8012bb0 <xTaskIncrementTick+0x14c>)
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	3301      	adds	r3, #1
 8012a7e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012a80:	4a4b      	ldr	r2, [pc, #300]	@ (8012bb0 <xTaskIncrementTick+0x14c>)
 8012a82:	693b      	ldr	r3, [r7, #16]
 8012a84:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012a86:	693b      	ldr	r3, [r7, #16]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d121      	bne.n	8012ad0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8012a8c:	4b49      	ldr	r3, [pc, #292]	@ (8012bb4 <xTaskIncrementTick+0x150>)
 8012a8e:	681b      	ldr	r3, [r3, #0]
 8012a90:	681b      	ldr	r3, [r3, #0]
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d00b      	beq.n	8012aae <xTaskIncrementTick+0x4a>
	__asm volatile
 8012a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a9a:	f383 8811 	msr	BASEPRI, r3
 8012a9e:	f3bf 8f6f 	isb	sy
 8012aa2:	f3bf 8f4f 	dsb	sy
 8012aa6:	603b      	str	r3, [r7, #0]
}
 8012aa8:	bf00      	nop
 8012aaa:	bf00      	nop
 8012aac:	e7fd      	b.n	8012aaa <xTaskIncrementTick+0x46>
 8012aae:	4b41      	ldr	r3, [pc, #260]	@ (8012bb4 <xTaskIncrementTick+0x150>)
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	60fb      	str	r3, [r7, #12]
 8012ab4:	4b40      	ldr	r3, [pc, #256]	@ (8012bb8 <xTaskIncrementTick+0x154>)
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	4a3e      	ldr	r2, [pc, #248]	@ (8012bb4 <xTaskIncrementTick+0x150>)
 8012aba:	6013      	str	r3, [r2, #0]
 8012abc:	4a3e      	ldr	r2, [pc, #248]	@ (8012bb8 <xTaskIncrementTick+0x154>)
 8012abe:	68fb      	ldr	r3, [r7, #12]
 8012ac0:	6013      	str	r3, [r2, #0]
 8012ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8012bbc <xTaskIncrementTick+0x158>)
 8012ac4:	681b      	ldr	r3, [r3, #0]
 8012ac6:	3301      	adds	r3, #1
 8012ac8:	4a3c      	ldr	r2, [pc, #240]	@ (8012bbc <xTaskIncrementTick+0x158>)
 8012aca:	6013      	str	r3, [r2, #0]
 8012acc:	f000 fb06 	bl	80130dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012ad0:	4b3b      	ldr	r3, [pc, #236]	@ (8012bc0 <xTaskIncrementTick+0x15c>)
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	693a      	ldr	r2, [r7, #16]
 8012ad6:	429a      	cmp	r2, r3
 8012ad8:	d349      	bcc.n	8012b6e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012ada:	4b36      	ldr	r3, [pc, #216]	@ (8012bb4 <xTaskIncrementTick+0x150>)
 8012adc:	681b      	ldr	r3, [r3, #0]
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d104      	bne.n	8012aee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012ae4:	4b36      	ldr	r3, [pc, #216]	@ (8012bc0 <xTaskIncrementTick+0x15c>)
 8012ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8012aea:	601a      	str	r2, [r3, #0]
					break;
 8012aec:	e03f      	b.n	8012b6e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012aee:	4b31      	ldr	r3, [pc, #196]	@ (8012bb4 <xTaskIncrementTick+0x150>)
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	68db      	ldr	r3, [r3, #12]
 8012af4:	68db      	ldr	r3, [r3, #12]
 8012af6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012af8:	68bb      	ldr	r3, [r7, #8]
 8012afa:	685b      	ldr	r3, [r3, #4]
 8012afc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012afe:	693a      	ldr	r2, [r7, #16]
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	429a      	cmp	r2, r3
 8012b04:	d203      	bcs.n	8012b0e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012b06:	4a2e      	ldr	r2, [pc, #184]	@ (8012bc0 <xTaskIncrementTick+0x15c>)
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012b0c:	e02f      	b.n	8012b6e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012b0e:	68bb      	ldr	r3, [r7, #8]
 8012b10:	3304      	adds	r3, #4
 8012b12:	4618      	mov	r0, r3
 8012b14:	f7fe f856 	bl	8010bc4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012b18:	68bb      	ldr	r3, [r7, #8]
 8012b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d004      	beq.n	8012b2a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012b20:	68bb      	ldr	r3, [r7, #8]
 8012b22:	3318      	adds	r3, #24
 8012b24:	4618      	mov	r0, r3
 8012b26:	f7fe f84d 	bl	8010bc4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012b2a:	68bb      	ldr	r3, [r7, #8]
 8012b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b2e:	4b25      	ldr	r3, [pc, #148]	@ (8012bc4 <xTaskIncrementTick+0x160>)
 8012b30:	681b      	ldr	r3, [r3, #0]
 8012b32:	429a      	cmp	r2, r3
 8012b34:	d903      	bls.n	8012b3e <xTaskIncrementTick+0xda>
 8012b36:	68bb      	ldr	r3, [r7, #8]
 8012b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b3a:	4a22      	ldr	r2, [pc, #136]	@ (8012bc4 <xTaskIncrementTick+0x160>)
 8012b3c:	6013      	str	r3, [r2, #0]
 8012b3e:	68bb      	ldr	r3, [r7, #8]
 8012b40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b42:	4613      	mov	r3, r2
 8012b44:	009b      	lsls	r3, r3, #2
 8012b46:	4413      	add	r3, r2
 8012b48:	009b      	lsls	r3, r3, #2
 8012b4a:	4a1f      	ldr	r2, [pc, #124]	@ (8012bc8 <xTaskIncrementTick+0x164>)
 8012b4c:	441a      	add	r2, r3
 8012b4e:	68bb      	ldr	r3, [r7, #8]
 8012b50:	3304      	adds	r3, #4
 8012b52:	4619      	mov	r1, r3
 8012b54:	4610      	mov	r0, r2
 8012b56:	f7fd ffd8 	bl	8010b0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012b5a:	68bb      	ldr	r3, [r7, #8]
 8012b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b5e:	4b1b      	ldr	r3, [pc, #108]	@ (8012bcc <xTaskIncrementTick+0x168>)
 8012b60:	681b      	ldr	r3, [r3, #0]
 8012b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b64:	429a      	cmp	r2, r3
 8012b66:	d3b8      	bcc.n	8012ada <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8012b68:	2301      	movs	r3, #1
 8012b6a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012b6c:	e7b5      	b.n	8012ada <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012b6e:	4b17      	ldr	r3, [pc, #92]	@ (8012bcc <xTaskIncrementTick+0x168>)
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012b74:	4914      	ldr	r1, [pc, #80]	@ (8012bc8 <xTaskIncrementTick+0x164>)
 8012b76:	4613      	mov	r3, r2
 8012b78:	009b      	lsls	r3, r3, #2
 8012b7a:	4413      	add	r3, r2
 8012b7c:	009b      	lsls	r3, r3, #2
 8012b7e:	440b      	add	r3, r1
 8012b80:	681b      	ldr	r3, [r3, #0]
 8012b82:	2b01      	cmp	r3, #1
 8012b84:	d901      	bls.n	8012b8a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8012b86:	2301      	movs	r3, #1
 8012b88:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012b8a:	4b11      	ldr	r3, [pc, #68]	@ (8012bd0 <xTaskIncrementTick+0x16c>)
 8012b8c:	681b      	ldr	r3, [r3, #0]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d007      	beq.n	8012ba2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8012b92:	2301      	movs	r3, #1
 8012b94:	617b      	str	r3, [r7, #20]
 8012b96:	e004      	b.n	8012ba2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012b98:	4b0e      	ldr	r3, [pc, #56]	@ (8012bd4 <xTaskIncrementTick+0x170>)
 8012b9a:	681b      	ldr	r3, [r3, #0]
 8012b9c:	3301      	adds	r3, #1
 8012b9e:	4a0d      	ldr	r2, [pc, #52]	@ (8012bd4 <xTaskIncrementTick+0x170>)
 8012ba0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012ba2:	697b      	ldr	r3, [r7, #20]
}
 8012ba4:	4618      	mov	r0, r3
 8012ba6:	3718      	adds	r7, #24
 8012ba8:	46bd      	mov	sp, r7
 8012baa:	bd80      	pop	{r7, pc}
 8012bac:	24019b28 	.word	0x24019b28
 8012bb0:	24019b04 	.word	0x24019b04
 8012bb4:	24019ab8 	.word	0x24019ab8
 8012bb8:	24019abc 	.word	0x24019abc
 8012bbc:	24019b18 	.word	0x24019b18
 8012bc0:	24019b20 	.word	0x24019b20
 8012bc4:	24019b08 	.word	0x24019b08
 8012bc8:	24019630 	.word	0x24019630
 8012bcc:	2401962c 	.word	0x2401962c
 8012bd0:	24019b14 	.word	0x24019b14
 8012bd4:	24019b10 	.word	0x24019b10

08012bd8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012bd8:	b580      	push	{r7, lr}
 8012bda:	b086      	sub	sp, #24
 8012bdc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012bde:	4b3d      	ldr	r3, [pc, #244]	@ (8012cd4 <vTaskSwitchContext+0xfc>)
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d003      	beq.n	8012bee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012be6:	4b3c      	ldr	r3, [pc, #240]	@ (8012cd8 <vTaskSwitchContext+0x100>)
 8012be8:	2201      	movs	r2, #1
 8012bea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012bec:	e06e      	b.n	8012ccc <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8012bee:	4b3a      	ldr	r3, [pc, #232]	@ (8012cd8 <vTaskSwitchContext+0x100>)
 8012bf0:	2200      	movs	r2, #0
 8012bf2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8012bf4:	4b39      	ldr	r3, [pc, #228]	@ (8012cdc <vTaskSwitchContext+0x104>)
 8012bf6:	681b      	ldr	r3, [r3, #0]
 8012bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012bfa:	613b      	str	r3, [r7, #16]
 8012bfc:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8012c00:	60fb      	str	r3, [r7, #12]
 8012c02:	693b      	ldr	r3, [r7, #16]
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	68fa      	ldr	r2, [r7, #12]
 8012c08:	429a      	cmp	r2, r3
 8012c0a:	d111      	bne.n	8012c30 <vTaskSwitchContext+0x58>
 8012c0c:	693b      	ldr	r3, [r7, #16]
 8012c0e:	3304      	adds	r3, #4
 8012c10:	681b      	ldr	r3, [r3, #0]
 8012c12:	68fa      	ldr	r2, [r7, #12]
 8012c14:	429a      	cmp	r2, r3
 8012c16:	d10b      	bne.n	8012c30 <vTaskSwitchContext+0x58>
 8012c18:	693b      	ldr	r3, [r7, #16]
 8012c1a:	3308      	adds	r3, #8
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	68fa      	ldr	r2, [r7, #12]
 8012c20:	429a      	cmp	r2, r3
 8012c22:	d105      	bne.n	8012c30 <vTaskSwitchContext+0x58>
 8012c24:	693b      	ldr	r3, [r7, #16]
 8012c26:	330c      	adds	r3, #12
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	68fa      	ldr	r2, [r7, #12]
 8012c2c:	429a      	cmp	r2, r3
 8012c2e:	d008      	beq.n	8012c42 <vTaskSwitchContext+0x6a>
 8012c30:	4b2a      	ldr	r3, [pc, #168]	@ (8012cdc <vTaskSwitchContext+0x104>)
 8012c32:	681a      	ldr	r2, [r3, #0]
 8012c34:	4b29      	ldr	r3, [pc, #164]	@ (8012cdc <vTaskSwitchContext+0x104>)
 8012c36:	681b      	ldr	r3, [r3, #0]
 8012c38:	3334      	adds	r3, #52	@ 0x34
 8012c3a:	4619      	mov	r1, r3
 8012c3c:	4610      	mov	r0, r2
 8012c3e:	f7f0 fcdf 	bl	8003600 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012c42:	4b27      	ldr	r3, [pc, #156]	@ (8012ce0 <vTaskSwitchContext+0x108>)
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	617b      	str	r3, [r7, #20]
 8012c48:	e011      	b.n	8012c6e <vTaskSwitchContext+0x96>
 8012c4a:	697b      	ldr	r3, [r7, #20]
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d10b      	bne.n	8012c68 <vTaskSwitchContext+0x90>
	__asm volatile
 8012c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c54:	f383 8811 	msr	BASEPRI, r3
 8012c58:	f3bf 8f6f 	isb	sy
 8012c5c:	f3bf 8f4f 	dsb	sy
 8012c60:	607b      	str	r3, [r7, #4]
}
 8012c62:	bf00      	nop
 8012c64:	bf00      	nop
 8012c66:	e7fd      	b.n	8012c64 <vTaskSwitchContext+0x8c>
 8012c68:	697b      	ldr	r3, [r7, #20]
 8012c6a:	3b01      	subs	r3, #1
 8012c6c:	617b      	str	r3, [r7, #20]
 8012c6e:	491d      	ldr	r1, [pc, #116]	@ (8012ce4 <vTaskSwitchContext+0x10c>)
 8012c70:	697a      	ldr	r2, [r7, #20]
 8012c72:	4613      	mov	r3, r2
 8012c74:	009b      	lsls	r3, r3, #2
 8012c76:	4413      	add	r3, r2
 8012c78:	009b      	lsls	r3, r3, #2
 8012c7a:	440b      	add	r3, r1
 8012c7c:	681b      	ldr	r3, [r3, #0]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d0e3      	beq.n	8012c4a <vTaskSwitchContext+0x72>
 8012c82:	697a      	ldr	r2, [r7, #20]
 8012c84:	4613      	mov	r3, r2
 8012c86:	009b      	lsls	r3, r3, #2
 8012c88:	4413      	add	r3, r2
 8012c8a:	009b      	lsls	r3, r3, #2
 8012c8c:	4a15      	ldr	r2, [pc, #84]	@ (8012ce4 <vTaskSwitchContext+0x10c>)
 8012c8e:	4413      	add	r3, r2
 8012c90:	60bb      	str	r3, [r7, #8]
 8012c92:	68bb      	ldr	r3, [r7, #8]
 8012c94:	685b      	ldr	r3, [r3, #4]
 8012c96:	685a      	ldr	r2, [r3, #4]
 8012c98:	68bb      	ldr	r3, [r7, #8]
 8012c9a:	605a      	str	r2, [r3, #4]
 8012c9c:	68bb      	ldr	r3, [r7, #8]
 8012c9e:	685a      	ldr	r2, [r3, #4]
 8012ca0:	68bb      	ldr	r3, [r7, #8]
 8012ca2:	3308      	adds	r3, #8
 8012ca4:	429a      	cmp	r2, r3
 8012ca6:	d104      	bne.n	8012cb2 <vTaskSwitchContext+0xda>
 8012ca8:	68bb      	ldr	r3, [r7, #8]
 8012caa:	685b      	ldr	r3, [r3, #4]
 8012cac:	685a      	ldr	r2, [r3, #4]
 8012cae:	68bb      	ldr	r3, [r7, #8]
 8012cb0:	605a      	str	r2, [r3, #4]
 8012cb2:	68bb      	ldr	r3, [r7, #8]
 8012cb4:	685b      	ldr	r3, [r3, #4]
 8012cb6:	68db      	ldr	r3, [r3, #12]
 8012cb8:	4a08      	ldr	r2, [pc, #32]	@ (8012cdc <vTaskSwitchContext+0x104>)
 8012cba:	6013      	str	r3, [r2, #0]
 8012cbc:	4a08      	ldr	r2, [pc, #32]	@ (8012ce0 <vTaskSwitchContext+0x108>)
 8012cbe:	697b      	ldr	r3, [r7, #20]
 8012cc0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012cc2:	4b06      	ldr	r3, [pc, #24]	@ (8012cdc <vTaskSwitchContext+0x104>)
 8012cc4:	681b      	ldr	r3, [r3, #0]
 8012cc6:	3354      	adds	r3, #84	@ 0x54
 8012cc8:	4a07      	ldr	r2, [pc, #28]	@ (8012ce8 <vTaskSwitchContext+0x110>)
 8012cca:	6013      	str	r3, [r2, #0]
}
 8012ccc:	bf00      	nop
 8012cce:	3718      	adds	r7, #24
 8012cd0:	46bd      	mov	sp, r7
 8012cd2:	bd80      	pop	{r7, pc}
 8012cd4:	24019b28 	.word	0x24019b28
 8012cd8:	24019b14 	.word	0x24019b14
 8012cdc:	2401962c 	.word	0x2401962c
 8012ce0:	24019b08 	.word	0x24019b08
 8012ce4:	24019630 	.word	0x24019630
 8012ce8:	24000220 	.word	0x24000220

08012cec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012cec:	b580      	push	{r7, lr}
 8012cee:	b084      	sub	sp, #16
 8012cf0:	af00      	add	r7, sp, #0
 8012cf2:	6078      	str	r0, [r7, #4]
 8012cf4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	2b00      	cmp	r3, #0
 8012cfa:	d10b      	bne.n	8012d14 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8012cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d00:	f383 8811 	msr	BASEPRI, r3
 8012d04:	f3bf 8f6f 	isb	sy
 8012d08:	f3bf 8f4f 	dsb	sy
 8012d0c:	60fb      	str	r3, [r7, #12]
}
 8012d0e:	bf00      	nop
 8012d10:	bf00      	nop
 8012d12:	e7fd      	b.n	8012d10 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012d14:	4b07      	ldr	r3, [pc, #28]	@ (8012d34 <vTaskPlaceOnEventList+0x48>)
 8012d16:	681b      	ldr	r3, [r3, #0]
 8012d18:	3318      	adds	r3, #24
 8012d1a:	4619      	mov	r1, r3
 8012d1c:	6878      	ldr	r0, [r7, #4]
 8012d1e:	f7fd ff18 	bl	8010b52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012d22:	2101      	movs	r1, #1
 8012d24:	6838      	ldr	r0, [r7, #0]
 8012d26:	f000 fc79 	bl	801361c <prvAddCurrentTaskToDelayedList>
}
 8012d2a:	bf00      	nop
 8012d2c:	3710      	adds	r7, #16
 8012d2e:	46bd      	mov	sp, r7
 8012d30:	bd80      	pop	{r7, pc}
 8012d32:	bf00      	nop
 8012d34:	2401962c 	.word	0x2401962c

08012d38 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012d38:	b580      	push	{r7, lr}
 8012d3a:	b086      	sub	sp, #24
 8012d3c:	af00      	add	r7, sp, #0
 8012d3e:	60f8      	str	r0, [r7, #12]
 8012d40:	60b9      	str	r1, [r7, #8]
 8012d42:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012d44:	68fb      	ldr	r3, [r7, #12]
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d10b      	bne.n	8012d62 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8012d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d4e:	f383 8811 	msr	BASEPRI, r3
 8012d52:	f3bf 8f6f 	isb	sy
 8012d56:	f3bf 8f4f 	dsb	sy
 8012d5a:	617b      	str	r3, [r7, #20]
}
 8012d5c:	bf00      	nop
 8012d5e:	bf00      	nop
 8012d60:	e7fd      	b.n	8012d5e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012d62:	4b0a      	ldr	r3, [pc, #40]	@ (8012d8c <vTaskPlaceOnEventListRestricted+0x54>)
 8012d64:	681b      	ldr	r3, [r3, #0]
 8012d66:	3318      	adds	r3, #24
 8012d68:	4619      	mov	r1, r3
 8012d6a:	68f8      	ldr	r0, [r7, #12]
 8012d6c:	f7fd fecd 	bl	8010b0a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	d002      	beq.n	8012d7c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8012d76:	f04f 33ff 	mov.w	r3, #4294967295
 8012d7a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012d7c:	6879      	ldr	r1, [r7, #4]
 8012d7e:	68b8      	ldr	r0, [r7, #8]
 8012d80:	f000 fc4c 	bl	801361c <prvAddCurrentTaskToDelayedList>
	}
 8012d84:	bf00      	nop
 8012d86:	3718      	adds	r7, #24
 8012d88:	46bd      	mov	sp, r7
 8012d8a:	bd80      	pop	{r7, pc}
 8012d8c:	2401962c 	.word	0x2401962c

08012d90 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012d90:	b580      	push	{r7, lr}
 8012d92:	b086      	sub	sp, #24
 8012d94:	af00      	add	r7, sp, #0
 8012d96:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	68db      	ldr	r3, [r3, #12]
 8012d9c:	68db      	ldr	r3, [r3, #12]
 8012d9e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012da0:	693b      	ldr	r3, [r7, #16]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d10b      	bne.n	8012dbe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8012da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012daa:	f383 8811 	msr	BASEPRI, r3
 8012dae:	f3bf 8f6f 	isb	sy
 8012db2:	f3bf 8f4f 	dsb	sy
 8012db6:	60fb      	str	r3, [r7, #12]
}
 8012db8:	bf00      	nop
 8012dba:	bf00      	nop
 8012dbc:	e7fd      	b.n	8012dba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012dbe:	693b      	ldr	r3, [r7, #16]
 8012dc0:	3318      	adds	r3, #24
 8012dc2:	4618      	mov	r0, r3
 8012dc4:	f7fd fefe 	bl	8010bc4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8012e40 <xTaskRemoveFromEventList+0xb0>)
 8012dca:	681b      	ldr	r3, [r3, #0]
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d11d      	bne.n	8012e0c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012dd0:	693b      	ldr	r3, [r7, #16]
 8012dd2:	3304      	adds	r3, #4
 8012dd4:	4618      	mov	r0, r3
 8012dd6:	f7fd fef5 	bl	8010bc4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012dda:	693b      	ldr	r3, [r7, #16]
 8012ddc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012dde:	4b19      	ldr	r3, [pc, #100]	@ (8012e44 <xTaskRemoveFromEventList+0xb4>)
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	429a      	cmp	r2, r3
 8012de4:	d903      	bls.n	8012dee <xTaskRemoveFromEventList+0x5e>
 8012de6:	693b      	ldr	r3, [r7, #16]
 8012de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012dea:	4a16      	ldr	r2, [pc, #88]	@ (8012e44 <xTaskRemoveFromEventList+0xb4>)
 8012dec:	6013      	str	r3, [r2, #0]
 8012dee:	693b      	ldr	r3, [r7, #16]
 8012df0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012df2:	4613      	mov	r3, r2
 8012df4:	009b      	lsls	r3, r3, #2
 8012df6:	4413      	add	r3, r2
 8012df8:	009b      	lsls	r3, r3, #2
 8012dfa:	4a13      	ldr	r2, [pc, #76]	@ (8012e48 <xTaskRemoveFromEventList+0xb8>)
 8012dfc:	441a      	add	r2, r3
 8012dfe:	693b      	ldr	r3, [r7, #16]
 8012e00:	3304      	adds	r3, #4
 8012e02:	4619      	mov	r1, r3
 8012e04:	4610      	mov	r0, r2
 8012e06:	f7fd fe80 	bl	8010b0a <vListInsertEnd>
 8012e0a:	e005      	b.n	8012e18 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012e0c:	693b      	ldr	r3, [r7, #16]
 8012e0e:	3318      	adds	r3, #24
 8012e10:	4619      	mov	r1, r3
 8012e12:	480e      	ldr	r0, [pc, #56]	@ (8012e4c <xTaskRemoveFromEventList+0xbc>)
 8012e14:	f7fd fe79 	bl	8010b0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012e18:	693b      	ldr	r3, [r7, #16]
 8012e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8012e50 <xTaskRemoveFromEventList+0xc0>)
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e22:	429a      	cmp	r2, r3
 8012e24:	d905      	bls.n	8012e32 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012e26:	2301      	movs	r3, #1
 8012e28:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012e2a:	4b0a      	ldr	r3, [pc, #40]	@ (8012e54 <xTaskRemoveFromEventList+0xc4>)
 8012e2c:	2201      	movs	r2, #1
 8012e2e:	601a      	str	r2, [r3, #0]
 8012e30:	e001      	b.n	8012e36 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8012e32:	2300      	movs	r3, #0
 8012e34:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012e36:	697b      	ldr	r3, [r7, #20]
}
 8012e38:	4618      	mov	r0, r3
 8012e3a:	3718      	adds	r7, #24
 8012e3c:	46bd      	mov	sp, r7
 8012e3e:	bd80      	pop	{r7, pc}
 8012e40:	24019b28 	.word	0x24019b28
 8012e44:	24019b08 	.word	0x24019b08
 8012e48:	24019630 	.word	0x24019630
 8012e4c:	24019ac0 	.word	0x24019ac0
 8012e50:	2401962c 	.word	0x2401962c
 8012e54:	24019b14 	.word	0x24019b14

08012e58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012e58:	b480      	push	{r7}
 8012e5a:	b083      	sub	sp, #12
 8012e5c:	af00      	add	r7, sp, #0
 8012e5e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012e60:	4b06      	ldr	r3, [pc, #24]	@ (8012e7c <vTaskInternalSetTimeOutState+0x24>)
 8012e62:	681a      	ldr	r2, [r3, #0]
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012e68:	4b05      	ldr	r3, [pc, #20]	@ (8012e80 <vTaskInternalSetTimeOutState+0x28>)
 8012e6a:	681a      	ldr	r2, [r3, #0]
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	605a      	str	r2, [r3, #4]
}
 8012e70:	bf00      	nop
 8012e72:	370c      	adds	r7, #12
 8012e74:	46bd      	mov	sp, r7
 8012e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e7a:	4770      	bx	lr
 8012e7c:	24019b18 	.word	0x24019b18
 8012e80:	24019b04 	.word	0x24019b04

08012e84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012e84:	b580      	push	{r7, lr}
 8012e86:	b088      	sub	sp, #32
 8012e88:	af00      	add	r7, sp, #0
 8012e8a:	6078      	str	r0, [r7, #4]
 8012e8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d10b      	bne.n	8012eac <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8012e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e98:	f383 8811 	msr	BASEPRI, r3
 8012e9c:	f3bf 8f6f 	isb	sy
 8012ea0:	f3bf 8f4f 	dsb	sy
 8012ea4:	613b      	str	r3, [r7, #16]
}
 8012ea6:	bf00      	nop
 8012ea8:	bf00      	nop
 8012eaa:	e7fd      	b.n	8012ea8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012eac:	683b      	ldr	r3, [r7, #0]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d10b      	bne.n	8012eca <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8012eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012eb6:	f383 8811 	msr	BASEPRI, r3
 8012eba:	f3bf 8f6f 	isb	sy
 8012ebe:	f3bf 8f4f 	dsb	sy
 8012ec2:	60fb      	str	r3, [r7, #12]
}
 8012ec4:	bf00      	nop
 8012ec6:	bf00      	nop
 8012ec8:	e7fd      	b.n	8012ec6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012eca:	f7fd ffd5 	bl	8010e78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012ece:	4b1d      	ldr	r3, [pc, #116]	@ (8012f44 <xTaskCheckForTimeOut+0xc0>)
 8012ed0:	681b      	ldr	r3, [r3, #0]
 8012ed2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	685b      	ldr	r3, [r3, #4]
 8012ed8:	69ba      	ldr	r2, [r7, #24]
 8012eda:	1ad3      	subs	r3, r2, r3
 8012edc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012ede:	683b      	ldr	r3, [r7, #0]
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ee6:	d102      	bne.n	8012eee <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012ee8:	2300      	movs	r3, #0
 8012eea:	61fb      	str	r3, [r7, #28]
 8012eec:	e023      	b.n	8012f36 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	681a      	ldr	r2, [r3, #0]
 8012ef2:	4b15      	ldr	r3, [pc, #84]	@ (8012f48 <xTaskCheckForTimeOut+0xc4>)
 8012ef4:	681b      	ldr	r3, [r3, #0]
 8012ef6:	429a      	cmp	r2, r3
 8012ef8:	d007      	beq.n	8012f0a <xTaskCheckForTimeOut+0x86>
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	685b      	ldr	r3, [r3, #4]
 8012efe:	69ba      	ldr	r2, [r7, #24]
 8012f00:	429a      	cmp	r2, r3
 8012f02:	d302      	bcc.n	8012f0a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012f04:	2301      	movs	r3, #1
 8012f06:	61fb      	str	r3, [r7, #28]
 8012f08:	e015      	b.n	8012f36 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012f0a:	683b      	ldr	r3, [r7, #0]
 8012f0c:	681b      	ldr	r3, [r3, #0]
 8012f0e:	697a      	ldr	r2, [r7, #20]
 8012f10:	429a      	cmp	r2, r3
 8012f12:	d20b      	bcs.n	8012f2c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012f14:	683b      	ldr	r3, [r7, #0]
 8012f16:	681a      	ldr	r2, [r3, #0]
 8012f18:	697b      	ldr	r3, [r7, #20]
 8012f1a:	1ad2      	subs	r2, r2, r3
 8012f1c:	683b      	ldr	r3, [r7, #0]
 8012f1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012f20:	6878      	ldr	r0, [r7, #4]
 8012f22:	f7ff ff99 	bl	8012e58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012f26:	2300      	movs	r3, #0
 8012f28:	61fb      	str	r3, [r7, #28]
 8012f2a:	e004      	b.n	8012f36 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8012f2c:	683b      	ldr	r3, [r7, #0]
 8012f2e:	2200      	movs	r2, #0
 8012f30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012f32:	2301      	movs	r3, #1
 8012f34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012f36:	f7fd ffd1 	bl	8010edc <vPortExitCritical>

	return xReturn;
 8012f3a:	69fb      	ldr	r3, [r7, #28]
}
 8012f3c:	4618      	mov	r0, r3
 8012f3e:	3720      	adds	r7, #32
 8012f40:	46bd      	mov	sp, r7
 8012f42:	bd80      	pop	{r7, pc}
 8012f44:	24019b04 	.word	0x24019b04
 8012f48:	24019b18 	.word	0x24019b18

08012f4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012f4c:	b480      	push	{r7}
 8012f4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012f50:	4b03      	ldr	r3, [pc, #12]	@ (8012f60 <vTaskMissedYield+0x14>)
 8012f52:	2201      	movs	r2, #1
 8012f54:	601a      	str	r2, [r3, #0]
}
 8012f56:	bf00      	nop
 8012f58:	46bd      	mov	sp, r7
 8012f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f5e:	4770      	bx	lr
 8012f60:	24019b14 	.word	0x24019b14

08012f64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012f64:	b580      	push	{r7, lr}
 8012f66:	b082      	sub	sp, #8
 8012f68:	af00      	add	r7, sp, #0
 8012f6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012f6c:	f000 f852 	bl	8013014 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012f70:	4b06      	ldr	r3, [pc, #24]	@ (8012f8c <prvIdleTask+0x28>)
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	2b01      	cmp	r3, #1
 8012f76:	d9f9      	bls.n	8012f6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8012f78:	4b05      	ldr	r3, [pc, #20]	@ (8012f90 <prvIdleTask+0x2c>)
 8012f7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f7e:	601a      	str	r2, [r3, #0]
 8012f80:	f3bf 8f4f 	dsb	sy
 8012f84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012f88:	e7f0      	b.n	8012f6c <prvIdleTask+0x8>
 8012f8a:	bf00      	nop
 8012f8c:	24019630 	.word	0x24019630
 8012f90:	e000ed04 	.word	0xe000ed04

08012f94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012f94:	b580      	push	{r7, lr}
 8012f96:	b082      	sub	sp, #8
 8012f98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012f9a:	2300      	movs	r3, #0
 8012f9c:	607b      	str	r3, [r7, #4]
 8012f9e:	e00c      	b.n	8012fba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012fa0:	687a      	ldr	r2, [r7, #4]
 8012fa2:	4613      	mov	r3, r2
 8012fa4:	009b      	lsls	r3, r3, #2
 8012fa6:	4413      	add	r3, r2
 8012fa8:	009b      	lsls	r3, r3, #2
 8012faa:	4a12      	ldr	r2, [pc, #72]	@ (8012ff4 <prvInitialiseTaskLists+0x60>)
 8012fac:	4413      	add	r3, r2
 8012fae:	4618      	mov	r0, r3
 8012fb0:	f7fd fd7e 	bl	8010ab0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	3301      	adds	r3, #1
 8012fb8:	607b      	str	r3, [r7, #4]
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	2b37      	cmp	r3, #55	@ 0x37
 8012fbe:	d9ef      	bls.n	8012fa0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012fc0:	480d      	ldr	r0, [pc, #52]	@ (8012ff8 <prvInitialiseTaskLists+0x64>)
 8012fc2:	f7fd fd75 	bl	8010ab0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012fc6:	480d      	ldr	r0, [pc, #52]	@ (8012ffc <prvInitialiseTaskLists+0x68>)
 8012fc8:	f7fd fd72 	bl	8010ab0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012fcc:	480c      	ldr	r0, [pc, #48]	@ (8013000 <prvInitialiseTaskLists+0x6c>)
 8012fce:	f7fd fd6f 	bl	8010ab0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012fd2:	480c      	ldr	r0, [pc, #48]	@ (8013004 <prvInitialiseTaskLists+0x70>)
 8012fd4:	f7fd fd6c 	bl	8010ab0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012fd8:	480b      	ldr	r0, [pc, #44]	@ (8013008 <prvInitialiseTaskLists+0x74>)
 8012fda:	f7fd fd69 	bl	8010ab0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012fde:	4b0b      	ldr	r3, [pc, #44]	@ (801300c <prvInitialiseTaskLists+0x78>)
 8012fe0:	4a05      	ldr	r2, [pc, #20]	@ (8012ff8 <prvInitialiseTaskLists+0x64>)
 8012fe2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8013010 <prvInitialiseTaskLists+0x7c>)
 8012fe6:	4a05      	ldr	r2, [pc, #20]	@ (8012ffc <prvInitialiseTaskLists+0x68>)
 8012fe8:	601a      	str	r2, [r3, #0]
}
 8012fea:	bf00      	nop
 8012fec:	3708      	adds	r7, #8
 8012fee:	46bd      	mov	sp, r7
 8012ff0:	bd80      	pop	{r7, pc}
 8012ff2:	bf00      	nop
 8012ff4:	24019630 	.word	0x24019630
 8012ff8:	24019a90 	.word	0x24019a90
 8012ffc:	24019aa4 	.word	0x24019aa4
 8013000:	24019ac0 	.word	0x24019ac0
 8013004:	24019ad4 	.word	0x24019ad4
 8013008:	24019aec 	.word	0x24019aec
 801300c:	24019ab8 	.word	0x24019ab8
 8013010:	24019abc 	.word	0x24019abc

08013014 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013014:	b580      	push	{r7, lr}
 8013016:	b082      	sub	sp, #8
 8013018:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801301a:	e019      	b.n	8013050 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801301c:	f7fd ff2c 	bl	8010e78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013020:	4b10      	ldr	r3, [pc, #64]	@ (8013064 <prvCheckTasksWaitingTermination+0x50>)
 8013022:	68db      	ldr	r3, [r3, #12]
 8013024:	68db      	ldr	r3, [r3, #12]
 8013026:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	3304      	adds	r3, #4
 801302c:	4618      	mov	r0, r3
 801302e:	f7fd fdc9 	bl	8010bc4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013032:	4b0d      	ldr	r3, [pc, #52]	@ (8013068 <prvCheckTasksWaitingTermination+0x54>)
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	3b01      	subs	r3, #1
 8013038:	4a0b      	ldr	r2, [pc, #44]	@ (8013068 <prvCheckTasksWaitingTermination+0x54>)
 801303a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801303c:	4b0b      	ldr	r3, [pc, #44]	@ (801306c <prvCheckTasksWaitingTermination+0x58>)
 801303e:	681b      	ldr	r3, [r3, #0]
 8013040:	3b01      	subs	r3, #1
 8013042:	4a0a      	ldr	r2, [pc, #40]	@ (801306c <prvCheckTasksWaitingTermination+0x58>)
 8013044:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8013046:	f7fd ff49 	bl	8010edc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801304a:	6878      	ldr	r0, [r7, #4]
 801304c:	f000 f810 	bl	8013070 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013050:	4b06      	ldr	r3, [pc, #24]	@ (801306c <prvCheckTasksWaitingTermination+0x58>)
 8013052:	681b      	ldr	r3, [r3, #0]
 8013054:	2b00      	cmp	r3, #0
 8013056:	d1e1      	bne.n	801301c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8013058:	bf00      	nop
 801305a:	bf00      	nop
 801305c:	3708      	adds	r7, #8
 801305e:	46bd      	mov	sp, r7
 8013060:	bd80      	pop	{r7, pc}
 8013062:	bf00      	nop
 8013064:	24019ad4 	.word	0x24019ad4
 8013068:	24019b00 	.word	0x24019b00
 801306c:	24019ae8 	.word	0x24019ae8

08013070 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013070:	b580      	push	{r7, lr}
 8013072:	b084      	sub	sp, #16
 8013074:	af00      	add	r7, sp, #0
 8013076:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	3354      	adds	r3, #84	@ 0x54
 801307c:	4618      	mov	r0, r3
 801307e:	f00a fa23 	bl	801d4c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8013088:	2b00      	cmp	r3, #0
 801308a:	d108      	bne.n	801309e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013090:	4618      	mov	r0, r3
 8013092:	f7fd fbed 	bl	8010870 <vPortFree>
				vPortFree( pxTCB );
 8013096:	6878      	ldr	r0, [r7, #4]
 8013098:	f7fd fbea 	bl	8010870 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801309c:	e019      	b.n	80130d2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80130a4:	2b01      	cmp	r3, #1
 80130a6:	d103      	bne.n	80130b0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80130a8:	6878      	ldr	r0, [r7, #4]
 80130aa:	f7fd fbe1 	bl	8010870 <vPortFree>
	}
 80130ae:	e010      	b.n	80130d2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80130b6:	2b02      	cmp	r3, #2
 80130b8:	d00b      	beq.n	80130d2 <prvDeleteTCB+0x62>
	__asm volatile
 80130ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130be:	f383 8811 	msr	BASEPRI, r3
 80130c2:	f3bf 8f6f 	isb	sy
 80130c6:	f3bf 8f4f 	dsb	sy
 80130ca:	60fb      	str	r3, [r7, #12]
}
 80130cc:	bf00      	nop
 80130ce:	bf00      	nop
 80130d0:	e7fd      	b.n	80130ce <prvDeleteTCB+0x5e>
	}
 80130d2:	bf00      	nop
 80130d4:	3710      	adds	r7, #16
 80130d6:	46bd      	mov	sp, r7
 80130d8:	bd80      	pop	{r7, pc}
	...

080130dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80130dc:	b480      	push	{r7}
 80130de:	b083      	sub	sp, #12
 80130e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80130e2:	4b0c      	ldr	r3, [pc, #48]	@ (8013114 <prvResetNextTaskUnblockTime+0x38>)
 80130e4:	681b      	ldr	r3, [r3, #0]
 80130e6:	681b      	ldr	r3, [r3, #0]
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	d104      	bne.n	80130f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80130ec:	4b0a      	ldr	r3, [pc, #40]	@ (8013118 <prvResetNextTaskUnblockTime+0x3c>)
 80130ee:	f04f 32ff 	mov.w	r2, #4294967295
 80130f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80130f4:	e008      	b.n	8013108 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80130f6:	4b07      	ldr	r3, [pc, #28]	@ (8013114 <prvResetNextTaskUnblockTime+0x38>)
 80130f8:	681b      	ldr	r3, [r3, #0]
 80130fa:	68db      	ldr	r3, [r3, #12]
 80130fc:	68db      	ldr	r3, [r3, #12]
 80130fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	685b      	ldr	r3, [r3, #4]
 8013104:	4a04      	ldr	r2, [pc, #16]	@ (8013118 <prvResetNextTaskUnblockTime+0x3c>)
 8013106:	6013      	str	r3, [r2, #0]
}
 8013108:	bf00      	nop
 801310a:	370c      	adds	r7, #12
 801310c:	46bd      	mov	sp, r7
 801310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013112:	4770      	bx	lr
 8013114:	24019ab8 	.word	0x24019ab8
 8013118:	24019b20 	.word	0x24019b20

0801311c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 801311c:	b480      	push	{r7}
 801311e:	b083      	sub	sp, #12
 8013120:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8013122:	4b05      	ldr	r3, [pc, #20]	@ (8013138 <xTaskGetCurrentTaskHandle+0x1c>)
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	607b      	str	r3, [r7, #4]

		return xReturn;
 8013128:	687b      	ldr	r3, [r7, #4]
	}
 801312a:	4618      	mov	r0, r3
 801312c:	370c      	adds	r7, #12
 801312e:	46bd      	mov	sp, r7
 8013130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013134:	4770      	bx	lr
 8013136:	bf00      	nop
 8013138:	2401962c 	.word	0x2401962c

0801313c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801313c:	b480      	push	{r7}
 801313e:	b083      	sub	sp, #12
 8013140:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013142:	4b0b      	ldr	r3, [pc, #44]	@ (8013170 <xTaskGetSchedulerState+0x34>)
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	2b00      	cmp	r3, #0
 8013148:	d102      	bne.n	8013150 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801314a:	2301      	movs	r3, #1
 801314c:	607b      	str	r3, [r7, #4]
 801314e:	e008      	b.n	8013162 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013150:	4b08      	ldr	r3, [pc, #32]	@ (8013174 <xTaskGetSchedulerState+0x38>)
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	2b00      	cmp	r3, #0
 8013156:	d102      	bne.n	801315e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013158:	2302      	movs	r3, #2
 801315a:	607b      	str	r3, [r7, #4]
 801315c:	e001      	b.n	8013162 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801315e:	2300      	movs	r3, #0
 8013160:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8013162:	687b      	ldr	r3, [r7, #4]
	}
 8013164:	4618      	mov	r0, r3
 8013166:	370c      	adds	r7, #12
 8013168:	46bd      	mov	sp, r7
 801316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801316e:	4770      	bx	lr
 8013170:	24019b0c 	.word	0x24019b0c
 8013174:	24019b28 	.word	0x24019b28

08013178 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8013178:	b580      	push	{r7, lr}
 801317a:	b084      	sub	sp, #16
 801317c:	af00      	add	r7, sp, #0
 801317e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8013184:	2300      	movs	r3, #0
 8013186:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	2b00      	cmp	r3, #0
 801318c:	d051      	beq.n	8013232 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801318e:	68bb      	ldr	r3, [r7, #8]
 8013190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013192:	4b2a      	ldr	r3, [pc, #168]	@ (801323c <xTaskPriorityInherit+0xc4>)
 8013194:	681b      	ldr	r3, [r3, #0]
 8013196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013198:	429a      	cmp	r2, r3
 801319a:	d241      	bcs.n	8013220 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801319c:	68bb      	ldr	r3, [r7, #8]
 801319e:	699b      	ldr	r3, [r3, #24]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	db06      	blt.n	80131b2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80131a4:	4b25      	ldr	r3, [pc, #148]	@ (801323c <xTaskPriorityInherit+0xc4>)
 80131a6:	681b      	ldr	r3, [r3, #0]
 80131a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131aa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80131ae:	68bb      	ldr	r3, [r7, #8]
 80131b0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80131b2:	68bb      	ldr	r3, [r7, #8]
 80131b4:	6959      	ldr	r1, [r3, #20]
 80131b6:	68bb      	ldr	r3, [r7, #8]
 80131b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131ba:	4613      	mov	r3, r2
 80131bc:	009b      	lsls	r3, r3, #2
 80131be:	4413      	add	r3, r2
 80131c0:	009b      	lsls	r3, r3, #2
 80131c2:	4a1f      	ldr	r2, [pc, #124]	@ (8013240 <xTaskPriorityInherit+0xc8>)
 80131c4:	4413      	add	r3, r2
 80131c6:	4299      	cmp	r1, r3
 80131c8:	d122      	bne.n	8013210 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80131ca:	68bb      	ldr	r3, [r7, #8]
 80131cc:	3304      	adds	r3, #4
 80131ce:	4618      	mov	r0, r3
 80131d0:	f7fd fcf8 	bl	8010bc4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80131d4:	4b19      	ldr	r3, [pc, #100]	@ (801323c <xTaskPriorityInherit+0xc4>)
 80131d6:	681b      	ldr	r3, [r3, #0]
 80131d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131da:	68bb      	ldr	r3, [r7, #8]
 80131dc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80131de:	68bb      	ldr	r3, [r7, #8]
 80131e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131e2:	4b18      	ldr	r3, [pc, #96]	@ (8013244 <xTaskPriorityInherit+0xcc>)
 80131e4:	681b      	ldr	r3, [r3, #0]
 80131e6:	429a      	cmp	r2, r3
 80131e8:	d903      	bls.n	80131f2 <xTaskPriorityInherit+0x7a>
 80131ea:	68bb      	ldr	r3, [r7, #8]
 80131ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131ee:	4a15      	ldr	r2, [pc, #84]	@ (8013244 <xTaskPriorityInherit+0xcc>)
 80131f0:	6013      	str	r3, [r2, #0]
 80131f2:	68bb      	ldr	r3, [r7, #8]
 80131f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131f6:	4613      	mov	r3, r2
 80131f8:	009b      	lsls	r3, r3, #2
 80131fa:	4413      	add	r3, r2
 80131fc:	009b      	lsls	r3, r3, #2
 80131fe:	4a10      	ldr	r2, [pc, #64]	@ (8013240 <xTaskPriorityInherit+0xc8>)
 8013200:	441a      	add	r2, r3
 8013202:	68bb      	ldr	r3, [r7, #8]
 8013204:	3304      	adds	r3, #4
 8013206:	4619      	mov	r1, r3
 8013208:	4610      	mov	r0, r2
 801320a:	f7fd fc7e 	bl	8010b0a <vListInsertEnd>
 801320e:	e004      	b.n	801321a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013210:	4b0a      	ldr	r3, [pc, #40]	@ (801323c <xTaskPriorityInherit+0xc4>)
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013216:	68bb      	ldr	r3, [r7, #8]
 8013218:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801321a:	2301      	movs	r3, #1
 801321c:	60fb      	str	r3, [r7, #12]
 801321e:	e008      	b.n	8013232 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8013220:	68bb      	ldr	r3, [r7, #8]
 8013222:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013224:	4b05      	ldr	r3, [pc, #20]	@ (801323c <xTaskPriorityInherit+0xc4>)
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801322a:	429a      	cmp	r2, r3
 801322c:	d201      	bcs.n	8013232 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801322e:	2301      	movs	r3, #1
 8013230:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013232:	68fb      	ldr	r3, [r7, #12]
	}
 8013234:	4618      	mov	r0, r3
 8013236:	3710      	adds	r7, #16
 8013238:	46bd      	mov	sp, r7
 801323a:	bd80      	pop	{r7, pc}
 801323c:	2401962c 	.word	0x2401962c
 8013240:	24019630 	.word	0x24019630
 8013244:	24019b08 	.word	0x24019b08

08013248 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013248:	b580      	push	{r7, lr}
 801324a:	b086      	sub	sp, #24
 801324c:	af00      	add	r7, sp, #0
 801324e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013254:	2300      	movs	r3, #0
 8013256:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	2b00      	cmp	r3, #0
 801325c:	d058      	beq.n	8013310 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801325e:	4b2f      	ldr	r3, [pc, #188]	@ (801331c <xTaskPriorityDisinherit+0xd4>)
 8013260:	681b      	ldr	r3, [r3, #0]
 8013262:	693a      	ldr	r2, [r7, #16]
 8013264:	429a      	cmp	r2, r3
 8013266:	d00b      	beq.n	8013280 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8013268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801326c:	f383 8811 	msr	BASEPRI, r3
 8013270:	f3bf 8f6f 	isb	sy
 8013274:	f3bf 8f4f 	dsb	sy
 8013278:	60fb      	str	r3, [r7, #12]
}
 801327a:	bf00      	nop
 801327c:	bf00      	nop
 801327e:	e7fd      	b.n	801327c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8013280:	693b      	ldr	r3, [r7, #16]
 8013282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013284:	2b00      	cmp	r3, #0
 8013286:	d10b      	bne.n	80132a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8013288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801328c:	f383 8811 	msr	BASEPRI, r3
 8013290:	f3bf 8f6f 	isb	sy
 8013294:	f3bf 8f4f 	dsb	sy
 8013298:	60bb      	str	r3, [r7, #8]
}
 801329a:	bf00      	nop
 801329c:	bf00      	nop
 801329e:	e7fd      	b.n	801329c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80132a0:	693b      	ldr	r3, [r7, #16]
 80132a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80132a4:	1e5a      	subs	r2, r3, #1
 80132a6:	693b      	ldr	r3, [r7, #16]
 80132a8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80132aa:	693b      	ldr	r3, [r7, #16]
 80132ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132ae:	693b      	ldr	r3, [r7, #16]
 80132b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80132b2:	429a      	cmp	r2, r3
 80132b4:	d02c      	beq.n	8013310 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80132b6:	693b      	ldr	r3, [r7, #16]
 80132b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d128      	bne.n	8013310 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80132be:	693b      	ldr	r3, [r7, #16]
 80132c0:	3304      	adds	r3, #4
 80132c2:	4618      	mov	r0, r3
 80132c4:	f7fd fc7e 	bl	8010bc4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80132c8:	693b      	ldr	r3, [r7, #16]
 80132ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80132cc:	693b      	ldr	r3, [r7, #16]
 80132ce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80132d0:	693b      	ldr	r3, [r7, #16]
 80132d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80132d8:	693b      	ldr	r3, [r7, #16]
 80132da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80132dc:	693b      	ldr	r3, [r7, #16]
 80132de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132e0:	4b0f      	ldr	r3, [pc, #60]	@ (8013320 <xTaskPriorityDisinherit+0xd8>)
 80132e2:	681b      	ldr	r3, [r3, #0]
 80132e4:	429a      	cmp	r2, r3
 80132e6:	d903      	bls.n	80132f0 <xTaskPriorityDisinherit+0xa8>
 80132e8:	693b      	ldr	r3, [r7, #16]
 80132ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132ec:	4a0c      	ldr	r2, [pc, #48]	@ (8013320 <xTaskPriorityDisinherit+0xd8>)
 80132ee:	6013      	str	r3, [r2, #0]
 80132f0:	693b      	ldr	r3, [r7, #16]
 80132f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132f4:	4613      	mov	r3, r2
 80132f6:	009b      	lsls	r3, r3, #2
 80132f8:	4413      	add	r3, r2
 80132fa:	009b      	lsls	r3, r3, #2
 80132fc:	4a09      	ldr	r2, [pc, #36]	@ (8013324 <xTaskPriorityDisinherit+0xdc>)
 80132fe:	441a      	add	r2, r3
 8013300:	693b      	ldr	r3, [r7, #16]
 8013302:	3304      	adds	r3, #4
 8013304:	4619      	mov	r1, r3
 8013306:	4610      	mov	r0, r2
 8013308:	f7fd fbff 	bl	8010b0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801330c:	2301      	movs	r3, #1
 801330e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013310:	697b      	ldr	r3, [r7, #20]
	}
 8013312:	4618      	mov	r0, r3
 8013314:	3718      	adds	r7, #24
 8013316:	46bd      	mov	sp, r7
 8013318:	bd80      	pop	{r7, pc}
 801331a:	bf00      	nop
 801331c:	2401962c 	.word	0x2401962c
 8013320:	24019b08 	.word	0x24019b08
 8013324:	24019630 	.word	0x24019630

08013328 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8013328:	b580      	push	{r7, lr}
 801332a:	b088      	sub	sp, #32
 801332c:	af00      	add	r7, sp, #0
 801332e:	6078      	str	r0, [r7, #4]
 8013330:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8013336:	2301      	movs	r3, #1
 8013338:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	2b00      	cmp	r3, #0
 801333e:	d06c      	beq.n	801341a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8013340:	69bb      	ldr	r3, [r7, #24]
 8013342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013344:	2b00      	cmp	r3, #0
 8013346:	d10b      	bne.n	8013360 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8013348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801334c:	f383 8811 	msr	BASEPRI, r3
 8013350:	f3bf 8f6f 	isb	sy
 8013354:	f3bf 8f4f 	dsb	sy
 8013358:	60fb      	str	r3, [r7, #12]
}
 801335a:	bf00      	nop
 801335c:	bf00      	nop
 801335e:	e7fd      	b.n	801335c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8013360:	69bb      	ldr	r3, [r7, #24]
 8013362:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013364:	683a      	ldr	r2, [r7, #0]
 8013366:	429a      	cmp	r2, r3
 8013368:	d902      	bls.n	8013370 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801336a:	683b      	ldr	r3, [r7, #0]
 801336c:	61fb      	str	r3, [r7, #28]
 801336e:	e002      	b.n	8013376 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8013370:	69bb      	ldr	r3, [r7, #24]
 8013372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013374:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8013376:	69bb      	ldr	r3, [r7, #24]
 8013378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801337a:	69fa      	ldr	r2, [r7, #28]
 801337c:	429a      	cmp	r2, r3
 801337e:	d04c      	beq.n	801341a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8013380:	69bb      	ldr	r3, [r7, #24]
 8013382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013384:	697a      	ldr	r2, [r7, #20]
 8013386:	429a      	cmp	r2, r3
 8013388:	d147      	bne.n	801341a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801338a:	4b26      	ldr	r3, [pc, #152]	@ (8013424 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	69ba      	ldr	r2, [r7, #24]
 8013390:	429a      	cmp	r2, r3
 8013392:	d10b      	bne.n	80133ac <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8013394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013398:	f383 8811 	msr	BASEPRI, r3
 801339c:	f3bf 8f6f 	isb	sy
 80133a0:	f3bf 8f4f 	dsb	sy
 80133a4:	60bb      	str	r3, [r7, #8]
}
 80133a6:	bf00      	nop
 80133a8:	bf00      	nop
 80133aa:	e7fd      	b.n	80133a8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80133ac:	69bb      	ldr	r3, [r7, #24]
 80133ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133b0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80133b2:	69bb      	ldr	r3, [r7, #24]
 80133b4:	69fa      	ldr	r2, [r7, #28]
 80133b6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80133b8:	69bb      	ldr	r3, [r7, #24]
 80133ba:	699b      	ldr	r3, [r3, #24]
 80133bc:	2b00      	cmp	r3, #0
 80133be:	db04      	blt.n	80133ca <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80133c0:	69fb      	ldr	r3, [r7, #28]
 80133c2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80133c6:	69bb      	ldr	r3, [r7, #24]
 80133c8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80133ca:	69bb      	ldr	r3, [r7, #24]
 80133cc:	6959      	ldr	r1, [r3, #20]
 80133ce:	693a      	ldr	r2, [r7, #16]
 80133d0:	4613      	mov	r3, r2
 80133d2:	009b      	lsls	r3, r3, #2
 80133d4:	4413      	add	r3, r2
 80133d6:	009b      	lsls	r3, r3, #2
 80133d8:	4a13      	ldr	r2, [pc, #76]	@ (8013428 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80133da:	4413      	add	r3, r2
 80133dc:	4299      	cmp	r1, r3
 80133de:	d11c      	bne.n	801341a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80133e0:	69bb      	ldr	r3, [r7, #24]
 80133e2:	3304      	adds	r3, #4
 80133e4:	4618      	mov	r0, r3
 80133e6:	f7fd fbed 	bl	8010bc4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80133ea:	69bb      	ldr	r3, [r7, #24]
 80133ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133ee:	4b0f      	ldr	r3, [pc, #60]	@ (801342c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80133f0:	681b      	ldr	r3, [r3, #0]
 80133f2:	429a      	cmp	r2, r3
 80133f4:	d903      	bls.n	80133fe <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80133f6:	69bb      	ldr	r3, [r7, #24]
 80133f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133fa:	4a0c      	ldr	r2, [pc, #48]	@ (801342c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80133fc:	6013      	str	r3, [r2, #0]
 80133fe:	69bb      	ldr	r3, [r7, #24]
 8013400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013402:	4613      	mov	r3, r2
 8013404:	009b      	lsls	r3, r3, #2
 8013406:	4413      	add	r3, r2
 8013408:	009b      	lsls	r3, r3, #2
 801340a:	4a07      	ldr	r2, [pc, #28]	@ (8013428 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801340c:	441a      	add	r2, r3
 801340e:	69bb      	ldr	r3, [r7, #24]
 8013410:	3304      	adds	r3, #4
 8013412:	4619      	mov	r1, r3
 8013414:	4610      	mov	r0, r2
 8013416:	f7fd fb78 	bl	8010b0a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801341a:	bf00      	nop
 801341c:	3720      	adds	r7, #32
 801341e:	46bd      	mov	sp, r7
 8013420:	bd80      	pop	{r7, pc}
 8013422:	bf00      	nop
 8013424:	2401962c 	.word	0x2401962c
 8013428:	24019630 	.word	0x24019630
 801342c:	24019b08 	.word	0x24019b08

08013430 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8013430:	b480      	push	{r7}
 8013432:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8013434:	4b07      	ldr	r3, [pc, #28]	@ (8013454 <pvTaskIncrementMutexHeldCount+0x24>)
 8013436:	681b      	ldr	r3, [r3, #0]
 8013438:	2b00      	cmp	r3, #0
 801343a:	d004      	beq.n	8013446 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801343c:	4b05      	ldr	r3, [pc, #20]	@ (8013454 <pvTaskIncrementMutexHeldCount+0x24>)
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8013442:	3201      	adds	r2, #1
 8013444:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8013446:	4b03      	ldr	r3, [pc, #12]	@ (8013454 <pvTaskIncrementMutexHeldCount+0x24>)
 8013448:	681b      	ldr	r3, [r3, #0]
	}
 801344a:	4618      	mov	r0, r3
 801344c:	46bd      	mov	sp, r7
 801344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013452:	4770      	bx	lr
 8013454:	2401962c 	.word	0x2401962c

08013458 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8013458:	b580      	push	{r7, lr}
 801345a:	b084      	sub	sp, #16
 801345c:	af00      	add	r7, sp, #0
 801345e:	6078      	str	r0, [r7, #4]
 8013460:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8013462:	f7fd fd09 	bl	8010e78 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8013466:	4b20      	ldr	r3, [pc, #128]	@ (80134e8 <ulTaskNotifyTake+0x90>)
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801346e:	2b00      	cmp	r3, #0
 8013470:	d113      	bne.n	801349a <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8013472:	4b1d      	ldr	r3, [pc, #116]	@ (80134e8 <ulTaskNotifyTake+0x90>)
 8013474:	681b      	ldr	r3, [r3, #0]
 8013476:	2201      	movs	r2, #1
 8013478:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 801347c:	683b      	ldr	r3, [r7, #0]
 801347e:	2b00      	cmp	r3, #0
 8013480:	d00b      	beq.n	801349a <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013482:	2101      	movs	r1, #1
 8013484:	6838      	ldr	r0, [r7, #0]
 8013486:	f000 f8c9 	bl	801361c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801348a:	4b18      	ldr	r3, [pc, #96]	@ (80134ec <ulTaskNotifyTake+0x94>)
 801348c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013490:	601a      	str	r2, [r3, #0]
 8013492:	f3bf 8f4f 	dsb	sy
 8013496:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801349a:	f7fd fd1f 	bl	8010edc <vPortExitCritical>

		taskENTER_CRITICAL();
 801349e:	f7fd fceb 	bl	8010e78 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80134a2:	4b11      	ldr	r3, [pc, #68]	@ (80134e8 <ulTaskNotifyTake+0x90>)
 80134a4:	681b      	ldr	r3, [r3, #0]
 80134a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80134aa:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80134ac:	68fb      	ldr	r3, [r7, #12]
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	d00e      	beq.n	80134d0 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d005      	beq.n	80134c4 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80134b8:	4b0b      	ldr	r3, [pc, #44]	@ (80134e8 <ulTaskNotifyTake+0x90>)
 80134ba:	681b      	ldr	r3, [r3, #0]
 80134bc:	2200      	movs	r2, #0
 80134be:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 80134c2:	e005      	b.n	80134d0 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80134c4:	4b08      	ldr	r3, [pc, #32]	@ (80134e8 <ulTaskNotifyTake+0x90>)
 80134c6:	681b      	ldr	r3, [r3, #0]
 80134c8:	68fa      	ldr	r2, [r7, #12]
 80134ca:	3a01      	subs	r2, #1
 80134cc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80134d0:	4b05      	ldr	r3, [pc, #20]	@ (80134e8 <ulTaskNotifyTake+0x90>)
 80134d2:	681b      	ldr	r3, [r3, #0]
 80134d4:	2200      	movs	r2, #0
 80134d6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80134da:	f7fd fcff 	bl	8010edc <vPortExitCritical>

		return ulReturn;
 80134de:	68fb      	ldr	r3, [r7, #12]
	}
 80134e0:	4618      	mov	r0, r3
 80134e2:	3710      	adds	r7, #16
 80134e4:	46bd      	mov	sp, r7
 80134e6:	bd80      	pop	{r7, pc}
 80134e8:	2401962c 	.word	0x2401962c
 80134ec:	e000ed04 	.word	0xe000ed04

080134f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80134f0:	b580      	push	{r7, lr}
 80134f2:	b08a      	sub	sp, #40	@ 0x28
 80134f4:	af00      	add	r7, sp, #0
 80134f6:	6078      	str	r0, [r7, #4]
 80134f8:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d10b      	bne.n	8013518 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8013500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013504:	f383 8811 	msr	BASEPRI, r3
 8013508:	f3bf 8f6f 	isb	sy
 801350c:	f3bf 8f4f 	dsb	sy
 8013510:	61bb      	str	r3, [r7, #24]
}
 8013512:	bf00      	nop
 8013514:	bf00      	nop
 8013516:	e7fd      	b.n	8013514 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013518:	f7fd fd8e 	bl	8011038 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8013520:	f3ef 8211 	mrs	r2, BASEPRI
 8013524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013528:	f383 8811 	msr	BASEPRI, r3
 801352c:	f3bf 8f6f 	isb	sy
 8013530:	f3bf 8f4f 	dsb	sy
 8013534:	617a      	str	r2, [r7, #20]
 8013536:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8013538:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801353a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801353c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801353e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8013542:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8013544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013546:	2202      	movs	r2, #2
 8013548:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 801354c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801354e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013552:	1c5a      	adds	r2, r3, #1
 8013554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013556:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801355a:	7ffb      	ldrb	r3, [r7, #31]
 801355c:	2b01      	cmp	r3, #1
 801355e:	d147      	bne.n	80135f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8013560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013564:	2b00      	cmp	r3, #0
 8013566:	d00b      	beq.n	8013580 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8013568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801356c:	f383 8811 	msr	BASEPRI, r3
 8013570:	f3bf 8f6f 	isb	sy
 8013574:	f3bf 8f4f 	dsb	sy
 8013578:	60fb      	str	r3, [r7, #12]
}
 801357a:	bf00      	nop
 801357c:	bf00      	nop
 801357e:	e7fd      	b.n	801357c <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013580:	4b20      	ldr	r3, [pc, #128]	@ (8013604 <vTaskNotifyGiveFromISR+0x114>)
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d11d      	bne.n	80135c4 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801358a:	3304      	adds	r3, #4
 801358c:	4618      	mov	r0, r3
 801358e:	f7fd fb19 	bl	8010bc4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8013592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013596:	4b1c      	ldr	r3, [pc, #112]	@ (8013608 <vTaskNotifyGiveFromISR+0x118>)
 8013598:	681b      	ldr	r3, [r3, #0]
 801359a:	429a      	cmp	r2, r3
 801359c:	d903      	bls.n	80135a6 <vTaskNotifyGiveFromISR+0xb6>
 801359e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135a2:	4a19      	ldr	r2, [pc, #100]	@ (8013608 <vTaskNotifyGiveFromISR+0x118>)
 80135a4:	6013      	str	r3, [r2, #0]
 80135a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80135aa:	4613      	mov	r3, r2
 80135ac:	009b      	lsls	r3, r3, #2
 80135ae:	4413      	add	r3, r2
 80135b0:	009b      	lsls	r3, r3, #2
 80135b2:	4a16      	ldr	r2, [pc, #88]	@ (801360c <vTaskNotifyGiveFromISR+0x11c>)
 80135b4:	441a      	add	r2, r3
 80135b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135b8:	3304      	adds	r3, #4
 80135ba:	4619      	mov	r1, r3
 80135bc:	4610      	mov	r0, r2
 80135be:	f7fd faa4 	bl	8010b0a <vListInsertEnd>
 80135c2:	e005      	b.n	80135d0 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80135c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135c6:	3318      	adds	r3, #24
 80135c8:	4619      	mov	r1, r3
 80135ca:	4811      	ldr	r0, [pc, #68]	@ (8013610 <vTaskNotifyGiveFromISR+0x120>)
 80135cc:	f7fd fa9d 	bl	8010b0a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80135d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80135d4:	4b0f      	ldr	r3, [pc, #60]	@ (8013614 <vTaskNotifyGiveFromISR+0x124>)
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135da:	429a      	cmp	r2, r3
 80135dc:	d908      	bls.n	80135f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80135de:	683b      	ldr	r3, [r7, #0]
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d002      	beq.n	80135ea <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80135e4:	683b      	ldr	r3, [r7, #0]
 80135e6:	2201      	movs	r2, #1
 80135e8:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80135ea:	4b0b      	ldr	r3, [pc, #44]	@ (8013618 <vTaskNotifyGiveFromISR+0x128>)
 80135ec:	2201      	movs	r2, #1
 80135ee:	601a      	str	r2, [r3, #0]
 80135f0:	6a3b      	ldr	r3, [r7, #32]
 80135f2:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80135f4:	68bb      	ldr	r3, [r7, #8]
 80135f6:	f383 8811 	msr	BASEPRI, r3
}
 80135fa:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80135fc:	bf00      	nop
 80135fe:	3728      	adds	r7, #40	@ 0x28
 8013600:	46bd      	mov	sp, r7
 8013602:	bd80      	pop	{r7, pc}
 8013604:	24019b28 	.word	0x24019b28
 8013608:	24019b08 	.word	0x24019b08
 801360c:	24019630 	.word	0x24019630
 8013610:	24019ac0 	.word	0x24019ac0
 8013614:	2401962c 	.word	0x2401962c
 8013618:	24019b14 	.word	0x24019b14

0801361c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801361c:	b580      	push	{r7, lr}
 801361e:	b084      	sub	sp, #16
 8013620:	af00      	add	r7, sp, #0
 8013622:	6078      	str	r0, [r7, #4]
 8013624:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013626:	4b21      	ldr	r3, [pc, #132]	@ (80136ac <prvAddCurrentTaskToDelayedList+0x90>)
 8013628:	681b      	ldr	r3, [r3, #0]
 801362a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801362c:	4b20      	ldr	r3, [pc, #128]	@ (80136b0 <prvAddCurrentTaskToDelayedList+0x94>)
 801362e:	681b      	ldr	r3, [r3, #0]
 8013630:	3304      	adds	r3, #4
 8013632:	4618      	mov	r0, r3
 8013634:	f7fd fac6 	bl	8010bc4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801363e:	d10a      	bne.n	8013656 <prvAddCurrentTaskToDelayedList+0x3a>
 8013640:	683b      	ldr	r3, [r7, #0]
 8013642:	2b00      	cmp	r3, #0
 8013644:	d007      	beq.n	8013656 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013646:	4b1a      	ldr	r3, [pc, #104]	@ (80136b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8013648:	681b      	ldr	r3, [r3, #0]
 801364a:	3304      	adds	r3, #4
 801364c:	4619      	mov	r1, r3
 801364e:	4819      	ldr	r0, [pc, #100]	@ (80136b4 <prvAddCurrentTaskToDelayedList+0x98>)
 8013650:	f7fd fa5b 	bl	8010b0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013654:	e026      	b.n	80136a4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013656:	68fa      	ldr	r2, [r7, #12]
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	4413      	add	r3, r2
 801365c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801365e:	4b14      	ldr	r3, [pc, #80]	@ (80136b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	68ba      	ldr	r2, [r7, #8]
 8013664:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013666:	68ba      	ldr	r2, [r7, #8]
 8013668:	68fb      	ldr	r3, [r7, #12]
 801366a:	429a      	cmp	r2, r3
 801366c:	d209      	bcs.n	8013682 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801366e:	4b12      	ldr	r3, [pc, #72]	@ (80136b8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013670:	681a      	ldr	r2, [r3, #0]
 8013672:	4b0f      	ldr	r3, [pc, #60]	@ (80136b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8013674:	681b      	ldr	r3, [r3, #0]
 8013676:	3304      	adds	r3, #4
 8013678:	4619      	mov	r1, r3
 801367a:	4610      	mov	r0, r2
 801367c:	f7fd fa69 	bl	8010b52 <vListInsert>
}
 8013680:	e010      	b.n	80136a4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013682:	4b0e      	ldr	r3, [pc, #56]	@ (80136bc <prvAddCurrentTaskToDelayedList+0xa0>)
 8013684:	681a      	ldr	r2, [r3, #0]
 8013686:	4b0a      	ldr	r3, [pc, #40]	@ (80136b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	3304      	adds	r3, #4
 801368c:	4619      	mov	r1, r3
 801368e:	4610      	mov	r0, r2
 8013690:	f7fd fa5f 	bl	8010b52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013694:	4b0a      	ldr	r3, [pc, #40]	@ (80136c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	68ba      	ldr	r2, [r7, #8]
 801369a:	429a      	cmp	r2, r3
 801369c:	d202      	bcs.n	80136a4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801369e:	4a08      	ldr	r2, [pc, #32]	@ (80136c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80136a0:	68bb      	ldr	r3, [r7, #8]
 80136a2:	6013      	str	r3, [r2, #0]
}
 80136a4:	bf00      	nop
 80136a6:	3710      	adds	r7, #16
 80136a8:	46bd      	mov	sp, r7
 80136aa:	bd80      	pop	{r7, pc}
 80136ac:	24019b04 	.word	0x24019b04
 80136b0:	2401962c 	.word	0x2401962c
 80136b4:	24019aec 	.word	0x24019aec
 80136b8:	24019abc 	.word	0x24019abc
 80136bc:	24019ab8 	.word	0x24019ab8
 80136c0:	24019b20 	.word	0x24019b20

080136c4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80136c4:	b580      	push	{r7, lr}
 80136c6:	b08a      	sub	sp, #40	@ 0x28
 80136c8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80136ca:	2300      	movs	r3, #0
 80136cc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80136ce:	f000 fb13 	bl	8013cf8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80136d2:	4b1d      	ldr	r3, [pc, #116]	@ (8013748 <xTimerCreateTimerTask+0x84>)
 80136d4:	681b      	ldr	r3, [r3, #0]
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d021      	beq.n	801371e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80136da:	2300      	movs	r3, #0
 80136dc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80136de:	2300      	movs	r3, #0
 80136e0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80136e2:	1d3a      	adds	r2, r7, #4
 80136e4:	f107 0108 	add.w	r1, r7, #8
 80136e8:	f107 030c 	add.w	r3, r7, #12
 80136ec:	4618      	mov	r0, r3
 80136ee:	f7fc ffd7 	bl	80106a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80136f2:	6879      	ldr	r1, [r7, #4]
 80136f4:	68bb      	ldr	r3, [r7, #8]
 80136f6:	68fa      	ldr	r2, [r7, #12]
 80136f8:	9202      	str	r2, [sp, #8]
 80136fa:	9301      	str	r3, [sp, #4]
 80136fc:	2302      	movs	r3, #2
 80136fe:	9300      	str	r3, [sp, #0]
 8013700:	2300      	movs	r3, #0
 8013702:	460a      	mov	r2, r1
 8013704:	4911      	ldr	r1, [pc, #68]	@ (801374c <xTimerCreateTimerTask+0x88>)
 8013706:	4812      	ldr	r0, [pc, #72]	@ (8013750 <xTimerCreateTimerTask+0x8c>)
 8013708:	f7fe fdfa 	bl	8012300 <xTaskCreateStatic>
 801370c:	4603      	mov	r3, r0
 801370e:	4a11      	ldr	r2, [pc, #68]	@ (8013754 <xTimerCreateTimerTask+0x90>)
 8013710:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8013712:	4b10      	ldr	r3, [pc, #64]	@ (8013754 <xTimerCreateTimerTask+0x90>)
 8013714:	681b      	ldr	r3, [r3, #0]
 8013716:	2b00      	cmp	r3, #0
 8013718:	d001      	beq.n	801371e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801371a:	2301      	movs	r3, #1
 801371c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801371e:	697b      	ldr	r3, [r7, #20]
 8013720:	2b00      	cmp	r3, #0
 8013722:	d10b      	bne.n	801373c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8013724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013728:	f383 8811 	msr	BASEPRI, r3
 801372c:	f3bf 8f6f 	isb	sy
 8013730:	f3bf 8f4f 	dsb	sy
 8013734:	613b      	str	r3, [r7, #16]
}
 8013736:	bf00      	nop
 8013738:	bf00      	nop
 801373a:	e7fd      	b.n	8013738 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801373c:	697b      	ldr	r3, [r7, #20]
}
 801373e:	4618      	mov	r0, r3
 8013740:	3718      	adds	r7, #24
 8013742:	46bd      	mov	sp, r7
 8013744:	bd80      	pop	{r7, pc}
 8013746:	bf00      	nop
 8013748:	24019b5c 	.word	0x24019b5c
 801374c:	08020e3c 	.word	0x08020e3c
 8013750:	08013891 	.word	0x08013891
 8013754:	24019b60 	.word	0x24019b60

08013758 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8013758:	b580      	push	{r7, lr}
 801375a:	b08a      	sub	sp, #40	@ 0x28
 801375c:	af00      	add	r7, sp, #0
 801375e:	60f8      	str	r0, [r7, #12]
 8013760:	60b9      	str	r1, [r7, #8]
 8013762:	607a      	str	r2, [r7, #4]
 8013764:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8013766:	2300      	movs	r3, #0
 8013768:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	2b00      	cmp	r3, #0
 801376e:	d10b      	bne.n	8013788 <xTimerGenericCommand+0x30>
	__asm volatile
 8013770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013774:	f383 8811 	msr	BASEPRI, r3
 8013778:	f3bf 8f6f 	isb	sy
 801377c:	f3bf 8f4f 	dsb	sy
 8013780:	623b      	str	r3, [r7, #32]
}
 8013782:	bf00      	nop
 8013784:	bf00      	nop
 8013786:	e7fd      	b.n	8013784 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013788:	4b19      	ldr	r3, [pc, #100]	@ (80137f0 <xTimerGenericCommand+0x98>)
 801378a:	681b      	ldr	r3, [r3, #0]
 801378c:	2b00      	cmp	r3, #0
 801378e:	d02a      	beq.n	80137e6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013790:	68bb      	ldr	r3, [r7, #8]
 8013792:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801379c:	68bb      	ldr	r3, [r7, #8]
 801379e:	2b05      	cmp	r3, #5
 80137a0:	dc18      	bgt.n	80137d4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80137a2:	f7ff fccb 	bl	801313c <xTaskGetSchedulerState>
 80137a6:	4603      	mov	r3, r0
 80137a8:	2b02      	cmp	r3, #2
 80137aa:	d109      	bne.n	80137c0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80137ac:	4b10      	ldr	r3, [pc, #64]	@ (80137f0 <xTimerGenericCommand+0x98>)
 80137ae:	6818      	ldr	r0, [r3, #0]
 80137b0:	f107 0110 	add.w	r1, r7, #16
 80137b4:	2300      	movs	r3, #0
 80137b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80137b8:	f7fd feec 	bl	8011594 <xQueueGenericSend>
 80137bc:	6278      	str	r0, [r7, #36]	@ 0x24
 80137be:	e012      	b.n	80137e6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80137c0:	4b0b      	ldr	r3, [pc, #44]	@ (80137f0 <xTimerGenericCommand+0x98>)
 80137c2:	6818      	ldr	r0, [r3, #0]
 80137c4:	f107 0110 	add.w	r1, r7, #16
 80137c8:	2300      	movs	r3, #0
 80137ca:	2200      	movs	r2, #0
 80137cc:	f7fd fee2 	bl	8011594 <xQueueGenericSend>
 80137d0:	6278      	str	r0, [r7, #36]	@ 0x24
 80137d2:	e008      	b.n	80137e6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80137d4:	4b06      	ldr	r3, [pc, #24]	@ (80137f0 <xTimerGenericCommand+0x98>)
 80137d6:	6818      	ldr	r0, [r3, #0]
 80137d8:	f107 0110 	add.w	r1, r7, #16
 80137dc:	2300      	movs	r3, #0
 80137de:	683a      	ldr	r2, [r7, #0]
 80137e0:	f7fd ffda 	bl	8011798 <xQueueGenericSendFromISR>
 80137e4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80137e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80137e8:	4618      	mov	r0, r3
 80137ea:	3728      	adds	r7, #40	@ 0x28
 80137ec:	46bd      	mov	sp, r7
 80137ee:	bd80      	pop	{r7, pc}
 80137f0:	24019b5c 	.word	0x24019b5c

080137f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80137f4:	b580      	push	{r7, lr}
 80137f6:	b088      	sub	sp, #32
 80137f8:	af02      	add	r7, sp, #8
 80137fa:	6078      	str	r0, [r7, #4]
 80137fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80137fe:	4b23      	ldr	r3, [pc, #140]	@ (801388c <prvProcessExpiredTimer+0x98>)
 8013800:	681b      	ldr	r3, [r3, #0]
 8013802:	68db      	ldr	r3, [r3, #12]
 8013804:	68db      	ldr	r3, [r3, #12]
 8013806:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013808:	697b      	ldr	r3, [r7, #20]
 801380a:	3304      	adds	r3, #4
 801380c:	4618      	mov	r0, r3
 801380e:	f7fd f9d9 	bl	8010bc4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013812:	697b      	ldr	r3, [r7, #20]
 8013814:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013818:	f003 0304 	and.w	r3, r3, #4
 801381c:	2b00      	cmp	r3, #0
 801381e:	d023      	beq.n	8013868 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013820:	697b      	ldr	r3, [r7, #20]
 8013822:	699a      	ldr	r2, [r3, #24]
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	18d1      	adds	r1, r2, r3
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	683a      	ldr	r2, [r7, #0]
 801382c:	6978      	ldr	r0, [r7, #20]
 801382e:	f000 f8d5 	bl	80139dc <prvInsertTimerInActiveList>
 8013832:	4603      	mov	r3, r0
 8013834:	2b00      	cmp	r3, #0
 8013836:	d020      	beq.n	801387a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013838:	2300      	movs	r3, #0
 801383a:	9300      	str	r3, [sp, #0]
 801383c:	2300      	movs	r3, #0
 801383e:	687a      	ldr	r2, [r7, #4]
 8013840:	2100      	movs	r1, #0
 8013842:	6978      	ldr	r0, [r7, #20]
 8013844:	f7ff ff88 	bl	8013758 <xTimerGenericCommand>
 8013848:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801384a:	693b      	ldr	r3, [r7, #16]
 801384c:	2b00      	cmp	r3, #0
 801384e:	d114      	bne.n	801387a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8013850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013854:	f383 8811 	msr	BASEPRI, r3
 8013858:	f3bf 8f6f 	isb	sy
 801385c:	f3bf 8f4f 	dsb	sy
 8013860:	60fb      	str	r3, [r7, #12]
}
 8013862:	bf00      	nop
 8013864:	bf00      	nop
 8013866:	e7fd      	b.n	8013864 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013868:	697b      	ldr	r3, [r7, #20]
 801386a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801386e:	f023 0301 	bic.w	r3, r3, #1
 8013872:	b2da      	uxtb	r2, r3
 8013874:	697b      	ldr	r3, [r7, #20]
 8013876:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801387a:	697b      	ldr	r3, [r7, #20]
 801387c:	6a1b      	ldr	r3, [r3, #32]
 801387e:	6978      	ldr	r0, [r7, #20]
 8013880:	4798      	blx	r3
}
 8013882:	bf00      	nop
 8013884:	3718      	adds	r7, #24
 8013886:	46bd      	mov	sp, r7
 8013888:	bd80      	pop	{r7, pc}
 801388a:	bf00      	nop
 801388c:	24019b54 	.word	0x24019b54

08013890 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013890:	b580      	push	{r7, lr}
 8013892:	b084      	sub	sp, #16
 8013894:	af00      	add	r7, sp, #0
 8013896:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013898:	f107 0308 	add.w	r3, r7, #8
 801389c:	4618      	mov	r0, r3
 801389e:	f000 f859 	bl	8013954 <prvGetNextExpireTime>
 80138a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80138a4:	68bb      	ldr	r3, [r7, #8]
 80138a6:	4619      	mov	r1, r3
 80138a8:	68f8      	ldr	r0, [r7, #12]
 80138aa:	f000 f805 	bl	80138b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80138ae:	f000 f8d7 	bl	8013a60 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80138b2:	bf00      	nop
 80138b4:	e7f0      	b.n	8013898 <prvTimerTask+0x8>
	...

080138b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80138b8:	b580      	push	{r7, lr}
 80138ba:	b084      	sub	sp, #16
 80138bc:	af00      	add	r7, sp, #0
 80138be:	6078      	str	r0, [r7, #4]
 80138c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80138c2:	f7ff f801 	bl	80128c8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80138c6:	f107 0308 	add.w	r3, r7, #8
 80138ca:	4618      	mov	r0, r3
 80138cc:	f000 f866 	bl	801399c <prvSampleTimeNow>
 80138d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80138d2:	68bb      	ldr	r3, [r7, #8]
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d130      	bne.n	801393a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80138d8:	683b      	ldr	r3, [r7, #0]
 80138da:	2b00      	cmp	r3, #0
 80138dc:	d10a      	bne.n	80138f4 <prvProcessTimerOrBlockTask+0x3c>
 80138de:	687a      	ldr	r2, [r7, #4]
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	429a      	cmp	r2, r3
 80138e4:	d806      	bhi.n	80138f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80138e6:	f7fe fffd 	bl	80128e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80138ea:	68f9      	ldr	r1, [r7, #12]
 80138ec:	6878      	ldr	r0, [r7, #4]
 80138ee:	f7ff ff81 	bl	80137f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80138f2:	e024      	b.n	801393e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80138f4:	683b      	ldr	r3, [r7, #0]
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d008      	beq.n	801390c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80138fa:	4b13      	ldr	r3, [pc, #76]	@ (8013948 <prvProcessTimerOrBlockTask+0x90>)
 80138fc:	681b      	ldr	r3, [r3, #0]
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	2b00      	cmp	r3, #0
 8013902:	d101      	bne.n	8013908 <prvProcessTimerOrBlockTask+0x50>
 8013904:	2301      	movs	r3, #1
 8013906:	e000      	b.n	801390a <prvProcessTimerOrBlockTask+0x52>
 8013908:	2300      	movs	r3, #0
 801390a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801390c:	4b0f      	ldr	r3, [pc, #60]	@ (801394c <prvProcessTimerOrBlockTask+0x94>)
 801390e:	6818      	ldr	r0, [r3, #0]
 8013910:	687a      	ldr	r2, [r7, #4]
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	1ad3      	subs	r3, r2, r3
 8013916:	683a      	ldr	r2, [r7, #0]
 8013918:	4619      	mov	r1, r3
 801391a:	f7fe fcbd 	bl	8012298 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801391e:	f7fe ffe1 	bl	80128e4 <xTaskResumeAll>
 8013922:	4603      	mov	r3, r0
 8013924:	2b00      	cmp	r3, #0
 8013926:	d10a      	bne.n	801393e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013928:	4b09      	ldr	r3, [pc, #36]	@ (8013950 <prvProcessTimerOrBlockTask+0x98>)
 801392a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801392e:	601a      	str	r2, [r3, #0]
 8013930:	f3bf 8f4f 	dsb	sy
 8013934:	f3bf 8f6f 	isb	sy
}
 8013938:	e001      	b.n	801393e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801393a:	f7fe ffd3 	bl	80128e4 <xTaskResumeAll>
}
 801393e:	bf00      	nop
 8013940:	3710      	adds	r7, #16
 8013942:	46bd      	mov	sp, r7
 8013944:	bd80      	pop	{r7, pc}
 8013946:	bf00      	nop
 8013948:	24019b58 	.word	0x24019b58
 801394c:	24019b5c 	.word	0x24019b5c
 8013950:	e000ed04 	.word	0xe000ed04

08013954 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013954:	b480      	push	{r7}
 8013956:	b085      	sub	sp, #20
 8013958:	af00      	add	r7, sp, #0
 801395a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801395c:	4b0e      	ldr	r3, [pc, #56]	@ (8013998 <prvGetNextExpireTime+0x44>)
 801395e:	681b      	ldr	r3, [r3, #0]
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	2b00      	cmp	r3, #0
 8013964:	d101      	bne.n	801396a <prvGetNextExpireTime+0x16>
 8013966:	2201      	movs	r2, #1
 8013968:	e000      	b.n	801396c <prvGetNextExpireTime+0x18>
 801396a:	2200      	movs	r2, #0
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	2b00      	cmp	r3, #0
 8013976:	d105      	bne.n	8013984 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013978:	4b07      	ldr	r3, [pc, #28]	@ (8013998 <prvGetNextExpireTime+0x44>)
 801397a:	681b      	ldr	r3, [r3, #0]
 801397c:	68db      	ldr	r3, [r3, #12]
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	60fb      	str	r3, [r7, #12]
 8013982:	e001      	b.n	8013988 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013984:	2300      	movs	r3, #0
 8013986:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013988:	68fb      	ldr	r3, [r7, #12]
}
 801398a:	4618      	mov	r0, r3
 801398c:	3714      	adds	r7, #20
 801398e:	46bd      	mov	sp, r7
 8013990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013994:	4770      	bx	lr
 8013996:	bf00      	nop
 8013998:	24019b54 	.word	0x24019b54

0801399c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801399c:	b580      	push	{r7, lr}
 801399e:	b084      	sub	sp, #16
 80139a0:	af00      	add	r7, sp, #0
 80139a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80139a4:	f7ff f83c 	bl	8012a20 <xTaskGetTickCount>
 80139a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80139aa:	4b0b      	ldr	r3, [pc, #44]	@ (80139d8 <prvSampleTimeNow+0x3c>)
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	68fa      	ldr	r2, [r7, #12]
 80139b0:	429a      	cmp	r2, r3
 80139b2:	d205      	bcs.n	80139c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80139b4:	f000 f93a 	bl	8013c2c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	2201      	movs	r2, #1
 80139bc:	601a      	str	r2, [r3, #0]
 80139be:	e002      	b.n	80139c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	2200      	movs	r2, #0
 80139c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80139c6:	4a04      	ldr	r2, [pc, #16]	@ (80139d8 <prvSampleTimeNow+0x3c>)
 80139c8:	68fb      	ldr	r3, [r7, #12]
 80139ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80139cc:	68fb      	ldr	r3, [r7, #12]
}
 80139ce:	4618      	mov	r0, r3
 80139d0:	3710      	adds	r7, #16
 80139d2:	46bd      	mov	sp, r7
 80139d4:	bd80      	pop	{r7, pc}
 80139d6:	bf00      	nop
 80139d8:	24019b64 	.word	0x24019b64

080139dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80139dc:	b580      	push	{r7, lr}
 80139de:	b086      	sub	sp, #24
 80139e0:	af00      	add	r7, sp, #0
 80139e2:	60f8      	str	r0, [r7, #12]
 80139e4:	60b9      	str	r1, [r7, #8]
 80139e6:	607a      	str	r2, [r7, #4]
 80139e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80139ea:	2300      	movs	r3, #0
 80139ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80139ee:	68fb      	ldr	r3, [r7, #12]
 80139f0:	68ba      	ldr	r2, [r7, #8]
 80139f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80139f4:	68fb      	ldr	r3, [r7, #12]
 80139f6:	68fa      	ldr	r2, [r7, #12]
 80139f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80139fa:	68ba      	ldr	r2, [r7, #8]
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	429a      	cmp	r2, r3
 8013a00:	d812      	bhi.n	8013a28 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013a02:	687a      	ldr	r2, [r7, #4]
 8013a04:	683b      	ldr	r3, [r7, #0]
 8013a06:	1ad2      	subs	r2, r2, r3
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	699b      	ldr	r3, [r3, #24]
 8013a0c:	429a      	cmp	r2, r3
 8013a0e:	d302      	bcc.n	8013a16 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013a10:	2301      	movs	r3, #1
 8013a12:	617b      	str	r3, [r7, #20]
 8013a14:	e01b      	b.n	8013a4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013a16:	4b10      	ldr	r3, [pc, #64]	@ (8013a58 <prvInsertTimerInActiveList+0x7c>)
 8013a18:	681a      	ldr	r2, [r3, #0]
 8013a1a:	68fb      	ldr	r3, [r7, #12]
 8013a1c:	3304      	adds	r3, #4
 8013a1e:	4619      	mov	r1, r3
 8013a20:	4610      	mov	r0, r2
 8013a22:	f7fd f896 	bl	8010b52 <vListInsert>
 8013a26:	e012      	b.n	8013a4e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013a28:	687a      	ldr	r2, [r7, #4]
 8013a2a:	683b      	ldr	r3, [r7, #0]
 8013a2c:	429a      	cmp	r2, r3
 8013a2e:	d206      	bcs.n	8013a3e <prvInsertTimerInActiveList+0x62>
 8013a30:	68ba      	ldr	r2, [r7, #8]
 8013a32:	683b      	ldr	r3, [r7, #0]
 8013a34:	429a      	cmp	r2, r3
 8013a36:	d302      	bcc.n	8013a3e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013a38:	2301      	movs	r3, #1
 8013a3a:	617b      	str	r3, [r7, #20]
 8013a3c:	e007      	b.n	8013a4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013a3e:	4b07      	ldr	r3, [pc, #28]	@ (8013a5c <prvInsertTimerInActiveList+0x80>)
 8013a40:	681a      	ldr	r2, [r3, #0]
 8013a42:	68fb      	ldr	r3, [r7, #12]
 8013a44:	3304      	adds	r3, #4
 8013a46:	4619      	mov	r1, r3
 8013a48:	4610      	mov	r0, r2
 8013a4a:	f7fd f882 	bl	8010b52 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013a4e:	697b      	ldr	r3, [r7, #20]
}
 8013a50:	4618      	mov	r0, r3
 8013a52:	3718      	adds	r7, #24
 8013a54:	46bd      	mov	sp, r7
 8013a56:	bd80      	pop	{r7, pc}
 8013a58:	24019b58 	.word	0x24019b58
 8013a5c:	24019b54 	.word	0x24019b54

08013a60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013a60:	b580      	push	{r7, lr}
 8013a62:	b08e      	sub	sp, #56	@ 0x38
 8013a64:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013a66:	e0ce      	b.n	8013c06 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	da19      	bge.n	8013aa2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8013a6e:	1d3b      	adds	r3, r7, #4
 8013a70:	3304      	adds	r3, #4
 8013a72:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8013a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d10b      	bne.n	8013a92 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8013a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a7e:	f383 8811 	msr	BASEPRI, r3
 8013a82:	f3bf 8f6f 	isb	sy
 8013a86:	f3bf 8f4f 	dsb	sy
 8013a8a:	61fb      	str	r3, [r7, #28]
}
 8013a8c:	bf00      	nop
 8013a8e:	bf00      	nop
 8013a90:	e7fd      	b.n	8013a8e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013a94:	681b      	ldr	r3, [r3, #0]
 8013a96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013a98:	6850      	ldr	r0, [r2, #4]
 8013a9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013a9c:	6892      	ldr	r2, [r2, #8]
 8013a9e:	4611      	mov	r1, r2
 8013aa0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	2b00      	cmp	r3, #0
 8013aa6:	f2c0 80ae 	blt.w	8013c06 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013aaa:	68fb      	ldr	r3, [r7, #12]
 8013aac:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ab0:	695b      	ldr	r3, [r3, #20]
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d004      	beq.n	8013ac0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ab8:	3304      	adds	r3, #4
 8013aba:	4618      	mov	r0, r3
 8013abc:	f7fd f882 	bl	8010bc4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013ac0:	463b      	mov	r3, r7
 8013ac2:	4618      	mov	r0, r3
 8013ac4:	f7ff ff6a 	bl	801399c <prvSampleTimeNow>
 8013ac8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	2b09      	cmp	r3, #9
 8013ace:	f200 8097 	bhi.w	8013c00 <prvProcessReceivedCommands+0x1a0>
 8013ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8013ad8 <prvProcessReceivedCommands+0x78>)
 8013ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ad8:	08013b01 	.word	0x08013b01
 8013adc:	08013b01 	.word	0x08013b01
 8013ae0:	08013b01 	.word	0x08013b01
 8013ae4:	08013b77 	.word	0x08013b77
 8013ae8:	08013b8b 	.word	0x08013b8b
 8013aec:	08013bd7 	.word	0x08013bd7
 8013af0:	08013b01 	.word	0x08013b01
 8013af4:	08013b01 	.word	0x08013b01
 8013af8:	08013b77 	.word	0x08013b77
 8013afc:	08013b8b 	.word	0x08013b8b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013b06:	f043 0301 	orr.w	r3, r3, #1
 8013b0a:	b2da      	uxtb	r2, r3
 8013b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013b12:	68ba      	ldr	r2, [r7, #8]
 8013b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b16:	699b      	ldr	r3, [r3, #24]
 8013b18:	18d1      	adds	r1, r2, r3
 8013b1a:	68bb      	ldr	r3, [r7, #8]
 8013b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013b1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013b20:	f7ff ff5c 	bl	80139dc <prvInsertTimerInActiveList>
 8013b24:	4603      	mov	r3, r0
 8013b26:	2b00      	cmp	r3, #0
 8013b28:	d06c      	beq.n	8013c04 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b2c:	6a1b      	ldr	r3, [r3, #32]
 8013b2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013b30:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013b38:	f003 0304 	and.w	r3, r3, #4
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d061      	beq.n	8013c04 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013b40:	68ba      	ldr	r2, [r7, #8]
 8013b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b44:	699b      	ldr	r3, [r3, #24]
 8013b46:	441a      	add	r2, r3
 8013b48:	2300      	movs	r3, #0
 8013b4a:	9300      	str	r3, [sp, #0]
 8013b4c:	2300      	movs	r3, #0
 8013b4e:	2100      	movs	r1, #0
 8013b50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013b52:	f7ff fe01 	bl	8013758 <xTimerGenericCommand>
 8013b56:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8013b58:	6a3b      	ldr	r3, [r7, #32]
 8013b5a:	2b00      	cmp	r3, #0
 8013b5c:	d152      	bne.n	8013c04 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8013b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b62:	f383 8811 	msr	BASEPRI, r3
 8013b66:	f3bf 8f6f 	isb	sy
 8013b6a:	f3bf 8f4f 	dsb	sy
 8013b6e:	61bb      	str	r3, [r7, #24]
}
 8013b70:	bf00      	nop
 8013b72:	bf00      	nop
 8013b74:	e7fd      	b.n	8013b72 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013b7c:	f023 0301 	bic.w	r3, r3, #1
 8013b80:	b2da      	uxtb	r2, r3
 8013b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8013b88:	e03d      	b.n	8013c06 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013b90:	f043 0301 	orr.w	r3, r3, #1
 8013b94:	b2da      	uxtb	r2, r3
 8013b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b98:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013b9c:	68ba      	ldr	r2, [r7, #8]
 8013b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ba0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ba4:	699b      	ldr	r3, [r3, #24]
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d10b      	bne.n	8013bc2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8013baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bae:	f383 8811 	msr	BASEPRI, r3
 8013bb2:	f3bf 8f6f 	isb	sy
 8013bb6:	f3bf 8f4f 	dsb	sy
 8013bba:	617b      	str	r3, [r7, #20]
}
 8013bbc:	bf00      	nop
 8013bbe:	bf00      	nop
 8013bc0:	e7fd      	b.n	8013bbe <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013bc4:	699a      	ldr	r2, [r3, #24]
 8013bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bc8:	18d1      	adds	r1, r2, r3
 8013bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013bce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013bd0:	f7ff ff04 	bl	80139dc <prvInsertTimerInActiveList>
					break;
 8013bd4:	e017      	b.n	8013c06 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013bd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013bdc:	f003 0302 	and.w	r3, r3, #2
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d103      	bne.n	8013bec <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8013be4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013be6:	f7fc fe43 	bl	8010870 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8013bea:	e00c      	b.n	8013c06 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013bee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013bf2:	f023 0301 	bic.w	r3, r3, #1
 8013bf6:	b2da      	uxtb	r2, r3
 8013bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013bfa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8013bfe:	e002      	b.n	8013c06 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8013c00:	bf00      	nop
 8013c02:	e000      	b.n	8013c06 <prvProcessReceivedCommands+0x1a6>
					break;
 8013c04:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013c06:	4b08      	ldr	r3, [pc, #32]	@ (8013c28 <prvProcessReceivedCommands+0x1c8>)
 8013c08:	681b      	ldr	r3, [r3, #0]
 8013c0a:	1d39      	adds	r1, r7, #4
 8013c0c:	2200      	movs	r2, #0
 8013c0e:	4618      	mov	r0, r3
 8013c10:	f7fd fef0 	bl	80119f4 <xQueueReceive>
 8013c14:	4603      	mov	r3, r0
 8013c16:	2b00      	cmp	r3, #0
 8013c18:	f47f af26 	bne.w	8013a68 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8013c1c:	bf00      	nop
 8013c1e:	bf00      	nop
 8013c20:	3730      	adds	r7, #48	@ 0x30
 8013c22:	46bd      	mov	sp, r7
 8013c24:	bd80      	pop	{r7, pc}
 8013c26:	bf00      	nop
 8013c28:	24019b5c 	.word	0x24019b5c

08013c2c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013c2c:	b580      	push	{r7, lr}
 8013c2e:	b088      	sub	sp, #32
 8013c30:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013c32:	e049      	b.n	8013cc8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013c34:	4b2e      	ldr	r3, [pc, #184]	@ (8013cf0 <prvSwitchTimerLists+0xc4>)
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	68db      	ldr	r3, [r3, #12]
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013c3e:	4b2c      	ldr	r3, [pc, #176]	@ (8013cf0 <prvSwitchTimerLists+0xc4>)
 8013c40:	681b      	ldr	r3, [r3, #0]
 8013c42:	68db      	ldr	r3, [r3, #12]
 8013c44:	68db      	ldr	r3, [r3, #12]
 8013c46:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013c48:	68fb      	ldr	r3, [r7, #12]
 8013c4a:	3304      	adds	r3, #4
 8013c4c:	4618      	mov	r0, r3
 8013c4e:	f7fc ffb9 	bl	8010bc4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	6a1b      	ldr	r3, [r3, #32]
 8013c56:	68f8      	ldr	r0, [r7, #12]
 8013c58:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013c60:	f003 0304 	and.w	r3, r3, #4
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	d02f      	beq.n	8013cc8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013c68:	68fb      	ldr	r3, [r7, #12]
 8013c6a:	699b      	ldr	r3, [r3, #24]
 8013c6c:	693a      	ldr	r2, [r7, #16]
 8013c6e:	4413      	add	r3, r2
 8013c70:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8013c72:	68ba      	ldr	r2, [r7, #8]
 8013c74:	693b      	ldr	r3, [r7, #16]
 8013c76:	429a      	cmp	r2, r3
 8013c78:	d90e      	bls.n	8013c98 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8013c7a:	68fb      	ldr	r3, [r7, #12]
 8013c7c:	68ba      	ldr	r2, [r7, #8]
 8013c7e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013c80:	68fb      	ldr	r3, [r7, #12]
 8013c82:	68fa      	ldr	r2, [r7, #12]
 8013c84:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013c86:	4b1a      	ldr	r3, [pc, #104]	@ (8013cf0 <prvSwitchTimerLists+0xc4>)
 8013c88:	681a      	ldr	r2, [r3, #0]
 8013c8a:	68fb      	ldr	r3, [r7, #12]
 8013c8c:	3304      	adds	r3, #4
 8013c8e:	4619      	mov	r1, r3
 8013c90:	4610      	mov	r0, r2
 8013c92:	f7fc ff5e 	bl	8010b52 <vListInsert>
 8013c96:	e017      	b.n	8013cc8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013c98:	2300      	movs	r3, #0
 8013c9a:	9300      	str	r3, [sp, #0]
 8013c9c:	2300      	movs	r3, #0
 8013c9e:	693a      	ldr	r2, [r7, #16]
 8013ca0:	2100      	movs	r1, #0
 8013ca2:	68f8      	ldr	r0, [r7, #12]
 8013ca4:	f7ff fd58 	bl	8013758 <xTimerGenericCommand>
 8013ca8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	d10b      	bne.n	8013cc8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8013cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cb4:	f383 8811 	msr	BASEPRI, r3
 8013cb8:	f3bf 8f6f 	isb	sy
 8013cbc:	f3bf 8f4f 	dsb	sy
 8013cc0:	603b      	str	r3, [r7, #0]
}
 8013cc2:	bf00      	nop
 8013cc4:	bf00      	nop
 8013cc6:	e7fd      	b.n	8013cc4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013cc8:	4b09      	ldr	r3, [pc, #36]	@ (8013cf0 <prvSwitchTimerLists+0xc4>)
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	681b      	ldr	r3, [r3, #0]
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d1b0      	bne.n	8013c34 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013cd2:	4b07      	ldr	r3, [pc, #28]	@ (8013cf0 <prvSwitchTimerLists+0xc4>)
 8013cd4:	681b      	ldr	r3, [r3, #0]
 8013cd6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013cd8:	4b06      	ldr	r3, [pc, #24]	@ (8013cf4 <prvSwitchTimerLists+0xc8>)
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	4a04      	ldr	r2, [pc, #16]	@ (8013cf0 <prvSwitchTimerLists+0xc4>)
 8013cde:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013ce0:	4a04      	ldr	r2, [pc, #16]	@ (8013cf4 <prvSwitchTimerLists+0xc8>)
 8013ce2:	697b      	ldr	r3, [r7, #20]
 8013ce4:	6013      	str	r3, [r2, #0]
}
 8013ce6:	bf00      	nop
 8013ce8:	3718      	adds	r7, #24
 8013cea:	46bd      	mov	sp, r7
 8013cec:	bd80      	pop	{r7, pc}
 8013cee:	bf00      	nop
 8013cf0:	24019b54 	.word	0x24019b54
 8013cf4:	24019b58 	.word	0x24019b58

08013cf8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013cf8:	b580      	push	{r7, lr}
 8013cfa:	b082      	sub	sp, #8
 8013cfc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013cfe:	f7fd f8bb 	bl	8010e78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013d02:	4b15      	ldr	r3, [pc, #84]	@ (8013d58 <prvCheckForValidListAndQueue+0x60>)
 8013d04:	681b      	ldr	r3, [r3, #0]
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d120      	bne.n	8013d4c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8013d0a:	4814      	ldr	r0, [pc, #80]	@ (8013d5c <prvCheckForValidListAndQueue+0x64>)
 8013d0c:	f7fc fed0 	bl	8010ab0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013d10:	4813      	ldr	r0, [pc, #76]	@ (8013d60 <prvCheckForValidListAndQueue+0x68>)
 8013d12:	f7fc fecd 	bl	8010ab0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8013d16:	4b13      	ldr	r3, [pc, #76]	@ (8013d64 <prvCheckForValidListAndQueue+0x6c>)
 8013d18:	4a10      	ldr	r2, [pc, #64]	@ (8013d5c <prvCheckForValidListAndQueue+0x64>)
 8013d1a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013d1c:	4b12      	ldr	r3, [pc, #72]	@ (8013d68 <prvCheckForValidListAndQueue+0x70>)
 8013d1e:	4a10      	ldr	r2, [pc, #64]	@ (8013d60 <prvCheckForValidListAndQueue+0x68>)
 8013d20:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013d22:	2300      	movs	r3, #0
 8013d24:	9300      	str	r3, [sp, #0]
 8013d26:	4b11      	ldr	r3, [pc, #68]	@ (8013d6c <prvCheckForValidListAndQueue+0x74>)
 8013d28:	4a11      	ldr	r2, [pc, #68]	@ (8013d70 <prvCheckForValidListAndQueue+0x78>)
 8013d2a:	2110      	movs	r1, #16
 8013d2c:	200a      	movs	r0, #10
 8013d2e:	f7fd fa2f 	bl	8011190 <xQueueGenericCreateStatic>
 8013d32:	4603      	mov	r3, r0
 8013d34:	4a08      	ldr	r2, [pc, #32]	@ (8013d58 <prvCheckForValidListAndQueue+0x60>)
 8013d36:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013d38:	4b07      	ldr	r3, [pc, #28]	@ (8013d58 <prvCheckForValidListAndQueue+0x60>)
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	d005      	beq.n	8013d4c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013d40:	4b05      	ldr	r3, [pc, #20]	@ (8013d58 <prvCheckForValidListAndQueue+0x60>)
 8013d42:	681b      	ldr	r3, [r3, #0]
 8013d44:	490b      	ldr	r1, [pc, #44]	@ (8013d74 <prvCheckForValidListAndQueue+0x7c>)
 8013d46:	4618      	mov	r0, r3
 8013d48:	f7fe fa52 	bl	80121f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013d4c:	f7fd f8c6 	bl	8010edc <vPortExitCritical>
}
 8013d50:	bf00      	nop
 8013d52:	46bd      	mov	sp, r7
 8013d54:	bd80      	pop	{r7, pc}
 8013d56:	bf00      	nop
 8013d58:	24019b5c 	.word	0x24019b5c
 8013d5c:	24019b2c 	.word	0x24019b2c
 8013d60:	24019b40 	.word	0x24019b40
 8013d64:	24019b54 	.word	0x24019b54
 8013d68:	24019b58 	.word	0x24019b58
 8013d6c:	24019c08 	.word	0x24019c08
 8013d70:	24019b68 	.word	0x24019b68
 8013d74:	08020e44 	.word	0x08020e44

08013d78 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 8013d78:	b580      	push	{r7, lr}
 8013d7a:	b084      	sub	sp, #16
 8013d7c:	af00      	add	r7, sp, #0
 8013d7e:	6078      	str	r0, [r7, #4]
 8013d80:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 8013d82:	683b      	ldr	r3, [r7, #0]
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	330c      	adds	r3, #12
 8013d88:	461a      	mov	r2, r3
 8013d8a:	6839      	ldr	r1, [r7, #0]
 8013d8c:	6878      	ldr	r0, [r7, #4]
 8013d8e:	f006 fbe3 	bl	801a558 <tcpip_send_msg_wait_sem>
 8013d92:	4603      	mov	r3, r0
 8013d94:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8013d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	d103      	bne.n	8013da6 <netconn_apimsg+0x2e>
    return apimsg->err;
 8013d9e:	683b      	ldr	r3, [r7, #0]
 8013da0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013da4:	e001      	b.n	8013daa <netconn_apimsg+0x32>
  }
  return err;
 8013da6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013daa:	4618      	mov	r0, r3
 8013dac:	3710      	adds	r7, #16
 8013dae:	46bd      	mov	sp, r7
 8013db0:	bd80      	pop	{r7, pc}
	...

08013db4 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 8013db4:	b580      	push	{r7, lr}
 8013db6:	b08c      	sub	sp, #48	@ 0x30
 8013db8:	af00      	add	r7, sp, #0
 8013dba:	4603      	mov	r3, r0
 8013dbc:	603a      	str	r2, [r7, #0]
 8013dbe:	71fb      	strb	r3, [r7, #7]
 8013dc0:	460b      	mov	r3, r1
 8013dc2:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 8013dc4:	79fb      	ldrb	r3, [r7, #7]
 8013dc6:	6839      	ldr	r1, [r7, #0]
 8013dc8:	4618      	mov	r0, r3
 8013dca:	f000 fad9 	bl	8014380 <netconn_alloc>
 8013dce:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 8013dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d046      	beq.n	8013e64 <netconn_new_with_proto_and_callback+0xb0>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 8013dd6:	79bb      	ldrb	r3, [r7, #6]
 8013dd8:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 8013dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ddc:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 8013dde:	f107 0308 	add.w	r3, r7, #8
 8013de2:	4619      	mov	r1, r3
 8013de4:	4822      	ldr	r0, [pc, #136]	@ (8013e70 <netconn_new_with_proto_and_callback+0xbc>)
 8013de6:	f7ff ffc7 	bl	8013d78 <netconn_apimsg>
 8013dea:	4603      	mov	r3, r0
 8013dec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 8013df0:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	d035      	beq.n	8013e64 <netconn_new_with_proto_and_callback+0xb0>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 8013df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013dfa:	685b      	ldr	r3, [r3, #4]
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	d005      	beq.n	8013e0c <netconn_new_with_proto_and_callback+0x58>
 8013e00:	4b1c      	ldr	r3, [pc, #112]	@ (8013e74 <netconn_new_with_proto_and_callback+0xc0>)
 8013e02:	22a3      	movs	r2, #163	@ 0xa3
 8013e04:	491c      	ldr	r1, [pc, #112]	@ (8013e78 <netconn_new_with_proto_and_callback+0xc4>)
 8013e06:	481d      	ldr	r0, [pc, #116]	@ (8013e7c <netconn_new_with_proto_and_callback+0xc8>)
 8013e08:	f009 f960 	bl	801d0cc <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 8013e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e0e:	3310      	adds	r3, #16
 8013e10:	4618      	mov	r0, r3
 8013e12:	f006 f991 	bl	801a138 <sys_mbox_valid>
 8013e16:	4603      	mov	r3, r0
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d105      	bne.n	8013e28 <netconn_new_with_proto_and_callback+0x74>
 8013e1c:	4b15      	ldr	r3, [pc, #84]	@ (8013e74 <netconn_new_with_proto_and_callback+0xc0>)
 8013e1e:	22a4      	movs	r2, #164	@ 0xa4
 8013e20:	4917      	ldr	r1, [pc, #92]	@ (8013e80 <netconn_new_with_proto_and_callback+0xcc>)
 8013e22:	4816      	ldr	r0, [pc, #88]	@ (8013e7c <netconn_new_with_proto_and_callback+0xc8>)
 8013e24:	f009 f952 	bl	801d0cc <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 8013e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e2a:	330c      	adds	r3, #12
 8013e2c:	4618      	mov	r0, r3
 8013e2e:	f006 f9e0 	bl	801a1f2 <sys_sem_valid>
 8013e32:	4603      	mov	r3, r0
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d105      	bne.n	8013e44 <netconn_new_with_proto_and_callback+0x90>
 8013e38:	4b0e      	ldr	r3, [pc, #56]	@ (8013e74 <netconn_new_with_proto_and_callback+0xc0>)
 8013e3a:	22a9      	movs	r2, #169	@ 0xa9
 8013e3c:	4911      	ldr	r1, [pc, #68]	@ (8013e84 <netconn_new_with_proto_and_callback+0xd0>)
 8013e3e:	480f      	ldr	r0, [pc, #60]	@ (8013e7c <netconn_new_with_proto_and_callback+0xc8>)
 8013e40:	f009 f944 	bl	801d0cc <iprintf>
      sys_sem_free(&conn->op_completed);
 8013e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e46:	330c      	adds	r3, #12
 8013e48:	4618      	mov	r0, r3
 8013e4a:	f006 f9c5 	bl	801a1d8 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 8013e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e50:	3310      	adds	r3, #16
 8013e52:	4618      	mov	r0, r3
 8013e54:	f006 f8fc 	bl	801a050 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 8013e58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013e5a:	2004      	movs	r0, #4
 8013e5c:	f003 fea6 	bl	8017bac <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 8013e60:	2300      	movs	r3, #0
 8013e62:	e000      	b.n	8013e66 <netconn_new_with_proto_and_callback+0xb2>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 8013e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8013e66:	4618      	mov	r0, r3
 8013e68:	3730      	adds	r7, #48	@ 0x30
 8013e6a:	46bd      	mov	sp, r7
 8013e6c:	bd80      	pop	{r7, pc}
 8013e6e:	bf00      	nop
 8013e70:	08014355 	.word	0x08014355
 8013e74:	08020e4c 	.word	0x08020e4c
 8013e78:	08020ea4 	.word	0x08020ea4
 8013e7c:	08020ec8 	.word	0x08020ec8
 8013e80:	08020ef0 	.word	0x08020ef0
 8013e84:	08020f08 	.word	0x08020f08

08013e88 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 8013e88:	b580      	push	{r7, lr}
 8013e8a:	b08c      	sub	sp, #48	@ 0x30
 8013e8c:	af00      	add	r7, sp, #0
 8013e8e:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d101      	bne.n	8013e9a <netconn_prepare_delete+0x12>
    return ERR_OK;
 8013e96:	2300      	movs	r3, #0
 8013e98:	e012      	b.n	8013ec0 <netconn_prepare_delete+0x38>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 8013e9e:	f107 030c 	add.w	r3, r7, #12
 8013ea2:	4619      	mov	r1, r3
 8013ea4:	4808      	ldr	r0, [pc, #32]	@ (8013ec8 <netconn_prepare_delete+0x40>)
 8013ea6:	f7ff ff67 	bl	8013d78 <netconn_apimsg>
 8013eaa:	4603      	mov	r3, r0
 8013eac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 8013eb0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d002      	beq.n	8013ebe <netconn_prepare_delete+0x36>
    return err;
 8013eb8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8013ebc:	e000      	b.n	8013ec0 <netconn_prepare_delete+0x38>
  }
  return ERR_OK;
 8013ebe:	2300      	movs	r3, #0
}
 8013ec0:	4618      	mov	r0, r3
 8013ec2:	3730      	adds	r7, #48	@ 0x30
 8013ec4:	46bd      	mov	sp, r7
 8013ec6:	bd80      	pop	{r7, pc}
 8013ec8:	0801450d 	.word	0x0801450d

08013ecc <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 8013ecc:	b580      	push	{r7, lr}
 8013ece:	b084      	sub	sp, #16
 8013ed0:	af00      	add	r7, sp, #0
 8013ed2:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	d101      	bne.n	8013ede <netconn_delete+0x12>
    return ERR_OK;
 8013eda:	2300      	movs	r3, #0
 8013edc:	e00d      	b.n	8013efa <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 8013ede:	6878      	ldr	r0, [r7, #4]
 8013ee0:	f7ff ffd2 	bl	8013e88 <netconn_prepare_delete>
 8013ee4:	4603      	mov	r3, r0
 8013ee6:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 8013ee8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d102      	bne.n	8013ef6 <netconn_delete+0x2a>
    netconn_free(conn);
 8013ef0:	6878      	ldr	r0, [r7, #4]
 8013ef2:	f000 faa7 	bl	8014444 <netconn_free>
  }
  return err;
 8013ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013efa:	4618      	mov	r0, r3
 8013efc:	3710      	adds	r7, #16
 8013efe:	46bd      	mov	sp, r7
 8013f00:	bd80      	pop	{r7, pc}
	...

08013f04 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 8013f04:	b580      	push	{r7, lr}
 8013f06:	b08e      	sub	sp, #56	@ 0x38
 8013f08:	af00      	add	r7, sp, #0
 8013f0a:	60f8      	str	r0, [r7, #12]
 8013f0c:	60b9      	str	r1, [r7, #8]
 8013f0e:	4613      	mov	r3, r2
 8013f10:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d109      	bne.n	8013f2c <netconn_bind+0x28>
 8013f18:	4b11      	ldr	r3, [pc, #68]	@ (8013f60 <netconn_bind+0x5c>)
 8013f1a:	f44f 729c 	mov.w	r2, #312	@ 0x138
 8013f1e:	4911      	ldr	r1, [pc, #68]	@ (8013f64 <netconn_bind+0x60>)
 8013f20:	4811      	ldr	r0, [pc, #68]	@ (8013f68 <netconn_bind+0x64>)
 8013f22:	f009 f8d3 	bl	801d0cc <iprintf>
 8013f26:	f06f 030f 	mvn.w	r3, #15
 8013f2a:	e015      	b.n	8013f58 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 8013f2c:	68bb      	ldr	r3, [r7, #8]
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d101      	bne.n	8013f36 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 8013f32:	4b0e      	ldr	r3, [pc, #56]	@ (8013f6c <netconn_bind+0x68>)
 8013f34:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8013f36:	68fb      	ldr	r3, [r7, #12]
 8013f38:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 8013f3a:	68bb      	ldr	r3, [r7, #8]
 8013f3c:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 8013f3e:	88fb      	ldrh	r3, [r7, #6]
 8013f40:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 8013f42:	f107 0314 	add.w	r3, r7, #20
 8013f46:	4619      	mov	r1, r3
 8013f48:	4809      	ldr	r0, [pc, #36]	@ (8013f70 <netconn_bind+0x6c>)
 8013f4a:	f7ff ff15 	bl	8013d78 <netconn_apimsg>
 8013f4e:	4603      	mov	r3, r0
 8013f50:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 8013f54:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8013f58:	4618      	mov	r0, r3
 8013f5a:	3738      	adds	r7, #56	@ 0x38
 8013f5c:	46bd      	mov	sp, r7
 8013f5e:	bd80      	pop	{r7, pc}
 8013f60:	08020e4c 	.word	0x08020e4c
 8013f64:	08020f84 	.word	0x08020f84
 8013f68:	08020ec8 	.word	0x08020ec8
 8013f6c:	08023290 	.word	0x08023290
 8013f70:	08014635 	.word	0x08014635

08013f74 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 8013f74:	b580      	push	{r7, lr}
 8013f76:	b088      	sub	sp, #32
 8013f78:	af00      	add	r7, sp, #0
 8013f7a:	60f8      	str	r0, [r7, #12]
 8013f7c:	60b9      	str	r1, [r7, #8]
 8013f7e:	4613      	mov	r3, r2
 8013f80:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 8013f82:	2300      	movs	r3, #0
 8013f84:	617b      	str	r3, [r7, #20]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 8013f86:	68bb      	ldr	r3, [r7, #8]
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d109      	bne.n	8013fa0 <netconn_recv_data+0x2c>
 8013f8c:	4b49      	ldr	r3, [pc, #292]	@ (80140b4 <netconn_recv_data+0x140>)
 8013f8e:	f44f 7212 	mov.w	r2, #584	@ 0x248
 8013f92:	4949      	ldr	r1, [pc, #292]	@ (80140b8 <netconn_recv_data+0x144>)
 8013f94:	4849      	ldr	r0, [pc, #292]	@ (80140bc <netconn_recv_data+0x148>)
 8013f96:	f009 f899 	bl	801d0cc <iprintf>
 8013f9a:	f06f 030f 	mvn.w	r3, #15
 8013f9e:	e084      	b.n	80140aa <netconn_recv_data+0x136>
  *new_buf = NULL;
 8013fa0:	68bb      	ldr	r3, [r7, #8]
 8013fa2:	2200      	movs	r2, #0
 8013fa4:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 8013fa6:	68fb      	ldr	r3, [r7, #12]
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	d109      	bne.n	8013fc0 <netconn_recv_data+0x4c>
 8013fac:	4b41      	ldr	r3, [pc, #260]	@ (80140b4 <netconn_recv_data+0x140>)
 8013fae:	f240 224a 	movw	r2, #586	@ 0x24a
 8013fb2:	4943      	ldr	r1, [pc, #268]	@ (80140c0 <netconn_recv_data+0x14c>)
 8013fb4:	4841      	ldr	r0, [pc, #260]	@ (80140bc <netconn_recv_data+0x148>)
 8013fb6:	f009 f889 	bl	801d0cc <iprintf>
 8013fba:	f06f 030f 	mvn.w	r3, #15
 8013fbe:	e074      	b.n	80140aa <netconn_recv_data+0x136>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 8013fc0:	68fb      	ldr	r3, [r7, #12]
 8013fc2:	3310      	adds	r3, #16
 8013fc4:	4618      	mov	r0, r3
 8013fc6:	f006 f8b7 	bl	801a138 <sys_mbox_valid>
 8013fca:	4603      	mov	r3, r0
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d10e      	bne.n	8013fee <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 8013fd0:	68f8      	ldr	r0, [r7, #12]
 8013fd2:	f000 f8d3 	bl	801417c <netconn_err>
 8013fd6:	4603      	mov	r3, r0
 8013fd8:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8013fda:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	d002      	beq.n	8013fe8 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 8013fe2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8013fe6:	e060      	b.n	80140aa <netconn_recv_data+0x136>
    }
    return ERR_CONN;
 8013fe8:	f06f 030a 	mvn.w	r3, #10
 8013fec:	e05d      	b.n	80140aa <netconn_recv_data+0x136>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 8013fee:	68fb      	ldr	r3, [r7, #12]
 8013ff0:	7e1b      	ldrb	r3, [r3, #24]
 8013ff2:	f003 0302 	and.w	r3, r3, #2
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d10f      	bne.n	801401a <netconn_recv_data+0xa6>
 8013ffa:	79fb      	ldrb	r3, [r7, #7]
 8013ffc:	f003 0304 	and.w	r3, r3, #4
 8014000:	2b00      	cmp	r3, #0
 8014002:	d10a      	bne.n	801401a <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 8014004:	68fb      	ldr	r3, [r7, #12]
 8014006:	7e1b      	ldrb	r3, [r3, #24]
 8014008:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 801400c:	2b00      	cmp	r3, #0
 801400e:	d104      	bne.n	801401a <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 8014010:	68fb      	ldr	r3, [r7, #12]
 8014012:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8014016:	2b00      	cmp	r3, #0
 8014018:	d023      	beq.n	8014062 <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 801401a:	68fb      	ldr	r3, [r7, #12]
 801401c:	3310      	adds	r3, #16
 801401e:	f107 0214 	add.w	r2, r7, #20
 8014022:	4611      	mov	r1, r2
 8014024:	4618      	mov	r0, r3
 8014026:	f006 f870 	bl	801a10a <sys_arch_mbox_tryfetch>
 801402a:	4603      	mov	r3, r0
 801402c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014030:	d11f      	bne.n	8014072 <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 8014032:	68f8      	ldr	r0, [r7, #12]
 8014034:	f000 f8a2 	bl	801417c <netconn_err>
 8014038:	4603      	mov	r3, r0
 801403a:	77fb      	strb	r3, [r7, #31]
      if (err != ERR_OK) {
 801403c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8014040:	2b00      	cmp	r3, #0
 8014042:	d002      	beq.n	801404a <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 8014044:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8014048:	e02f      	b.n	80140aa <netconn_recv_data+0x136>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 801404a:	68fb      	ldr	r3, [r7, #12]
 801404c:	7e1b      	ldrb	r3, [r3, #24]
 801404e:	f003 0301 	and.w	r3, r3, #1
 8014052:	2b00      	cmp	r3, #0
 8014054:	d002      	beq.n	801405c <netconn_recv_data+0xe8>
        return ERR_CONN;
 8014056:	f06f 030a 	mvn.w	r3, #10
 801405a:	e026      	b.n	80140aa <netconn_recv_data+0x136>
      }
      return ERR_WOULDBLOCK;
 801405c:	f06f 0306 	mvn.w	r3, #6
 8014060:	e023      	b.n	80140aa <netconn_recv_data+0x136>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 8014062:	68fb      	ldr	r3, [r7, #12]
 8014064:	3310      	adds	r3, #16
 8014066:	f107 0114 	add.w	r1, r7, #20
 801406a:	2200      	movs	r2, #0
 801406c:	4618      	mov	r0, r3
 801406e:	f006 f81b 	bl	801a0a8 <sys_arch_mbox_fetch>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 8014072:	697b      	ldr	r3, [r7, #20]
 8014074:	2b00      	cmp	r3, #0
 8014076:	d106      	bne.n	8014086 <netconn_recv_data+0x112>
 8014078:	4b0e      	ldr	r3, [pc, #56]	@ (80140b4 <netconn_recv_data+0x140>)
 801407a:	f240 2291 	movw	r2, #657	@ 0x291
 801407e:	4911      	ldr	r1, [pc, #68]	@ (80140c4 <netconn_recv_data+0x150>)
 8014080:	480e      	ldr	r0, [pc, #56]	@ (80140bc <netconn_recv_data+0x148>)
 8014082:	f009 f823 	bl	801d0cc <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 8014086:	697b      	ldr	r3, [r7, #20]
 8014088:	681b      	ldr	r3, [r3, #0]
 801408a:	891b      	ldrh	r3, [r3, #8]
 801408c:	83bb      	strh	r3, [r7, #28]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 801408e:	68fb      	ldr	r3, [r7, #12]
 8014090:	69db      	ldr	r3, [r3, #28]
 8014092:	2b00      	cmp	r3, #0
 8014094:	d005      	beq.n	80140a2 <netconn_recv_data+0x12e>
 8014096:	68fb      	ldr	r3, [r7, #12]
 8014098:	69db      	ldr	r3, [r3, #28]
 801409a:	8bba      	ldrh	r2, [r7, #28]
 801409c:	2101      	movs	r1, #1
 801409e:	68f8      	ldr	r0, [r7, #12]
 80140a0:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 80140a2:	697a      	ldr	r2, [r7, #20]
 80140a4:	68bb      	ldr	r3, [r7, #8]
 80140a6:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 80140a8:	2300      	movs	r3, #0
}
 80140aa:	4618      	mov	r0, r3
 80140ac:	3720      	adds	r7, #32
 80140ae:	46bd      	mov	sp, r7
 80140b0:	bd80      	pop	{r7, pc}
 80140b2:	bf00      	nop
 80140b4:	08020e4c 	.word	0x08020e4c
 80140b8:	08021004 	.word	0x08021004
 80140bc:	08020ec8 	.word	0x08020ec8
 80140c0:	08021024 	.word	0x08021024
 80140c4:	08021040 	.word	0x08021040

080140c8 <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 80140c8:	b580      	push	{r7, lr}
 80140ca:	b084      	sub	sp, #16
 80140cc:	af00      	add	r7, sp, #0
 80140ce:	60f8      	str	r0, [r7, #12]
 80140d0:	60b9      	str	r1, [r7, #8]
 80140d2:	4613      	mov	r3, r2
 80140d4:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 80140d6:	68fb      	ldr	r3, [r7, #12]
 80140d8:	2b00      	cmp	r3, #0
 80140da:	d005      	beq.n	80140e8 <netconn_recv_udp_raw_netbuf_flags+0x20>
 80140dc:	68fb      	ldr	r3, [r7, #12]
 80140de:	781b      	ldrb	r3, [r3, #0]
 80140e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80140e4:	2b10      	cmp	r3, #16
 80140e6:	d109      	bne.n	80140fc <netconn_recv_udp_raw_netbuf_flags+0x34>
 80140e8:	4b0a      	ldr	r3, [pc, #40]	@ (8014114 <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 80140ea:	f44f 7253 	mov.w	r2, #844	@ 0x34c
 80140ee:	490a      	ldr	r1, [pc, #40]	@ (8014118 <netconn_recv_udp_raw_netbuf_flags+0x50>)
 80140f0:	480a      	ldr	r0, [pc, #40]	@ (801411c <netconn_recv_udp_raw_netbuf_flags+0x54>)
 80140f2:	f008 ffeb 	bl	801d0cc <iprintf>
 80140f6:	f06f 030f 	mvn.w	r3, #15
 80140fa:	e006      	b.n	801410a <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 80140fc:	79fb      	ldrb	r3, [r7, #7]
 80140fe:	461a      	mov	r2, r3
 8014100:	68b9      	ldr	r1, [r7, #8]
 8014102:	68f8      	ldr	r0, [r7, #12]
 8014104:	f7ff ff36 	bl	8013f74 <netconn_recv_data>
 8014108:	4603      	mov	r3, r0
}
 801410a:	4618      	mov	r0, r3
 801410c:	3710      	adds	r7, #16
 801410e:	46bd      	mov	sp, r7
 8014110:	bd80      	pop	{r7, pc}
 8014112:	bf00      	nop
 8014114:	08020e4c 	.word	0x08020e4c
 8014118:	0802104c 	.word	0x0802104c
 801411c:	08020ec8 	.word	0x08020ec8

08014120 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 8014120:	b580      	push	{r7, lr}
 8014122:	b08c      	sub	sp, #48	@ 0x30
 8014124:	af00      	add	r7, sp, #0
 8014126:	6078      	str	r0, [r7, #4]
 8014128:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	2b00      	cmp	r3, #0
 801412e:	d109      	bne.n	8014144 <netconn_send+0x24>
 8014130:	4b0e      	ldr	r3, [pc, #56]	@ (801416c <netconn_send+0x4c>)
 8014132:	f240 32b2 	movw	r2, #946	@ 0x3b2
 8014136:	490e      	ldr	r1, [pc, #56]	@ (8014170 <netconn_send+0x50>)
 8014138:	480e      	ldr	r0, [pc, #56]	@ (8014174 <netconn_send+0x54>)
 801413a:	f008 ffc7 	bl	801d0cc <iprintf>
 801413e:	f06f 030f 	mvn.w	r3, #15
 8014142:	e00e      	b.n	8014162 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 8014148:	683b      	ldr	r3, [r7, #0]
 801414a:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 801414c:	f107 030c 	add.w	r3, r7, #12
 8014150:	4619      	mov	r1, r3
 8014152:	4809      	ldr	r0, [pc, #36]	@ (8014178 <netconn_send+0x58>)
 8014154:	f7ff fe10 	bl	8013d78 <netconn_apimsg>
 8014158:	4603      	mov	r3, r0
 801415a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 801415e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8014162:	4618      	mov	r0, r3
 8014164:	3730      	adds	r7, #48	@ 0x30
 8014166:	46bd      	mov	sp, r7
 8014168:	bd80      	pop	{r7, pc}
 801416a:	bf00      	nop
 801416c:	08020e4c 	.word	0x08020e4c
 8014170:	08021078 	.word	0x08021078
 8014174:	08020ec8 	.word	0x08020ec8
 8014178:	0801468b 	.word	0x0801468b

0801417c <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 801417c:	b580      	push	{r7, lr}
 801417e:	b084      	sub	sp, #16
 8014180:	af00      	add	r7, sp, #0
 8014182:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	2b00      	cmp	r3, #0
 8014188:	d101      	bne.n	801418e <netconn_err+0x12>
    return ERR_OK;
 801418a:	2300      	movs	r3, #0
 801418c:	e00d      	b.n	80141aa <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 801418e:	f006 f8ad 	bl	801a2ec <sys_arch_protect>
 8014192:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	7a1b      	ldrb	r3, [r3, #8]
 8014198:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	2200      	movs	r2, #0
 801419e:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 80141a0:	68f8      	ldr	r0, [r7, #12]
 80141a2:	f006 f8b1 	bl	801a308 <sys_arch_unprotect>
  return err;
 80141a6:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80141aa:	4618      	mov	r0, r3
 80141ac:	3710      	adds	r7, #16
 80141ae:	46bd      	mov	sp, r7
 80141b0:	bd80      	pop	{r7, pc}
	...

080141b4 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 80141b4:	b580      	push	{r7, lr}
 80141b6:	b088      	sub	sp, #32
 80141b8:	af00      	add	r7, sp, #0
 80141ba:	60f8      	str	r0, [r7, #12]
 80141bc:	60b9      	str	r1, [r7, #8]
 80141be:	607a      	str	r2, [r7, #4]
 80141c0:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 80141c2:	68bb      	ldr	r3, [r7, #8]
 80141c4:	2b00      	cmp	r3, #0
 80141c6:	d105      	bne.n	80141d4 <recv_udp+0x20>
 80141c8:	4b34      	ldr	r3, [pc, #208]	@ (801429c <recv_udp+0xe8>)
 80141ca:	22e5      	movs	r2, #229	@ 0xe5
 80141cc:	4934      	ldr	r1, [pc, #208]	@ (80142a0 <recv_udp+0xec>)
 80141ce:	4835      	ldr	r0, [pc, #212]	@ (80142a4 <recv_udp+0xf0>)
 80141d0:	f008 ff7c 	bl	801d0cc <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d105      	bne.n	80141e6 <recv_udp+0x32>
 80141da:	4b30      	ldr	r3, [pc, #192]	@ (801429c <recv_udp+0xe8>)
 80141dc:	22e6      	movs	r2, #230	@ 0xe6
 80141de:	4932      	ldr	r1, [pc, #200]	@ (80142a8 <recv_udp+0xf4>)
 80141e0:	4830      	ldr	r0, [pc, #192]	@ (80142a4 <recv_udp+0xf0>)
 80141e2:	f008 ff73 	bl	801d0cc <iprintf>
  conn = (struct netconn *)arg;
 80141e6:	68fb      	ldr	r3, [r7, #12]
 80141e8:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 80141ea:	69fb      	ldr	r3, [r7, #28]
 80141ec:	2b00      	cmp	r3, #0
 80141ee:	d103      	bne.n	80141f8 <recv_udp+0x44>
    pbuf_free(p);
 80141f0:	6878      	ldr	r0, [r7, #4]
 80141f2:	f004 fbe9 	bl	80189c8 <pbuf_free>
    return;
 80141f6:	e04d      	b.n	8014294 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 80141f8:	69fb      	ldr	r3, [r7, #28]
 80141fa:	685b      	ldr	r3, [r3, #4]
 80141fc:	68ba      	ldr	r2, [r7, #8]
 80141fe:	429a      	cmp	r2, r3
 8014200:	d005      	beq.n	801420e <recv_udp+0x5a>
 8014202:	4b26      	ldr	r3, [pc, #152]	@ (801429c <recv_udp+0xe8>)
 8014204:	22ee      	movs	r2, #238	@ 0xee
 8014206:	4929      	ldr	r1, [pc, #164]	@ (80142ac <recv_udp+0xf8>)
 8014208:	4826      	ldr	r0, [pc, #152]	@ (80142a4 <recv_udp+0xf0>)
 801420a:	f008 ff5f 	bl	801d0cc <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 801420e:	69fb      	ldr	r3, [r7, #28]
 8014210:	3310      	adds	r3, #16
 8014212:	4618      	mov	r0, r3
 8014214:	f005 ff90 	bl	801a138 <sys_mbox_valid>
 8014218:	4603      	mov	r3, r0
 801421a:	2b00      	cmp	r3, #0
 801421c:	d103      	bne.n	8014226 <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 801421e:	6878      	ldr	r0, [r7, #4]
 8014220:	f004 fbd2 	bl	80189c8 <pbuf_free>
    return;
 8014224:	e036      	b.n	8014294 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8014226:	2003      	movs	r0, #3
 8014228:	f003 fc4a 	bl	8017ac0 <memp_malloc>
 801422c:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 801422e:	69bb      	ldr	r3, [r7, #24]
 8014230:	2b00      	cmp	r3, #0
 8014232:	d103      	bne.n	801423c <recv_udp+0x88>
    pbuf_free(p);
 8014234:	6878      	ldr	r0, [r7, #4]
 8014236:	f004 fbc7 	bl	80189c8 <pbuf_free>
    return;
 801423a:	e02b      	b.n	8014294 <recv_udp+0xe0>
  } else {
    buf->p = p;
 801423c:	69bb      	ldr	r3, [r7, #24]
 801423e:	687a      	ldr	r2, [r7, #4]
 8014240:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 8014242:	69bb      	ldr	r3, [r7, #24]
 8014244:	687a      	ldr	r2, [r7, #4]
 8014246:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 8014248:	683b      	ldr	r3, [r7, #0]
 801424a:	2b00      	cmp	r3, #0
 801424c:	d002      	beq.n	8014254 <recv_udp+0xa0>
 801424e:	683b      	ldr	r3, [r7, #0]
 8014250:	681b      	ldr	r3, [r3, #0]
 8014252:	e000      	b.n	8014256 <recv_udp+0xa2>
 8014254:	2300      	movs	r3, #0
 8014256:	69ba      	ldr	r2, [r7, #24]
 8014258:	6093      	str	r3, [r2, #8]
    buf->port = port;
 801425a:	69bb      	ldr	r3, [r7, #24]
 801425c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801425e:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	891b      	ldrh	r3, [r3, #8]
 8014264:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 8014266:	69fb      	ldr	r3, [r7, #28]
 8014268:	3310      	adds	r3, #16
 801426a:	69b9      	ldr	r1, [r7, #24]
 801426c:	4618      	mov	r0, r3
 801426e:	f005 ff01 	bl	801a074 <sys_mbox_trypost>
 8014272:	4603      	mov	r3, r0
 8014274:	2b00      	cmp	r3, #0
 8014276:	d003      	beq.n	8014280 <recv_udp+0xcc>
    netbuf_delete(buf);
 8014278:	69b8      	ldr	r0, [r7, #24]
 801427a:	f003 fcc1 	bl	8017c00 <netbuf_delete>
    return;
 801427e:	e009      	b.n	8014294 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8014280:	69fb      	ldr	r3, [r7, #28]
 8014282:	69db      	ldr	r3, [r3, #28]
 8014284:	2b00      	cmp	r3, #0
 8014286:	d005      	beq.n	8014294 <recv_udp+0xe0>
 8014288:	69fb      	ldr	r3, [r7, #28]
 801428a:	69db      	ldr	r3, [r3, #28]
 801428c:	8afa      	ldrh	r2, [r7, #22]
 801428e:	2100      	movs	r1, #0
 8014290:	69f8      	ldr	r0, [r7, #28]
 8014292:	4798      	blx	r3
  }
}
 8014294:	3720      	adds	r7, #32
 8014296:	46bd      	mov	sp, r7
 8014298:	bd80      	pop	{r7, pc}
 801429a:	bf00      	nop
 801429c:	08021114 	.word	0x08021114
 80142a0:	0802116c 	.word	0x0802116c
 80142a4:	08021190 	.word	0x08021190
 80142a8:	080211b8 	.word	0x080211b8
 80142ac:	080211d8 	.word	0x080211d8

080142b0 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 80142b0:	b590      	push	{r4, r7, lr}
 80142b2:	b085      	sub	sp, #20
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 80142b8:	2300      	movs	r3, #0
 80142ba:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	681b      	ldr	r3, [r3, #0]
 80142c0:	685b      	ldr	r3, [r3, #4]
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d006      	beq.n	80142d4 <pcb_new+0x24>
 80142c6:	4b1f      	ldr	r3, [pc, #124]	@ (8014344 <pcb_new+0x94>)
 80142c8:	f240 2265 	movw	r2, #613	@ 0x265
 80142cc:	491e      	ldr	r1, [pc, #120]	@ (8014348 <pcb_new+0x98>)
 80142ce:	481f      	ldr	r0, [pc, #124]	@ (801434c <pcb_new+0x9c>)
 80142d0:	f008 fefc 	bl	801d0cc <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	681b      	ldr	r3, [r3, #0]
 80142d8:	781b      	ldrb	r3, [r3, #0]
 80142da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80142de:	2b20      	cmp	r3, #32
 80142e0:	d120      	bne.n	8014324 <pcb_new+0x74>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	681c      	ldr	r4, [r3, #0]
 80142e6:	7bfb      	ldrb	r3, [r7, #15]
 80142e8:	4618      	mov	r0, r3
 80142ea:	f006 ffb6 	bl	801b25a <udp_new_ip_type>
 80142ee:	4603      	mov	r3, r0
 80142f0:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	681b      	ldr	r3, [r3, #0]
 80142f6:	685b      	ldr	r3, [r3, #4]
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d017      	beq.n	801432c <pcb_new+0x7c>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	681b      	ldr	r3, [r3, #0]
 8014300:	781b      	ldrb	r3, [r3, #0]
 8014302:	2b22      	cmp	r3, #34	@ 0x22
 8014304:	d104      	bne.n	8014310 <pcb_new+0x60>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	681b      	ldr	r3, [r3, #0]
 801430a:	685b      	ldr	r3, [r3, #4]
 801430c:	2201      	movs	r2, #1
 801430e:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	681b      	ldr	r3, [r3, #0]
 8014314:	6858      	ldr	r0, [r3, #4]
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	681b      	ldr	r3, [r3, #0]
 801431a:	461a      	mov	r2, r3
 801431c:	490c      	ldr	r1, [pc, #48]	@ (8014350 <pcb_new+0xa0>)
 801431e:	f006 ff23 	bl	801b168 <udp_recv>
      }
      break;
 8014322:	e003      	b.n	801432c <pcb_new+0x7c>
      }
      break;
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	22fa      	movs	r2, #250	@ 0xfa
 8014328:	711a      	strb	r2, [r3, #4]
      return;
 801432a:	e008      	b.n	801433e <pcb_new+0x8e>
      break;
 801432c:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	681b      	ldr	r3, [r3, #0]
 8014332:	685b      	ldr	r3, [r3, #4]
 8014334:	2b00      	cmp	r3, #0
 8014336:	d102      	bne.n	801433e <pcb_new+0x8e>
    msg->err = ERR_MEM;
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	22ff      	movs	r2, #255	@ 0xff
 801433c:	711a      	strb	r2, [r3, #4]
  }
}
 801433e:	3714      	adds	r7, #20
 8014340:	46bd      	mov	sp, r7
 8014342:	bd90      	pop	{r4, r7, pc}
 8014344:	08021114 	.word	0x08021114
 8014348:	080211f8 	.word	0x080211f8
 801434c:	08021190 	.word	0x08021190
 8014350:	080141b5 	.word	0x080141b5

08014354 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 8014354:	b580      	push	{r7, lr}
 8014356:	b084      	sub	sp, #16
 8014358:	af00      	add	r7, sp, #0
 801435a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 8014360:	68fb      	ldr	r3, [r7, #12]
 8014362:	2200      	movs	r2, #0
 8014364:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 8014366:	68fb      	ldr	r3, [r7, #12]
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	685b      	ldr	r3, [r3, #4]
 801436c:	2b00      	cmp	r3, #0
 801436e:	d102      	bne.n	8014376 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 8014370:	68f8      	ldr	r0, [r7, #12]
 8014372:	f7ff ff9d 	bl	80142b0 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 8014376:	bf00      	nop
 8014378:	3710      	adds	r7, #16
 801437a:	46bd      	mov	sp, r7
 801437c:	bd80      	pop	{r7, pc}
	...

08014380 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 8014380:	b580      	push	{r7, lr}
 8014382:	b086      	sub	sp, #24
 8014384:	af00      	add	r7, sp, #0
 8014386:	4603      	mov	r3, r0
 8014388:	6039      	str	r1, [r7, #0]
 801438a:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 801438c:	2300      	movs	r3, #0
 801438e:	75fb      	strb	r3, [r7, #23]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 8014390:	2004      	movs	r0, #4
 8014392:	f003 fb95 	bl	8017ac0 <memp_malloc>
 8014396:	6138      	str	r0, [r7, #16]
  if (conn == NULL) {
 8014398:	693b      	ldr	r3, [r7, #16]
 801439a:	2b00      	cmp	r3, #0
 801439c:	d101      	bne.n	80143a2 <netconn_alloc+0x22>
    return NULL;
 801439e:	2300      	movs	r3, #0
 80143a0:	e045      	b.n	801442e <netconn_alloc+0xae>
  }

  conn->pending_err = ERR_OK;
 80143a2:	693b      	ldr	r3, [r7, #16]
 80143a4:	2200      	movs	r2, #0
 80143a6:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 80143a8:	693b      	ldr	r3, [r7, #16]
 80143aa:	79fa      	ldrb	r2, [r7, #7]
 80143ac:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 80143ae:	693b      	ldr	r3, [r7, #16]
 80143b0:	2200      	movs	r2, #0
 80143b2:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 80143b4:	79fb      	ldrb	r3, [r7, #7]
 80143b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80143ba:	2b20      	cmp	r3, #32
 80143bc:	d10c      	bne.n	80143d8 <netconn_alloc+0x58>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 80143be:	2306      	movs	r3, #6
 80143c0:	60fb      	str	r3, [r7, #12]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 80143c2:	bf00      	nop
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
      goto free_and_return;
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 80143c4:	693b      	ldr	r3, [r7, #16]
 80143c6:	3310      	adds	r3, #16
 80143c8:	68f9      	ldr	r1, [r7, #12]
 80143ca:	4618      	mov	r0, r3
 80143cc:	f005 fe26 	bl	801a01c <sys_mbox_new>
 80143d0:	4603      	mov	r3, r0
 80143d2:	2b00      	cmp	r3, #0
 80143d4:	d008      	beq.n	80143e8 <netconn_alloc+0x68>
    goto free_and_return;
 80143d6:	e025      	b.n	8014424 <netconn_alloc+0xa4>
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 80143d8:	4b17      	ldr	r3, [pc, #92]	@ (8014438 <netconn_alloc+0xb8>)
 80143da:	f240 22e5 	movw	r2, #741	@ 0x2e5
 80143de:	4917      	ldr	r1, [pc, #92]	@ (801443c <netconn_alloc+0xbc>)
 80143e0:	4817      	ldr	r0, [pc, #92]	@ (8014440 <netconn_alloc+0xc0>)
 80143e2:	f008 fe73 	bl	801d0cc <iprintf>
      goto free_and_return;
 80143e6:	e01d      	b.n	8014424 <netconn_alloc+0xa4>
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 80143e8:	693b      	ldr	r3, [r7, #16]
 80143ea:	330c      	adds	r3, #12
 80143ec:	2100      	movs	r1, #0
 80143ee:	4618      	mov	r0, r3
 80143f0:	f005 fec0 	bl	801a174 <sys_sem_new>
 80143f4:	4603      	mov	r3, r0
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d005      	beq.n	8014406 <netconn_alloc+0x86>
    sys_mbox_free(&conn->recvmbox);
 80143fa:	693b      	ldr	r3, [r7, #16]
 80143fc:	3310      	adds	r3, #16
 80143fe:	4618      	mov	r0, r3
 8014400:	f005 fe26 	bl	801a050 <sys_mbox_free>
    goto free_and_return;
 8014404:	e00e      	b.n	8014424 <netconn_alloc+0xa4>
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
#endif
  conn->state        = NETCONN_NONE;
 8014406:	693b      	ldr	r3, [r7, #16]
 8014408:	2200      	movs	r2, #0
 801440a:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 801440c:	693b      	ldr	r3, [r7, #16]
 801440e:	f04f 32ff 	mov.w	r2, #4294967295
 8014412:	615a      	str	r2, [r3, #20]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 8014414:	693b      	ldr	r3, [r7, #16]
 8014416:	683a      	ldr	r2, [r7, #0]
 8014418:	61da      	str	r2, [r3, #28]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 801441a:	693b      	ldr	r3, [r7, #16]
 801441c:	7dfa      	ldrb	r2, [r7, #23]
 801441e:	761a      	strb	r2, [r3, #24]
  return conn;
 8014420:	693b      	ldr	r3, [r7, #16]
 8014422:	e004      	b.n	801442e <netconn_alloc+0xae>
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 8014424:	6939      	ldr	r1, [r7, #16]
 8014426:	2004      	movs	r0, #4
 8014428:	f003 fbc0 	bl	8017bac <memp_free>
  return NULL;
 801442c:	2300      	movs	r3, #0
}
 801442e:	4618      	mov	r0, r3
 8014430:	3718      	adds	r7, #24
 8014432:	46bd      	mov	sp, r7
 8014434:	bd80      	pop	{r7, pc}
 8014436:	bf00      	nop
 8014438:	08021114 	.word	0x08021114
 801443c:	08021218 	.word	0x08021218
 8014440:	08021190 	.word	0x08021190

08014444 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 8014444:	b580      	push	{r7, lr}
 8014446:	b082      	sub	sp, #8
 8014448:	af00      	add	r7, sp, #0
 801444a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	685b      	ldr	r3, [r3, #4]
 8014450:	2b00      	cmp	r3, #0
 8014452:	d006      	beq.n	8014462 <netconn_free+0x1e>
 8014454:	4b13      	ldr	r3, [pc, #76]	@ (80144a4 <netconn_free+0x60>)
 8014456:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 801445a:	4913      	ldr	r1, [pc, #76]	@ (80144a8 <netconn_free+0x64>)
 801445c:	4813      	ldr	r0, [pc, #76]	@ (80144ac <netconn_free+0x68>)
 801445e:	f008 fe35 	bl	801d0cc <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 8014462:	687b      	ldr	r3, [r7, #4]
 8014464:	3310      	adds	r3, #16
 8014466:	4618      	mov	r0, r3
 8014468:	f005 fe66 	bl	801a138 <sys_mbox_valid>
 801446c:	4603      	mov	r3, r0
 801446e:	2b00      	cmp	r3, #0
 8014470:	d006      	beq.n	8014480 <netconn_free+0x3c>
 8014472:	4b0c      	ldr	r3, [pc, #48]	@ (80144a4 <netconn_free+0x60>)
 8014474:	f240 3223 	movw	r2, #803	@ 0x323
 8014478:	490d      	ldr	r1, [pc, #52]	@ (80144b0 <netconn_free+0x6c>)
 801447a:	480c      	ldr	r0, [pc, #48]	@ (80144ac <netconn_free+0x68>)
 801447c:	f008 fe26 	bl	801d0cc <iprintf>
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	330c      	adds	r3, #12
 8014484:	4618      	mov	r0, r3
 8014486:	f005 fea7 	bl	801a1d8 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 801448a:	687b      	ldr	r3, [r7, #4]
 801448c:	330c      	adds	r3, #12
 801448e:	4618      	mov	r0, r3
 8014490:	f005 fec0 	bl	801a214 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 8014494:	6879      	ldr	r1, [r7, #4]
 8014496:	2004      	movs	r0, #4
 8014498:	f003 fb88 	bl	8017bac <memp_free>
}
 801449c:	bf00      	nop
 801449e:	3708      	adds	r7, #8
 80144a0:	46bd      	mov	sp, r7
 80144a2:	bd80      	pop	{r7, pc}
 80144a4:	08021114 	.word	0x08021114
 80144a8:	08021240 	.word	0x08021240
 80144ac:	08021190 	.word	0x08021190
 80144b0:	08021270 	.word	0x08021270

080144b4 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 80144b4:	b580      	push	{r7, lr}
 80144b6:	b084      	sub	sp, #16
 80144b8:	af00      	add	r7, sp, #0
 80144ba:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	3310      	adds	r3, #16
 80144c0:	4618      	mov	r0, r3
 80144c2:	f005 fe39 	bl	801a138 <sys_mbox_valid>
 80144c6:	4603      	mov	r3, r0
 80144c8:	2b00      	cmp	r3, #0
 80144ca:	d01a      	beq.n	8014502 <netconn_drain+0x4e>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 80144cc:	e003      	b.n	80144d6 <netconn_drain+0x22>
            pbuf_free((struct pbuf *)mem);
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 80144ce:	68fb      	ldr	r3, [r7, #12]
 80144d0:	4618      	mov	r0, r3
 80144d2:	f003 fb95 	bl	8017c00 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 80144d6:	687b      	ldr	r3, [r7, #4]
 80144d8:	3310      	adds	r3, #16
 80144da:	f107 020c 	add.w	r2, r7, #12
 80144de:	4611      	mov	r1, r2
 80144e0:	4618      	mov	r0, r3
 80144e2:	f005 fe12 	bl	801a10a <sys_arch_mbox_tryfetch>
 80144e6:	4603      	mov	r3, r0
 80144e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144ec:	d1ef      	bne.n	80144ce <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	3310      	adds	r3, #16
 80144f2:	4618      	mov	r0, r3
 80144f4:	f005 fdac 	bl	801a050 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 80144f8:	687b      	ldr	r3, [r7, #4]
 80144fa:	3310      	adds	r3, #16
 80144fc:	4618      	mov	r0, r3
 80144fe:	f005 fe2c 	bl	801a15a <sys_mbox_set_invalid>
    }
    sys_mbox_free(&conn->acceptmbox);
    sys_mbox_set_invalid(&conn->acceptmbox);
  }
#endif /* LWIP_TCP */
}
 8014502:	bf00      	nop
 8014504:	3710      	adds	r7, #16
 8014506:	46bd      	mov	sp, r7
 8014508:	bd80      	pop	{r7, pc}
	...

0801450c <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 801450c:	b580      	push	{r7, lr}
 801450e:	b084      	sub	sp, #16
 8014510:	af00      	add	r7, sp, #0
 8014512:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 8014518:	68fb      	ldr	r3, [r7, #12]
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	785b      	ldrb	r3, [r3, #1]
 801451e:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 8014520:	7afb      	ldrb	r3, [r7, #11]
 8014522:	2b00      	cmp	r3, #0
 8014524:	d00d      	beq.n	8014542 <lwip_netconn_do_delconn+0x36>
 8014526:	68fb      	ldr	r3, [r7, #12]
 8014528:	681b      	ldr	r3, [r3, #0]
 801452a:	781b      	ldrb	r3, [r3, #0]
 801452c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014530:	2b10      	cmp	r3, #16
 8014532:	d006      	beq.n	8014542 <lwip_netconn_do_delconn+0x36>
 8014534:	4b3b      	ldr	r3, [pc, #236]	@ (8014624 <lwip_netconn_do_delconn+0x118>)
 8014536:	f240 425e 	movw	r2, #1118	@ 0x45e
 801453a:	493b      	ldr	r1, [pc, #236]	@ (8014628 <lwip_netconn_do_delconn+0x11c>)
 801453c:	483b      	ldr	r0, [pc, #236]	@ (801462c <lwip_netconn_do_delconn+0x120>)
 801453e:	f008 fdc5 	bl	801d0cc <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 8014542:	7afb      	ldrb	r3, [r7, #11]
 8014544:	2b00      	cmp	r3, #0
 8014546:	d005      	beq.n	8014554 <lwip_netconn_do_delconn+0x48>
 8014548:	7afb      	ldrb	r3, [r7, #11]
 801454a:	2b02      	cmp	r3, #2
 801454c:	d002      	beq.n	8014554 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 801454e:	7afb      	ldrb	r3, [r7, #11]
 8014550:	2b03      	cmp	r3, #3
 8014552:	d109      	bne.n	8014568 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 8014554:	7afb      	ldrb	r3, [r7, #11]
 8014556:	2b03      	cmp	r3, #3
 8014558:	d10a      	bne.n	8014570 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 801455a:	68fb      	ldr	r3, [r7, #12]
 801455c:	681b      	ldr	r3, [r3, #0]
 801455e:	7e1b      	ldrb	r3, [r3, #24]
 8014560:	f003 0304 	and.w	r3, r3, #4
 8014564:	2b00      	cmp	r3, #0
 8014566:	d103      	bne.n	8014570 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 8014568:	68fb      	ldr	r3, [r7, #12]
 801456a:	22fb      	movs	r2, #251	@ 0xfb
 801456c:	711a      	strb	r2, [r3, #4]
 801456e:	e04f      	b.n	8014610 <lwip_netconn_do_delconn+0x104>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 8014570:	7afb      	ldrb	r3, [r7, #11]
 8014572:	2b03      	cmp	r3, #3
 8014574:	d10d      	bne.n	8014592 <lwip_netconn_do_delconn+0x86>
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	681b      	ldr	r3, [r3, #0]
 801457a:	7e1b      	ldrb	r3, [r3, #24]
 801457c:	f003 0304 	and.w	r3, r3, #4
 8014580:	2b00      	cmp	r3, #0
 8014582:	d106      	bne.n	8014592 <lwip_netconn_do_delconn+0x86>
 8014584:	4b27      	ldr	r3, [pc, #156]	@ (8014624 <lwip_netconn_do_delconn+0x118>)
 8014586:	f240 427a 	movw	r2, #1146	@ 0x47a
 801458a:	4929      	ldr	r1, [pc, #164]	@ (8014630 <lwip_netconn_do_delconn+0x124>)
 801458c:	4827      	ldr	r0, [pc, #156]	@ (801462c <lwip_netconn_do_delconn+0x120>)
 801458e:	f008 fd9d 	bl	801d0cc <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 8014592:	68fb      	ldr	r3, [r7, #12]
 8014594:	2200      	movs	r2, #0
 8014596:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 8014598:	68fb      	ldr	r3, [r7, #12]
 801459a:	681b      	ldr	r3, [r3, #0]
 801459c:	4618      	mov	r0, r3
 801459e:	f7ff ff89 	bl	80144b4 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 80145a2:	68fb      	ldr	r3, [r7, #12]
 80145a4:	681b      	ldr	r3, [r3, #0]
 80145a6:	685b      	ldr	r3, [r3, #4]
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d017      	beq.n	80145dc <lwip_netconn_do_delconn+0xd0>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 80145ac:	68fb      	ldr	r3, [r7, #12]
 80145ae:	681b      	ldr	r3, [r3, #0]
 80145b0:	781b      	ldrb	r3, [r3, #0]
 80145b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80145b6:	2b20      	cmp	r3, #32
 80145b8:	d10b      	bne.n	80145d2 <lwip_netconn_do_delconn+0xc6>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 80145ba:	68fb      	ldr	r3, [r7, #12]
 80145bc:	681b      	ldr	r3, [r3, #0]
 80145be:	685b      	ldr	r3, [r3, #4]
 80145c0:	2200      	movs	r2, #0
 80145c2:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 80145c4:	68fb      	ldr	r3, [r7, #12]
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	685b      	ldr	r3, [r3, #4]
 80145ca:	4618      	mov	r0, r3
 80145cc:	f006 fdec 	bl	801b1a8 <udp_remove>
          break;
 80145d0:	e000      	b.n	80145d4 <lwip_netconn_do_delconn+0xc8>
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
#endif /* LWIP_TCP */
        default:
          break;
 80145d2:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 80145d4:	68fb      	ldr	r3, [r7, #12]
 80145d6:	681b      	ldr	r3, [r3, #0]
 80145d8:	2200      	movs	r2, #0
 80145da:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 80145dc:	68fb      	ldr	r3, [r7, #12]
 80145de:	681b      	ldr	r3, [r3, #0]
 80145e0:	69db      	ldr	r3, [r3, #28]
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	d007      	beq.n	80145f6 <lwip_netconn_do_delconn+0xea>
 80145e6:	68fb      	ldr	r3, [r7, #12]
 80145e8:	681b      	ldr	r3, [r3, #0]
 80145ea:	69db      	ldr	r3, [r3, #28]
 80145ec:	68fa      	ldr	r2, [r7, #12]
 80145ee:	6810      	ldr	r0, [r2, #0]
 80145f0:	2200      	movs	r2, #0
 80145f2:	2100      	movs	r1, #0
 80145f4:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	681b      	ldr	r3, [r3, #0]
 80145fa:	69db      	ldr	r3, [r3, #28]
 80145fc:	2b00      	cmp	r3, #0
 80145fe:	d007      	beq.n	8014610 <lwip_netconn_do_delconn+0x104>
 8014600:	68fb      	ldr	r3, [r7, #12]
 8014602:	681b      	ldr	r3, [r3, #0]
 8014604:	69db      	ldr	r3, [r3, #28]
 8014606:	68fa      	ldr	r2, [r7, #12]
 8014608:	6810      	ldr	r0, [r2, #0]
 801460a:	2200      	movs	r2, #0
 801460c:	2102      	movs	r1, #2
 801460e:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	681b      	ldr	r3, [r3, #0]
 8014614:	330c      	adds	r3, #12
 8014616:	4618      	mov	r0, r3
 8014618:	f005 fdeb 	bl	801a1f2 <sys_sem_valid>
    TCPIP_APIMSG_ACK(msg);
  }
}
 801461c:	bf00      	nop
 801461e:	3710      	adds	r7, #16
 8014620:	46bd      	mov	sp, r7
 8014622:	bd80      	pop	{r7, pc}
 8014624:	08021114 	.word	0x08021114
 8014628:	080212ac 	.word	0x080212ac
 801462c:	08021190 	.word	0x08021190
 8014630:	080212c0 	.word	0x080212c0

08014634 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 8014634:	b580      	push	{r7, lr}
 8014636:	b084      	sub	sp, #16
 8014638:	af00      	add	r7, sp, #0
 801463a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 8014640:	68bb      	ldr	r3, [r7, #8]
 8014642:	681b      	ldr	r3, [r3, #0]
 8014644:	685b      	ldr	r3, [r3, #4]
 8014646:	2b00      	cmp	r3, #0
 8014648:	d016      	beq.n	8014678 <lwip_netconn_do_bind+0x44>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 801464a:	68bb      	ldr	r3, [r7, #8]
 801464c:	681b      	ldr	r3, [r3, #0]
 801464e:	781b      	ldrb	r3, [r3, #0]
 8014650:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014654:	2b20      	cmp	r3, #32
 8014656:	d10c      	bne.n	8014672 <lwip_netconn_do_bind+0x3e>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8014658:	68bb      	ldr	r3, [r7, #8]
 801465a:	681b      	ldr	r3, [r3, #0]
 801465c:	6858      	ldr	r0, [r3, #4]
 801465e:	68bb      	ldr	r3, [r7, #8]
 8014660:	6899      	ldr	r1, [r3, #8]
 8014662:	68bb      	ldr	r3, [r7, #8]
 8014664:	899b      	ldrh	r3, [r3, #12]
 8014666:	461a      	mov	r2, r3
 8014668:	f006 fcdc 	bl	801b024 <udp_bind>
 801466c:	4603      	mov	r3, r0
 801466e:	73fb      	strb	r3, [r7, #15]
        break;
 8014670:	e004      	b.n	801467c <lwip_netconn_do_bind+0x48>
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
        break;
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 8014672:	23fa      	movs	r3, #250	@ 0xfa
 8014674:	73fb      	strb	r3, [r7, #15]
        break;
 8014676:	e001      	b.n	801467c <lwip_netconn_do_bind+0x48>
    }
  } else {
    err = ERR_VAL;
 8014678:	23fa      	movs	r3, #250	@ 0xfa
 801467a:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 801467c:	68bb      	ldr	r3, [r7, #8]
 801467e:	7bfa      	ldrb	r2, [r7, #15]
 8014680:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 8014682:	bf00      	nop
 8014684:	3710      	adds	r7, #16
 8014686:	46bd      	mov	sp, r7
 8014688:	bd80      	pop	{r7, pc}

0801468a <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 801468a:	b580      	push	{r7, lr}
 801468c:	b084      	sub	sp, #16
 801468e:	af00      	add	r7, sp, #0
 8014690:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8014692:	687b      	ldr	r3, [r7, #4]
 8014694:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 8014696:	68bb      	ldr	r3, [r7, #8]
 8014698:	681b      	ldr	r3, [r3, #0]
 801469a:	4618      	mov	r0, r3
 801469c:	f7ff fd6e 	bl	801417c <netconn_err>
 80146a0:	4603      	mov	r3, r0
 80146a2:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 80146a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80146a8:	2b00      	cmp	r3, #0
 80146aa:	d134      	bne.n	8014716 <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 80146ac:	68bb      	ldr	r3, [r7, #8]
 80146ae:	681b      	ldr	r3, [r3, #0]
 80146b0:	685b      	ldr	r3, [r3, #4]
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d02d      	beq.n	8014712 <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 80146b6:	68bb      	ldr	r3, [r7, #8]
 80146b8:	681b      	ldr	r3, [r3, #0]
 80146ba:	781b      	ldrb	r3, [r3, #0]
 80146bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80146c0:	2b20      	cmp	r3, #32
 80146c2:	d123      	bne.n	801470c <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 80146c4:	68bb      	ldr	r3, [r7, #8]
 80146c6:	689b      	ldr	r3, [r3, #8]
 80146c8:	689b      	ldr	r3, [r3, #8]
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	d10c      	bne.n	80146e8 <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 80146ce:	68bb      	ldr	r3, [r7, #8]
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	685a      	ldr	r2, [r3, #4]
 80146d4:	68bb      	ldr	r3, [r7, #8]
 80146d6:	689b      	ldr	r3, [r3, #8]
 80146d8:	681b      	ldr	r3, [r3, #0]
 80146da:	4619      	mov	r1, r3
 80146dc:	4610      	mov	r0, r2
 80146de:	f006 fab7 	bl	801ac50 <udp_send>
 80146e2:	4603      	mov	r3, r0
 80146e4:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 80146e6:	e016      	b.n	8014716 <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 80146e8:	68bb      	ldr	r3, [r7, #8]
 80146ea:	681b      	ldr	r3, [r3, #0]
 80146ec:	6858      	ldr	r0, [r3, #4]
 80146ee:	68bb      	ldr	r3, [r7, #8]
 80146f0:	689b      	ldr	r3, [r3, #8]
 80146f2:	6819      	ldr	r1, [r3, #0]
 80146f4:	68bb      	ldr	r3, [r7, #8]
 80146f6:	689b      	ldr	r3, [r3, #8]
 80146f8:	f103 0208 	add.w	r2, r3, #8
 80146fc:	68bb      	ldr	r3, [r7, #8]
 80146fe:	689b      	ldr	r3, [r3, #8]
 8014700:	899b      	ldrh	r3, [r3, #12]
 8014702:	f006 fad9 	bl	801acb8 <udp_sendto>
 8014706:	4603      	mov	r3, r0
 8014708:	73fb      	strb	r3, [r7, #15]
          break;
 801470a:	e004      	b.n	8014716 <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 801470c:	23f5      	movs	r3, #245	@ 0xf5
 801470e:	73fb      	strb	r3, [r7, #15]
          break;
 8014710:	e001      	b.n	8014716 <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 8014712:	23f5      	movs	r3, #245	@ 0xf5
 8014714:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 8014716:	68bb      	ldr	r3, [r7, #8]
 8014718:	7bfa      	ldrb	r2, [r7, #15]
 801471a:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 801471c:	bf00      	nop
 801471e:	3710      	adds	r7, #16
 8014720:	46bd      	mov	sp, r7
 8014722:	bd80      	pop	{r7, pc}

08014724 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8014724:	b480      	push	{r7}
 8014726:	b083      	sub	sp, #12
 8014728:	af00      	add	r7, sp, #0
 801472a:	4603      	mov	r3, r0
 801472c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 801472e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014732:	021b      	lsls	r3, r3, #8
 8014734:	b21a      	sxth	r2, r3
 8014736:	88fb      	ldrh	r3, [r7, #6]
 8014738:	0a1b      	lsrs	r3, r3, #8
 801473a:	b29b      	uxth	r3, r3
 801473c:	b21b      	sxth	r3, r3
 801473e:	4313      	orrs	r3, r2
 8014740:	b21b      	sxth	r3, r3
 8014742:	b29b      	uxth	r3, r3
}
 8014744:	4618      	mov	r0, r3
 8014746:	370c      	adds	r7, #12
 8014748:	46bd      	mov	sp, r7
 801474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801474e:	4770      	bx	lr

08014750 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8014750:	b480      	push	{r7}
 8014752:	b083      	sub	sp, #12
 8014754:	af00      	add	r7, sp, #0
 8014756:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	061a      	lsls	r2, r3, #24
 801475c:	687b      	ldr	r3, [r7, #4]
 801475e:	021b      	lsls	r3, r3, #8
 8014760:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8014764:	431a      	orrs	r2, r3
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	0a1b      	lsrs	r3, r3, #8
 801476a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801476e:	431a      	orrs	r2, r3
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	0e1b      	lsrs	r3, r3, #24
 8014774:	4313      	orrs	r3, r2
}
 8014776:	4618      	mov	r0, r3
 8014778:	370c      	adds	r7, #12
 801477a:	46bd      	mov	sp, r7
 801477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014780:	4770      	bx	lr
	...

08014784 <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 8014784:	b480      	push	{r7}
 8014786:	b083      	sub	sp, #12
 8014788:	af00      	add	r7, sp, #0
 801478a:	4603      	mov	r3, r0
 801478c:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 801478e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014792:	2b00      	cmp	r3, #0
 8014794:	dc04      	bgt.n	80147a0 <err_to_errno+0x1c>
 8014796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801479a:	f113 0f10 	cmn.w	r3, #16
 801479e:	da01      	bge.n	80147a4 <err_to_errno+0x20>
    return EIO;
 80147a0:	2305      	movs	r3, #5
 80147a2:	e005      	b.n	80147b0 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 80147a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80147a8:	425b      	negs	r3, r3
 80147aa:	4a04      	ldr	r2, [pc, #16]	@ (80147bc <err_to_errno+0x38>)
 80147ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80147b0:	4618      	mov	r0, r3
 80147b2:	370c      	adds	r7, #12
 80147b4:	46bd      	mov	sp, r7
 80147b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ba:	4770      	bx	lr
 80147bc:	0802323c 	.word	0x0802323c

080147c0 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80147c0:	b580      	push	{r7, lr}
 80147c2:	b082      	sub	sp, #8
 80147c4:	af00      	add	r7, sp, #0
 80147c6:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80147c8:	4915      	ldr	r1, [pc, #84]	@ (8014820 <etharp_free_entry+0x60>)
 80147ca:	687a      	ldr	r2, [r7, #4]
 80147cc:	4613      	mov	r3, r2
 80147ce:	005b      	lsls	r3, r3, #1
 80147d0:	4413      	add	r3, r2
 80147d2:	00db      	lsls	r3, r3, #3
 80147d4:	440b      	add	r3, r1
 80147d6:	681b      	ldr	r3, [r3, #0]
 80147d8:	2b00      	cmp	r3, #0
 80147da:	d013      	beq.n	8014804 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80147dc:	4910      	ldr	r1, [pc, #64]	@ (8014820 <etharp_free_entry+0x60>)
 80147de:	687a      	ldr	r2, [r7, #4]
 80147e0:	4613      	mov	r3, r2
 80147e2:	005b      	lsls	r3, r3, #1
 80147e4:	4413      	add	r3, r2
 80147e6:	00db      	lsls	r3, r3, #3
 80147e8:	440b      	add	r3, r1
 80147ea:	681b      	ldr	r3, [r3, #0]
 80147ec:	4618      	mov	r0, r3
 80147ee:	f004 f8eb 	bl	80189c8 <pbuf_free>
    arp_table[i].q = NULL;
 80147f2:	490b      	ldr	r1, [pc, #44]	@ (8014820 <etharp_free_entry+0x60>)
 80147f4:	687a      	ldr	r2, [r7, #4]
 80147f6:	4613      	mov	r3, r2
 80147f8:	005b      	lsls	r3, r3, #1
 80147fa:	4413      	add	r3, r2
 80147fc:	00db      	lsls	r3, r3, #3
 80147fe:	440b      	add	r3, r1
 8014800:	2200      	movs	r2, #0
 8014802:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8014804:	4906      	ldr	r1, [pc, #24]	@ (8014820 <etharp_free_entry+0x60>)
 8014806:	687a      	ldr	r2, [r7, #4]
 8014808:	4613      	mov	r3, r2
 801480a:	005b      	lsls	r3, r3, #1
 801480c:	4413      	add	r3, r2
 801480e:	00db      	lsls	r3, r3, #3
 8014810:	440b      	add	r3, r1
 8014812:	3314      	adds	r3, #20
 8014814:	2200      	movs	r2, #0
 8014816:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8014818:	bf00      	nop
 801481a:	3708      	adds	r7, #8
 801481c:	46bd      	mov	sp, r7
 801481e:	bd80      	pop	{r7, pc}
 8014820:	24019c58 	.word	0x24019c58

08014824 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8014824:	b580      	push	{r7, lr}
 8014826:	b082      	sub	sp, #8
 8014828:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801482a:	2300      	movs	r3, #0
 801482c:	607b      	str	r3, [r7, #4]
 801482e:	e096      	b.n	801495e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8014830:	494f      	ldr	r1, [pc, #316]	@ (8014970 <etharp_tmr+0x14c>)
 8014832:	687a      	ldr	r2, [r7, #4]
 8014834:	4613      	mov	r3, r2
 8014836:	005b      	lsls	r3, r3, #1
 8014838:	4413      	add	r3, r2
 801483a:	00db      	lsls	r3, r3, #3
 801483c:	440b      	add	r3, r1
 801483e:	3314      	adds	r3, #20
 8014840:	781b      	ldrb	r3, [r3, #0]
 8014842:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8014844:	78fb      	ldrb	r3, [r7, #3]
 8014846:	2b00      	cmp	r3, #0
 8014848:	f000 8086 	beq.w	8014958 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801484c:	4948      	ldr	r1, [pc, #288]	@ (8014970 <etharp_tmr+0x14c>)
 801484e:	687a      	ldr	r2, [r7, #4]
 8014850:	4613      	mov	r3, r2
 8014852:	005b      	lsls	r3, r3, #1
 8014854:	4413      	add	r3, r2
 8014856:	00db      	lsls	r3, r3, #3
 8014858:	440b      	add	r3, r1
 801485a:	3312      	adds	r3, #18
 801485c:	881b      	ldrh	r3, [r3, #0]
 801485e:	3301      	adds	r3, #1
 8014860:	b298      	uxth	r0, r3
 8014862:	4943      	ldr	r1, [pc, #268]	@ (8014970 <etharp_tmr+0x14c>)
 8014864:	687a      	ldr	r2, [r7, #4]
 8014866:	4613      	mov	r3, r2
 8014868:	005b      	lsls	r3, r3, #1
 801486a:	4413      	add	r3, r2
 801486c:	00db      	lsls	r3, r3, #3
 801486e:	440b      	add	r3, r1
 8014870:	3312      	adds	r3, #18
 8014872:	4602      	mov	r2, r0
 8014874:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8014876:	493e      	ldr	r1, [pc, #248]	@ (8014970 <etharp_tmr+0x14c>)
 8014878:	687a      	ldr	r2, [r7, #4]
 801487a:	4613      	mov	r3, r2
 801487c:	005b      	lsls	r3, r3, #1
 801487e:	4413      	add	r3, r2
 8014880:	00db      	lsls	r3, r3, #3
 8014882:	440b      	add	r3, r1
 8014884:	3312      	adds	r3, #18
 8014886:	881b      	ldrh	r3, [r3, #0]
 8014888:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801488c:	d215      	bcs.n	80148ba <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801488e:	4938      	ldr	r1, [pc, #224]	@ (8014970 <etharp_tmr+0x14c>)
 8014890:	687a      	ldr	r2, [r7, #4]
 8014892:	4613      	mov	r3, r2
 8014894:	005b      	lsls	r3, r3, #1
 8014896:	4413      	add	r3, r2
 8014898:	00db      	lsls	r3, r3, #3
 801489a:	440b      	add	r3, r1
 801489c:	3314      	adds	r3, #20
 801489e:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80148a0:	2b01      	cmp	r3, #1
 80148a2:	d10e      	bne.n	80148c2 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80148a4:	4932      	ldr	r1, [pc, #200]	@ (8014970 <etharp_tmr+0x14c>)
 80148a6:	687a      	ldr	r2, [r7, #4]
 80148a8:	4613      	mov	r3, r2
 80148aa:	005b      	lsls	r3, r3, #1
 80148ac:	4413      	add	r3, r2
 80148ae:	00db      	lsls	r3, r3, #3
 80148b0:	440b      	add	r3, r1
 80148b2:	3312      	adds	r3, #18
 80148b4:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80148b6:	2b04      	cmp	r3, #4
 80148b8:	d903      	bls.n	80148c2 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80148ba:	6878      	ldr	r0, [r7, #4]
 80148bc:	f7ff ff80 	bl	80147c0 <etharp_free_entry>
 80148c0:	e04a      	b.n	8014958 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80148c2:	492b      	ldr	r1, [pc, #172]	@ (8014970 <etharp_tmr+0x14c>)
 80148c4:	687a      	ldr	r2, [r7, #4]
 80148c6:	4613      	mov	r3, r2
 80148c8:	005b      	lsls	r3, r3, #1
 80148ca:	4413      	add	r3, r2
 80148cc:	00db      	lsls	r3, r3, #3
 80148ce:	440b      	add	r3, r1
 80148d0:	3314      	adds	r3, #20
 80148d2:	781b      	ldrb	r3, [r3, #0]
 80148d4:	2b03      	cmp	r3, #3
 80148d6:	d10a      	bne.n	80148ee <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80148d8:	4925      	ldr	r1, [pc, #148]	@ (8014970 <etharp_tmr+0x14c>)
 80148da:	687a      	ldr	r2, [r7, #4]
 80148dc:	4613      	mov	r3, r2
 80148de:	005b      	lsls	r3, r3, #1
 80148e0:	4413      	add	r3, r2
 80148e2:	00db      	lsls	r3, r3, #3
 80148e4:	440b      	add	r3, r1
 80148e6:	3314      	adds	r3, #20
 80148e8:	2204      	movs	r2, #4
 80148ea:	701a      	strb	r2, [r3, #0]
 80148ec:	e034      	b.n	8014958 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80148ee:	4920      	ldr	r1, [pc, #128]	@ (8014970 <etharp_tmr+0x14c>)
 80148f0:	687a      	ldr	r2, [r7, #4]
 80148f2:	4613      	mov	r3, r2
 80148f4:	005b      	lsls	r3, r3, #1
 80148f6:	4413      	add	r3, r2
 80148f8:	00db      	lsls	r3, r3, #3
 80148fa:	440b      	add	r3, r1
 80148fc:	3314      	adds	r3, #20
 80148fe:	781b      	ldrb	r3, [r3, #0]
 8014900:	2b04      	cmp	r3, #4
 8014902:	d10a      	bne.n	801491a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8014904:	491a      	ldr	r1, [pc, #104]	@ (8014970 <etharp_tmr+0x14c>)
 8014906:	687a      	ldr	r2, [r7, #4]
 8014908:	4613      	mov	r3, r2
 801490a:	005b      	lsls	r3, r3, #1
 801490c:	4413      	add	r3, r2
 801490e:	00db      	lsls	r3, r3, #3
 8014910:	440b      	add	r3, r1
 8014912:	3314      	adds	r3, #20
 8014914:	2202      	movs	r2, #2
 8014916:	701a      	strb	r2, [r3, #0]
 8014918:	e01e      	b.n	8014958 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801491a:	4915      	ldr	r1, [pc, #84]	@ (8014970 <etharp_tmr+0x14c>)
 801491c:	687a      	ldr	r2, [r7, #4]
 801491e:	4613      	mov	r3, r2
 8014920:	005b      	lsls	r3, r3, #1
 8014922:	4413      	add	r3, r2
 8014924:	00db      	lsls	r3, r3, #3
 8014926:	440b      	add	r3, r1
 8014928:	3314      	adds	r3, #20
 801492a:	781b      	ldrb	r3, [r3, #0]
 801492c:	2b01      	cmp	r3, #1
 801492e:	d113      	bne.n	8014958 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8014930:	490f      	ldr	r1, [pc, #60]	@ (8014970 <etharp_tmr+0x14c>)
 8014932:	687a      	ldr	r2, [r7, #4]
 8014934:	4613      	mov	r3, r2
 8014936:	005b      	lsls	r3, r3, #1
 8014938:	4413      	add	r3, r2
 801493a:	00db      	lsls	r3, r3, #3
 801493c:	440b      	add	r3, r1
 801493e:	3308      	adds	r3, #8
 8014940:	6818      	ldr	r0, [r3, #0]
 8014942:	687a      	ldr	r2, [r7, #4]
 8014944:	4613      	mov	r3, r2
 8014946:	005b      	lsls	r3, r3, #1
 8014948:	4413      	add	r3, r2
 801494a:	00db      	lsls	r3, r3, #3
 801494c:	4a08      	ldr	r2, [pc, #32]	@ (8014970 <etharp_tmr+0x14c>)
 801494e:	4413      	add	r3, r2
 8014950:	3304      	adds	r3, #4
 8014952:	4619      	mov	r1, r3
 8014954:	f000 fe6e 	bl	8015634 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	3301      	adds	r3, #1
 801495c:	607b      	str	r3, [r7, #4]
 801495e:	687b      	ldr	r3, [r7, #4]
 8014960:	2b09      	cmp	r3, #9
 8014962:	f77f af65 	ble.w	8014830 <etharp_tmr+0xc>
      }
    }
  }
}
 8014966:	bf00      	nop
 8014968:	bf00      	nop
 801496a:	3708      	adds	r7, #8
 801496c:	46bd      	mov	sp, r7
 801496e:	bd80      	pop	{r7, pc}
 8014970:	24019c58 	.word	0x24019c58

08014974 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8014974:	b580      	push	{r7, lr}
 8014976:	b08a      	sub	sp, #40	@ 0x28
 8014978:	af00      	add	r7, sp, #0
 801497a:	60f8      	str	r0, [r7, #12]
 801497c:	460b      	mov	r3, r1
 801497e:	607a      	str	r2, [r7, #4]
 8014980:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8014982:	230a      	movs	r3, #10
 8014984:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8014986:	230a      	movs	r3, #10
 8014988:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801498a:	230a      	movs	r3, #10
 801498c:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801498e:	2300      	movs	r3, #0
 8014990:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8014992:	230a      	movs	r3, #10
 8014994:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8014996:	2300      	movs	r3, #0
 8014998:	83bb      	strh	r3, [r7, #28]
 801499a:	2300      	movs	r3, #0
 801499c:	837b      	strh	r3, [r7, #26]
 801499e:	2300      	movs	r3, #0
 80149a0:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80149a2:	2300      	movs	r3, #0
 80149a4:	843b      	strh	r3, [r7, #32]
 80149a6:	e0ae      	b.n	8014b06 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80149a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80149ac:	49a6      	ldr	r1, [pc, #664]	@ (8014c48 <etharp_find_entry+0x2d4>)
 80149ae:	4613      	mov	r3, r2
 80149b0:	005b      	lsls	r3, r3, #1
 80149b2:	4413      	add	r3, r2
 80149b4:	00db      	lsls	r3, r3, #3
 80149b6:	440b      	add	r3, r1
 80149b8:	3314      	adds	r3, #20
 80149ba:	781b      	ldrb	r3, [r3, #0]
 80149bc:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80149be:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80149c2:	2b0a      	cmp	r3, #10
 80149c4:	d105      	bne.n	80149d2 <etharp_find_entry+0x5e>
 80149c6:	7dfb      	ldrb	r3, [r7, #23]
 80149c8:	2b00      	cmp	r3, #0
 80149ca:	d102      	bne.n	80149d2 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80149cc:	8c3b      	ldrh	r3, [r7, #32]
 80149ce:	847b      	strh	r3, [r7, #34]	@ 0x22
 80149d0:	e095      	b.n	8014afe <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80149d2:	7dfb      	ldrb	r3, [r7, #23]
 80149d4:	2b00      	cmp	r3, #0
 80149d6:	f000 8092 	beq.w	8014afe <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80149da:	7dfb      	ldrb	r3, [r7, #23]
 80149dc:	2b01      	cmp	r3, #1
 80149de:	d009      	beq.n	80149f4 <etharp_find_entry+0x80>
 80149e0:	7dfb      	ldrb	r3, [r7, #23]
 80149e2:	2b01      	cmp	r3, #1
 80149e4:	d806      	bhi.n	80149f4 <etharp_find_entry+0x80>
 80149e6:	4b99      	ldr	r3, [pc, #612]	@ (8014c4c <etharp_find_entry+0x2d8>)
 80149e8:	f240 1223 	movw	r2, #291	@ 0x123
 80149ec:	4998      	ldr	r1, [pc, #608]	@ (8014c50 <etharp_find_entry+0x2dc>)
 80149ee:	4899      	ldr	r0, [pc, #612]	@ (8014c54 <etharp_find_entry+0x2e0>)
 80149f0:	f008 fb6c 	bl	801d0cc <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80149f4:	68fb      	ldr	r3, [r7, #12]
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	d020      	beq.n	8014a3c <etharp_find_entry+0xc8>
 80149fa:	68fb      	ldr	r3, [r7, #12]
 80149fc:	6819      	ldr	r1, [r3, #0]
 80149fe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014a02:	4891      	ldr	r0, [pc, #580]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014a04:	4613      	mov	r3, r2
 8014a06:	005b      	lsls	r3, r3, #1
 8014a08:	4413      	add	r3, r2
 8014a0a:	00db      	lsls	r3, r3, #3
 8014a0c:	4403      	add	r3, r0
 8014a0e:	3304      	adds	r3, #4
 8014a10:	681b      	ldr	r3, [r3, #0]
 8014a12:	4299      	cmp	r1, r3
 8014a14:	d112      	bne.n	8014a3c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	2b00      	cmp	r3, #0
 8014a1a:	d00c      	beq.n	8014a36 <etharp_find_entry+0xc2>
 8014a1c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014a20:	4989      	ldr	r1, [pc, #548]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014a22:	4613      	mov	r3, r2
 8014a24:	005b      	lsls	r3, r3, #1
 8014a26:	4413      	add	r3, r2
 8014a28:	00db      	lsls	r3, r3, #3
 8014a2a:	440b      	add	r3, r1
 8014a2c:	3308      	adds	r3, #8
 8014a2e:	681b      	ldr	r3, [r3, #0]
 8014a30:	687a      	ldr	r2, [r7, #4]
 8014a32:	429a      	cmp	r2, r3
 8014a34:	d102      	bne.n	8014a3c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8014a36:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8014a3a:	e100      	b.n	8014c3e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8014a3c:	7dfb      	ldrb	r3, [r7, #23]
 8014a3e:	2b01      	cmp	r3, #1
 8014a40:	d140      	bne.n	8014ac4 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8014a42:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014a46:	4980      	ldr	r1, [pc, #512]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014a48:	4613      	mov	r3, r2
 8014a4a:	005b      	lsls	r3, r3, #1
 8014a4c:	4413      	add	r3, r2
 8014a4e:	00db      	lsls	r3, r3, #3
 8014a50:	440b      	add	r3, r1
 8014a52:	681b      	ldr	r3, [r3, #0]
 8014a54:	2b00      	cmp	r3, #0
 8014a56:	d01a      	beq.n	8014a8e <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8014a58:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014a5c:	497a      	ldr	r1, [pc, #488]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014a5e:	4613      	mov	r3, r2
 8014a60:	005b      	lsls	r3, r3, #1
 8014a62:	4413      	add	r3, r2
 8014a64:	00db      	lsls	r3, r3, #3
 8014a66:	440b      	add	r3, r1
 8014a68:	3312      	adds	r3, #18
 8014a6a:	881b      	ldrh	r3, [r3, #0]
 8014a6c:	8bba      	ldrh	r2, [r7, #28]
 8014a6e:	429a      	cmp	r2, r3
 8014a70:	d845      	bhi.n	8014afe <etharp_find_entry+0x18a>
            old_queue = i;
 8014a72:	8c3b      	ldrh	r3, [r7, #32]
 8014a74:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8014a76:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014a7a:	4973      	ldr	r1, [pc, #460]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014a7c:	4613      	mov	r3, r2
 8014a7e:	005b      	lsls	r3, r3, #1
 8014a80:	4413      	add	r3, r2
 8014a82:	00db      	lsls	r3, r3, #3
 8014a84:	440b      	add	r3, r1
 8014a86:	3312      	adds	r3, #18
 8014a88:	881b      	ldrh	r3, [r3, #0]
 8014a8a:	83bb      	strh	r3, [r7, #28]
 8014a8c:	e037      	b.n	8014afe <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8014a8e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014a92:	496d      	ldr	r1, [pc, #436]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014a94:	4613      	mov	r3, r2
 8014a96:	005b      	lsls	r3, r3, #1
 8014a98:	4413      	add	r3, r2
 8014a9a:	00db      	lsls	r3, r3, #3
 8014a9c:	440b      	add	r3, r1
 8014a9e:	3312      	adds	r3, #18
 8014aa0:	881b      	ldrh	r3, [r3, #0]
 8014aa2:	8b7a      	ldrh	r2, [r7, #26]
 8014aa4:	429a      	cmp	r2, r3
 8014aa6:	d82a      	bhi.n	8014afe <etharp_find_entry+0x18a>
            old_pending = i;
 8014aa8:	8c3b      	ldrh	r3, [r7, #32]
 8014aaa:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8014aac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014ab0:	4965      	ldr	r1, [pc, #404]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014ab2:	4613      	mov	r3, r2
 8014ab4:	005b      	lsls	r3, r3, #1
 8014ab6:	4413      	add	r3, r2
 8014ab8:	00db      	lsls	r3, r3, #3
 8014aba:	440b      	add	r3, r1
 8014abc:	3312      	adds	r3, #18
 8014abe:	881b      	ldrh	r3, [r3, #0]
 8014ac0:	837b      	strh	r3, [r7, #26]
 8014ac2:	e01c      	b.n	8014afe <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8014ac4:	7dfb      	ldrb	r3, [r7, #23]
 8014ac6:	2b01      	cmp	r3, #1
 8014ac8:	d919      	bls.n	8014afe <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8014aca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014ace:	495e      	ldr	r1, [pc, #376]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014ad0:	4613      	mov	r3, r2
 8014ad2:	005b      	lsls	r3, r3, #1
 8014ad4:	4413      	add	r3, r2
 8014ad6:	00db      	lsls	r3, r3, #3
 8014ad8:	440b      	add	r3, r1
 8014ada:	3312      	adds	r3, #18
 8014adc:	881b      	ldrh	r3, [r3, #0]
 8014ade:	8b3a      	ldrh	r2, [r7, #24]
 8014ae0:	429a      	cmp	r2, r3
 8014ae2:	d80c      	bhi.n	8014afe <etharp_find_entry+0x18a>
            old_stable = i;
 8014ae4:	8c3b      	ldrh	r3, [r7, #32]
 8014ae6:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8014ae8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014aec:	4956      	ldr	r1, [pc, #344]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014aee:	4613      	mov	r3, r2
 8014af0:	005b      	lsls	r3, r3, #1
 8014af2:	4413      	add	r3, r2
 8014af4:	00db      	lsls	r3, r3, #3
 8014af6:	440b      	add	r3, r1
 8014af8:	3312      	adds	r3, #18
 8014afa:	881b      	ldrh	r3, [r3, #0]
 8014afc:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014afe:	8c3b      	ldrh	r3, [r7, #32]
 8014b00:	3301      	adds	r3, #1
 8014b02:	b29b      	uxth	r3, r3
 8014b04:	843b      	strh	r3, [r7, #32]
 8014b06:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8014b0a:	2b09      	cmp	r3, #9
 8014b0c:	f77f af4c 	ble.w	80149a8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8014b10:	7afb      	ldrb	r3, [r7, #11]
 8014b12:	f003 0302 	and.w	r3, r3, #2
 8014b16:	2b00      	cmp	r3, #0
 8014b18:	d108      	bne.n	8014b2c <etharp_find_entry+0x1b8>
 8014b1a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8014b1e:	2b0a      	cmp	r3, #10
 8014b20:	d107      	bne.n	8014b32 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8014b22:	7afb      	ldrb	r3, [r7, #11]
 8014b24:	f003 0301 	and.w	r3, r3, #1
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d102      	bne.n	8014b32 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8014b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8014b30:	e085      	b.n	8014c3e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8014b32:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8014b36:	2b09      	cmp	r3, #9
 8014b38:	dc02      	bgt.n	8014b40 <etharp_find_entry+0x1cc>
    i = empty;
 8014b3a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014b3c:	843b      	strh	r3, [r7, #32]
 8014b3e:	e039      	b.n	8014bb4 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8014b40:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8014b44:	2b09      	cmp	r3, #9
 8014b46:	dc14      	bgt.n	8014b72 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8014b48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014b4a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8014b4c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014b50:	493d      	ldr	r1, [pc, #244]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014b52:	4613      	mov	r3, r2
 8014b54:	005b      	lsls	r3, r3, #1
 8014b56:	4413      	add	r3, r2
 8014b58:	00db      	lsls	r3, r3, #3
 8014b5a:	440b      	add	r3, r1
 8014b5c:	681b      	ldr	r3, [r3, #0]
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	d018      	beq.n	8014b94 <etharp_find_entry+0x220>
 8014b62:	4b3a      	ldr	r3, [pc, #232]	@ (8014c4c <etharp_find_entry+0x2d8>)
 8014b64:	f240 126d 	movw	r2, #365	@ 0x16d
 8014b68:	493b      	ldr	r1, [pc, #236]	@ (8014c58 <etharp_find_entry+0x2e4>)
 8014b6a:	483a      	ldr	r0, [pc, #232]	@ (8014c54 <etharp_find_entry+0x2e0>)
 8014b6c:	f008 faae 	bl	801d0cc <iprintf>
 8014b70:	e010      	b.n	8014b94 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8014b72:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8014b76:	2b09      	cmp	r3, #9
 8014b78:	dc02      	bgt.n	8014b80 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8014b7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8014b7c:	843b      	strh	r3, [r7, #32]
 8014b7e:	e009      	b.n	8014b94 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8014b80:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8014b84:	2b09      	cmp	r3, #9
 8014b86:	dc02      	bgt.n	8014b8e <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8014b88:	8bfb      	ldrh	r3, [r7, #30]
 8014b8a:	843b      	strh	r3, [r7, #32]
 8014b8c:	e002      	b.n	8014b94 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8014b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8014b92:	e054      	b.n	8014c3e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8014b94:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8014b98:	2b09      	cmp	r3, #9
 8014b9a:	dd06      	ble.n	8014baa <etharp_find_entry+0x236>
 8014b9c:	4b2b      	ldr	r3, [pc, #172]	@ (8014c4c <etharp_find_entry+0x2d8>)
 8014b9e:	f240 127f 	movw	r2, #383	@ 0x17f
 8014ba2:	492e      	ldr	r1, [pc, #184]	@ (8014c5c <etharp_find_entry+0x2e8>)
 8014ba4:	482b      	ldr	r0, [pc, #172]	@ (8014c54 <etharp_find_entry+0x2e0>)
 8014ba6:	f008 fa91 	bl	801d0cc <iprintf>
    etharp_free_entry(i);
 8014baa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8014bae:	4618      	mov	r0, r3
 8014bb0:	f7ff fe06 	bl	80147c0 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8014bb4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8014bb8:	2b09      	cmp	r3, #9
 8014bba:	dd06      	ble.n	8014bca <etharp_find_entry+0x256>
 8014bbc:	4b23      	ldr	r3, [pc, #140]	@ (8014c4c <etharp_find_entry+0x2d8>)
 8014bbe:	f240 1283 	movw	r2, #387	@ 0x183
 8014bc2:	4926      	ldr	r1, [pc, #152]	@ (8014c5c <etharp_find_entry+0x2e8>)
 8014bc4:	4823      	ldr	r0, [pc, #140]	@ (8014c54 <etharp_find_entry+0x2e0>)
 8014bc6:	f008 fa81 	bl	801d0cc <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8014bca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014bce:	491e      	ldr	r1, [pc, #120]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014bd0:	4613      	mov	r3, r2
 8014bd2:	005b      	lsls	r3, r3, #1
 8014bd4:	4413      	add	r3, r2
 8014bd6:	00db      	lsls	r3, r3, #3
 8014bd8:	440b      	add	r3, r1
 8014bda:	3314      	adds	r3, #20
 8014bdc:	781b      	ldrb	r3, [r3, #0]
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	d006      	beq.n	8014bf0 <etharp_find_entry+0x27c>
 8014be2:	4b1a      	ldr	r3, [pc, #104]	@ (8014c4c <etharp_find_entry+0x2d8>)
 8014be4:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8014be8:	491d      	ldr	r1, [pc, #116]	@ (8014c60 <etharp_find_entry+0x2ec>)
 8014bea:	481a      	ldr	r0, [pc, #104]	@ (8014c54 <etharp_find_entry+0x2e0>)
 8014bec:	f008 fa6e 	bl	801d0cc <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8014bf0:	68fb      	ldr	r3, [r7, #12]
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	d00b      	beq.n	8014c0e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8014bf6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014bfa:	68fb      	ldr	r3, [r7, #12]
 8014bfc:	6819      	ldr	r1, [r3, #0]
 8014bfe:	4812      	ldr	r0, [pc, #72]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014c00:	4613      	mov	r3, r2
 8014c02:	005b      	lsls	r3, r3, #1
 8014c04:	4413      	add	r3, r2
 8014c06:	00db      	lsls	r3, r3, #3
 8014c08:	4403      	add	r3, r0
 8014c0a:	3304      	adds	r3, #4
 8014c0c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8014c0e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014c12:	490d      	ldr	r1, [pc, #52]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014c14:	4613      	mov	r3, r2
 8014c16:	005b      	lsls	r3, r3, #1
 8014c18:	4413      	add	r3, r2
 8014c1a:	00db      	lsls	r3, r3, #3
 8014c1c:	440b      	add	r3, r1
 8014c1e:	3312      	adds	r3, #18
 8014c20:	2200      	movs	r2, #0
 8014c22:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8014c24:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8014c28:	4907      	ldr	r1, [pc, #28]	@ (8014c48 <etharp_find_entry+0x2d4>)
 8014c2a:	4613      	mov	r3, r2
 8014c2c:	005b      	lsls	r3, r3, #1
 8014c2e:	4413      	add	r3, r2
 8014c30:	00db      	lsls	r3, r3, #3
 8014c32:	440b      	add	r3, r1
 8014c34:	3308      	adds	r3, #8
 8014c36:	687a      	ldr	r2, [r7, #4]
 8014c38:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8014c3a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8014c3e:	4618      	mov	r0, r3
 8014c40:	3728      	adds	r7, #40	@ 0x28
 8014c42:	46bd      	mov	sp, r7
 8014c44:	bd80      	pop	{r7, pc}
 8014c46:	bf00      	nop
 8014c48:	24019c58 	.word	0x24019c58
 8014c4c:	08021310 	.word	0x08021310
 8014c50:	08021370 	.word	0x08021370
 8014c54:	080213b0 	.word	0x080213b0
 8014c58:	080213d8 	.word	0x080213d8
 8014c5c:	080213f0 	.word	0x080213f0
 8014c60:	08021404 	.word	0x08021404

08014c64 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8014c64:	b580      	push	{r7, lr}
 8014c66:	b088      	sub	sp, #32
 8014c68:	af02      	add	r7, sp, #8
 8014c6a:	60f8      	str	r0, [r7, #12]
 8014c6c:	60b9      	str	r1, [r7, #8]
 8014c6e:	607a      	str	r2, [r7, #4]
 8014c70:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8014c72:	68fb      	ldr	r3, [r7, #12]
 8014c74:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8014c78:	2b06      	cmp	r3, #6
 8014c7a:	d006      	beq.n	8014c8a <etharp_update_arp_entry+0x26>
 8014c7c:	4b48      	ldr	r3, [pc, #288]	@ (8014da0 <etharp_update_arp_entry+0x13c>)
 8014c7e:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8014c82:	4948      	ldr	r1, [pc, #288]	@ (8014da4 <etharp_update_arp_entry+0x140>)
 8014c84:	4848      	ldr	r0, [pc, #288]	@ (8014da8 <etharp_update_arp_entry+0x144>)
 8014c86:	f008 fa21 	bl	801d0cc <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8014c8a:	68bb      	ldr	r3, [r7, #8]
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d012      	beq.n	8014cb6 <etharp_update_arp_entry+0x52>
 8014c90:	68bb      	ldr	r3, [r7, #8]
 8014c92:	681b      	ldr	r3, [r3, #0]
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	d00e      	beq.n	8014cb6 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8014c98:	68bb      	ldr	r3, [r7, #8]
 8014c9a:	681b      	ldr	r3, [r3, #0]
 8014c9c:	68f9      	ldr	r1, [r7, #12]
 8014c9e:	4618      	mov	r0, r3
 8014ca0:	f001 fac2 	bl	8016228 <ip4_addr_isbroadcast_u32>
 8014ca4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8014ca6:	2b00      	cmp	r3, #0
 8014ca8:	d105      	bne.n	8014cb6 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8014caa:	68bb      	ldr	r3, [r7, #8]
 8014cac:	681b      	ldr	r3, [r3, #0]
 8014cae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8014cb2:	2be0      	cmp	r3, #224	@ 0xe0
 8014cb4:	d102      	bne.n	8014cbc <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8014cb6:	f06f 030f 	mvn.w	r3, #15
 8014cba:	e06c      	b.n	8014d96 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8014cbc:	78fb      	ldrb	r3, [r7, #3]
 8014cbe:	68fa      	ldr	r2, [r7, #12]
 8014cc0:	4619      	mov	r1, r3
 8014cc2:	68b8      	ldr	r0, [r7, #8]
 8014cc4:	f7ff fe56 	bl	8014974 <etharp_find_entry>
 8014cc8:	4603      	mov	r3, r0
 8014cca:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8014ccc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	da02      	bge.n	8014cda <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8014cd4:	8afb      	ldrh	r3, [r7, #22]
 8014cd6:	b25b      	sxtb	r3, r3
 8014cd8:	e05d      	b.n	8014d96 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8014cda:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014cde:	4933      	ldr	r1, [pc, #204]	@ (8014dac <etharp_update_arp_entry+0x148>)
 8014ce0:	4613      	mov	r3, r2
 8014ce2:	005b      	lsls	r3, r3, #1
 8014ce4:	4413      	add	r3, r2
 8014ce6:	00db      	lsls	r3, r3, #3
 8014ce8:	440b      	add	r3, r1
 8014cea:	3314      	adds	r3, #20
 8014cec:	2202      	movs	r2, #2
 8014cee:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8014cf0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014cf4:	492d      	ldr	r1, [pc, #180]	@ (8014dac <etharp_update_arp_entry+0x148>)
 8014cf6:	4613      	mov	r3, r2
 8014cf8:	005b      	lsls	r3, r3, #1
 8014cfa:	4413      	add	r3, r2
 8014cfc:	00db      	lsls	r3, r3, #3
 8014cfe:	440b      	add	r3, r1
 8014d00:	3308      	adds	r3, #8
 8014d02:	68fa      	ldr	r2, [r7, #12]
 8014d04:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8014d06:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014d0a:	4613      	mov	r3, r2
 8014d0c:	005b      	lsls	r3, r3, #1
 8014d0e:	4413      	add	r3, r2
 8014d10:	00db      	lsls	r3, r3, #3
 8014d12:	3308      	adds	r3, #8
 8014d14:	4a25      	ldr	r2, [pc, #148]	@ (8014dac <etharp_update_arp_entry+0x148>)
 8014d16:	4413      	add	r3, r2
 8014d18:	3304      	adds	r3, #4
 8014d1a:	2206      	movs	r2, #6
 8014d1c:	6879      	ldr	r1, [r7, #4]
 8014d1e:	4618      	mov	r0, r3
 8014d20:	f008 fca0 	bl	801d664 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8014d24:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014d28:	4920      	ldr	r1, [pc, #128]	@ (8014dac <etharp_update_arp_entry+0x148>)
 8014d2a:	4613      	mov	r3, r2
 8014d2c:	005b      	lsls	r3, r3, #1
 8014d2e:	4413      	add	r3, r2
 8014d30:	00db      	lsls	r3, r3, #3
 8014d32:	440b      	add	r3, r1
 8014d34:	3312      	adds	r3, #18
 8014d36:	2200      	movs	r2, #0
 8014d38:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8014d3a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014d3e:	491b      	ldr	r1, [pc, #108]	@ (8014dac <etharp_update_arp_entry+0x148>)
 8014d40:	4613      	mov	r3, r2
 8014d42:	005b      	lsls	r3, r3, #1
 8014d44:	4413      	add	r3, r2
 8014d46:	00db      	lsls	r3, r3, #3
 8014d48:	440b      	add	r3, r1
 8014d4a:	681b      	ldr	r3, [r3, #0]
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d021      	beq.n	8014d94 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8014d50:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014d54:	4915      	ldr	r1, [pc, #84]	@ (8014dac <etharp_update_arp_entry+0x148>)
 8014d56:	4613      	mov	r3, r2
 8014d58:	005b      	lsls	r3, r3, #1
 8014d5a:	4413      	add	r3, r2
 8014d5c:	00db      	lsls	r3, r3, #3
 8014d5e:	440b      	add	r3, r1
 8014d60:	681b      	ldr	r3, [r3, #0]
 8014d62:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8014d64:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8014d68:	4910      	ldr	r1, [pc, #64]	@ (8014dac <etharp_update_arp_entry+0x148>)
 8014d6a:	4613      	mov	r3, r2
 8014d6c:	005b      	lsls	r3, r3, #1
 8014d6e:	4413      	add	r3, r2
 8014d70:	00db      	lsls	r3, r3, #3
 8014d72:	440b      	add	r3, r1
 8014d74:	2200      	movs	r2, #0
 8014d76:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8014d7e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014d82:	9300      	str	r3, [sp, #0]
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	6939      	ldr	r1, [r7, #16]
 8014d88:	68f8      	ldr	r0, [r7, #12]
 8014d8a:	f000 fcf3 	bl	8015774 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8014d8e:	6938      	ldr	r0, [r7, #16]
 8014d90:	f003 fe1a 	bl	80189c8 <pbuf_free>
  }
  return ERR_OK;
 8014d94:	2300      	movs	r3, #0
}
 8014d96:	4618      	mov	r0, r3
 8014d98:	3718      	adds	r7, #24
 8014d9a:	46bd      	mov	sp, r7
 8014d9c:	bd80      	pop	{r7, pc}
 8014d9e:	bf00      	nop
 8014da0:	08021310 	.word	0x08021310
 8014da4:	08021430 	.word	0x08021430
 8014da8:	080213b0 	.word	0x080213b0
 8014dac:	24019c58 	.word	0x24019c58

08014db0 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8014db0:	b580      	push	{r7, lr}
 8014db2:	b084      	sub	sp, #16
 8014db4:	af00      	add	r7, sp, #0
 8014db6:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014db8:	2300      	movs	r3, #0
 8014dba:	60fb      	str	r3, [r7, #12]
 8014dbc:	e01e      	b.n	8014dfc <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8014dbe:	4913      	ldr	r1, [pc, #76]	@ (8014e0c <etharp_cleanup_netif+0x5c>)
 8014dc0:	68fa      	ldr	r2, [r7, #12]
 8014dc2:	4613      	mov	r3, r2
 8014dc4:	005b      	lsls	r3, r3, #1
 8014dc6:	4413      	add	r3, r2
 8014dc8:	00db      	lsls	r3, r3, #3
 8014dca:	440b      	add	r3, r1
 8014dcc:	3314      	adds	r3, #20
 8014dce:	781b      	ldrb	r3, [r3, #0]
 8014dd0:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8014dd2:	7afb      	ldrb	r3, [r7, #11]
 8014dd4:	2b00      	cmp	r3, #0
 8014dd6:	d00e      	beq.n	8014df6 <etharp_cleanup_netif+0x46>
 8014dd8:	490c      	ldr	r1, [pc, #48]	@ (8014e0c <etharp_cleanup_netif+0x5c>)
 8014dda:	68fa      	ldr	r2, [r7, #12]
 8014ddc:	4613      	mov	r3, r2
 8014dde:	005b      	lsls	r3, r3, #1
 8014de0:	4413      	add	r3, r2
 8014de2:	00db      	lsls	r3, r3, #3
 8014de4:	440b      	add	r3, r1
 8014de6:	3308      	adds	r3, #8
 8014de8:	681b      	ldr	r3, [r3, #0]
 8014dea:	687a      	ldr	r2, [r7, #4]
 8014dec:	429a      	cmp	r2, r3
 8014dee:	d102      	bne.n	8014df6 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8014df0:	68f8      	ldr	r0, [r7, #12]
 8014df2:	f7ff fce5 	bl	80147c0 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8014df6:	68fb      	ldr	r3, [r7, #12]
 8014df8:	3301      	adds	r3, #1
 8014dfa:	60fb      	str	r3, [r7, #12]
 8014dfc:	68fb      	ldr	r3, [r7, #12]
 8014dfe:	2b09      	cmp	r3, #9
 8014e00:	dddd      	ble.n	8014dbe <etharp_cleanup_netif+0xe>
    }
  }
}
 8014e02:	bf00      	nop
 8014e04:	bf00      	nop
 8014e06:	3710      	adds	r7, #16
 8014e08:	46bd      	mov	sp, r7
 8014e0a:	bd80      	pop	{r7, pc}
 8014e0c:	24019c58 	.word	0x24019c58

08014e10 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8014e10:	b5b0      	push	{r4, r5, r7, lr}
 8014e12:	b08a      	sub	sp, #40	@ 0x28
 8014e14:	af04      	add	r7, sp, #16
 8014e16:	6078      	str	r0, [r7, #4]
 8014e18:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8014e1a:	683b      	ldr	r3, [r7, #0]
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	d107      	bne.n	8014e30 <etharp_input+0x20>
 8014e20:	4b3d      	ldr	r3, [pc, #244]	@ (8014f18 <etharp_input+0x108>)
 8014e22:	f240 228a 	movw	r2, #650	@ 0x28a
 8014e26:	493d      	ldr	r1, [pc, #244]	@ (8014f1c <etharp_input+0x10c>)
 8014e28:	483d      	ldr	r0, [pc, #244]	@ (8014f20 <etharp_input+0x110>)
 8014e2a:	f008 f94f 	bl	801d0cc <iprintf>
 8014e2e:	e06f      	b.n	8014f10 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	685b      	ldr	r3, [r3, #4]
 8014e34:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8014e36:	693b      	ldr	r3, [r7, #16]
 8014e38:	881b      	ldrh	r3, [r3, #0]
 8014e3a:	b29b      	uxth	r3, r3
 8014e3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014e40:	d10c      	bne.n	8014e5c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8014e42:	693b      	ldr	r3, [r7, #16]
 8014e44:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8014e46:	2b06      	cmp	r3, #6
 8014e48:	d108      	bne.n	8014e5c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8014e4a:	693b      	ldr	r3, [r7, #16]
 8014e4c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8014e4e:	2b04      	cmp	r3, #4
 8014e50:	d104      	bne.n	8014e5c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8014e52:	693b      	ldr	r3, [r7, #16]
 8014e54:	885b      	ldrh	r3, [r3, #2]
 8014e56:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8014e58:	2b08      	cmp	r3, #8
 8014e5a:	d003      	beq.n	8014e64 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8014e5c:	6878      	ldr	r0, [r7, #4]
 8014e5e:	f003 fdb3 	bl	80189c8 <pbuf_free>
    return;
 8014e62:	e055      	b.n	8014f10 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8014e64:	693b      	ldr	r3, [r7, #16]
 8014e66:	330e      	adds	r3, #14
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8014e6c:	693b      	ldr	r3, [r7, #16]
 8014e6e:	3318      	adds	r3, #24
 8014e70:	681b      	ldr	r3, [r3, #0]
 8014e72:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014e74:	683b      	ldr	r3, [r7, #0]
 8014e76:	3304      	adds	r3, #4
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d102      	bne.n	8014e84 <etharp_input+0x74>
    for_us = 0;
 8014e7e:	2300      	movs	r3, #0
 8014e80:	75fb      	strb	r3, [r7, #23]
 8014e82:	e009      	b.n	8014e98 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8014e84:	68ba      	ldr	r2, [r7, #8]
 8014e86:	683b      	ldr	r3, [r7, #0]
 8014e88:	3304      	adds	r3, #4
 8014e8a:	681b      	ldr	r3, [r3, #0]
 8014e8c:	429a      	cmp	r2, r3
 8014e8e:	bf0c      	ite	eq
 8014e90:	2301      	moveq	r3, #1
 8014e92:	2300      	movne	r3, #0
 8014e94:	b2db      	uxtb	r3, r3
 8014e96:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8014e98:	693b      	ldr	r3, [r7, #16]
 8014e9a:	f103 0208 	add.w	r2, r3, #8
 8014e9e:	7dfb      	ldrb	r3, [r7, #23]
 8014ea0:	2b00      	cmp	r3, #0
 8014ea2:	d001      	beq.n	8014ea8 <etharp_input+0x98>
 8014ea4:	2301      	movs	r3, #1
 8014ea6:	e000      	b.n	8014eaa <etharp_input+0x9a>
 8014ea8:	2302      	movs	r3, #2
 8014eaa:	f107 010c 	add.w	r1, r7, #12
 8014eae:	6838      	ldr	r0, [r7, #0]
 8014eb0:	f7ff fed8 	bl	8014c64 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8014eb4:	693b      	ldr	r3, [r7, #16]
 8014eb6:	88db      	ldrh	r3, [r3, #6]
 8014eb8:	b29b      	uxth	r3, r3
 8014eba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014ebe:	d003      	beq.n	8014ec8 <etharp_input+0xb8>
 8014ec0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014ec4:	d01e      	beq.n	8014f04 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8014ec6:	e020      	b.n	8014f0a <etharp_input+0xfa>
      if (for_us) {
 8014ec8:	7dfb      	ldrb	r3, [r7, #23]
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d01c      	beq.n	8014f08 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8014ece:	683b      	ldr	r3, [r7, #0]
 8014ed0:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8014ed4:	693b      	ldr	r3, [r7, #16]
 8014ed6:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8014eda:	683b      	ldr	r3, [r7, #0]
 8014edc:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8014ee0:	683b      	ldr	r3, [r7, #0]
 8014ee2:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8014ee4:	693a      	ldr	r2, [r7, #16]
 8014ee6:	3208      	adds	r2, #8
        etharp_raw(netif,
 8014ee8:	2102      	movs	r1, #2
 8014eea:	9103      	str	r1, [sp, #12]
 8014eec:	f107 010c 	add.w	r1, r7, #12
 8014ef0:	9102      	str	r1, [sp, #8]
 8014ef2:	9201      	str	r2, [sp, #4]
 8014ef4:	9300      	str	r3, [sp, #0]
 8014ef6:	462b      	mov	r3, r5
 8014ef8:	4622      	mov	r2, r4
 8014efa:	4601      	mov	r1, r0
 8014efc:	6838      	ldr	r0, [r7, #0]
 8014efe:	f000 faeb 	bl	80154d8 <etharp_raw>
      break;
 8014f02:	e001      	b.n	8014f08 <etharp_input+0xf8>
      break;
 8014f04:	bf00      	nop
 8014f06:	e000      	b.n	8014f0a <etharp_input+0xfa>
      break;
 8014f08:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8014f0a:	6878      	ldr	r0, [r7, #4]
 8014f0c:	f003 fd5c 	bl	80189c8 <pbuf_free>
}
 8014f10:	3718      	adds	r7, #24
 8014f12:	46bd      	mov	sp, r7
 8014f14:	bdb0      	pop	{r4, r5, r7, pc}
 8014f16:	bf00      	nop
 8014f18:	08021310 	.word	0x08021310
 8014f1c:	08021488 	.word	0x08021488
 8014f20:	080213b0 	.word	0x080213b0

08014f24 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8014f24:	b580      	push	{r7, lr}
 8014f26:	b086      	sub	sp, #24
 8014f28:	af02      	add	r7, sp, #8
 8014f2a:	60f8      	str	r0, [r7, #12]
 8014f2c:	60b9      	str	r1, [r7, #8]
 8014f2e:	4613      	mov	r3, r2
 8014f30:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8014f32:	79fa      	ldrb	r2, [r7, #7]
 8014f34:	4944      	ldr	r1, [pc, #272]	@ (8015048 <etharp_output_to_arp_index+0x124>)
 8014f36:	4613      	mov	r3, r2
 8014f38:	005b      	lsls	r3, r3, #1
 8014f3a:	4413      	add	r3, r2
 8014f3c:	00db      	lsls	r3, r3, #3
 8014f3e:	440b      	add	r3, r1
 8014f40:	3314      	adds	r3, #20
 8014f42:	781b      	ldrb	r3, [r3, #0]
 8014f44:	2b01      	cmp	r3, #1
 8014f46:	d806      	bhi.n	8014f56 <etharp_output_to_arp_index+0x32>
 8014f48:	4b40      	ldr	r3, [pc, #256]	@ (801504c <etharp_output_to_arp_index+0x128>)
 8014f4a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8014f4e:	4940      	ldr	r1, [pc, #256]	@ (8015050 <etharp_output_to_arp_index+0x12c>)
 8014f50:	4840      	ldr	r0, [pc, #256]	@ (8015054 <etharp_output_to_arp_index+0x130>)
 8014f52:	f008 f8bb 	bl	801d0cc <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8014f56:	79fa      	ldrb	r2, [r7, #7]
 8014f58:	493b      	ldr	r1, [pc, #236]	@ (8015048 <etharp_output_to_arp_index+0x124>)
 8014f5a:	4613      	mov	r3, r2
 8014f5c:	005b      	lsls	r3, r3, #1
 8014f5e:	4413      	add	r3, r2
 8014f60:	00db      	lsls	r3, r3, #3
 8014f62:	440b      	add	r3, r1
 8014f64:	3314      	adds	r3, #20
 8014f66:	781b      	ldrb	r3, [r3, #0]
 8014f68:	2b02      	cmp	r3, #2
 8014f6a:	d153      	bne.n	8015014 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8014f6c:	79fa      	ldrb	r2, [r7, #7]
 8014f6e:	4936      	ldr	r1, [pc, #216]	@ (8015048 <etharp_output_to_arp_index+0x124>)
 8014f70:	4613      	mov	r3, r2
 8014f72:	005b      	lsls	r3, r3, #1
 8014f74:	4413      	add	r3, r2
 8014f76:	00db      	lsls	r3, r3, #3
 8014f78:	440b      	add	r3, r1
 8014f7a:	3312      	adds	r3, #18
 8014f7c:	881b      	ldrh	r3, [r3, #0]
 8014f7e:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8014f82:	d919      	bls.n	8014fb8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8014f84:	79fa      	ldrb	r2, [r7, #7]
 8014f86:	4613      	mov	r3, r2
 8014f88:	005b      	lsls	r3, r3, #1
 8014f8a:	4413      	add	r3, r2
 8014f8c:	00db      	lsls	r3, r3, #3
 8014f8e:	4a2e      	ldr	r2, [pc, #184]	@ (8015048 <etharp_output_to_arp_index+0x124>)
 8014f90:	4413      	add	r3, r2
 8014f92:	3304      	adds	r3, #4
 8014f94:	4619      	mov	r1, r3
 8014f96:	68f8      	ldr	r0, [r7, #12]
 8014f98:	f000 fb4c 	bl	8015634 <etharp_request>
 8014f9c:	4603      	mov	r3, r0
 8014f9e:	2b00      	cmp	r3, #0
 8014fa0:	d138      	bne.n	8015014 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8014fa2:	79fa      	ldrb	r2, [r7, #7]
 8014fa4:	4928      	ldr	r1, [pc, #160]	@ (8015048 <etharp_output_to_arp_index+0x124>)
 8014fa6:	4613      	mov	r3, r2
 8014fa8:	005b      	lsls	r3, r3, #1
 8014faa:	4413      	add	r3, r2
 8014fac:	00db      	lsls	r3, r3, #3
 8014fae:	440b      	add	r3, r1
 8014fb0:	3314      	adds	r3, #20
 8014fb2:	2203      	movs	r2, #3
 8014fb4:	701a      	strb	r2, [r3, #0]
 8014fb6:	e02d      	b.n	8015014 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8014fb8:	79fa      	ldrb	r2, [r7, #7]
 8014fba:	4923      	ldr	r1, [pc, #140]	@ (8015048 <etharp_output_to_arp_index+0x124>)
 8014fbc:	4613      	mov	r3, r2
 8014fbe:	005b      	lsls	r3, r3, #1
 8014fc0:	4413      	add	r3, r2
 8014fc2:	00db      	lsls	r3, r3, #3
 8014fc4:	440b      	add	r3, r1
 8014fc6:	3312      	adds	r3, #18
 8014fc8:	881b      	ldrh	r3, [r3, #0]
 8014fca:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8014fce:	d321      	bcc.n	8015014 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8014fd0:	79fa      	ldrb	r2, [r7, #7]
 8014fd2:	4613      	mov	r3, r2
 8014fd4:	005b      	lsls	r3, r3, #1
 8014fd6:	4413      	add	r3, r2
 8014fd8:	00db      	lsls	r3, r3, #3
 8014fda:	4a1b      	ldr	r2, [pc, #108]	@ (8015048 <etharp_output_to_arp_index+0x124>)
 8014fdc:	4413      	add	r3, r2
 8014fde:	1d19      	adds	r1, r3, #4
 8014fe0:	79fa      	ldrb	r2, [r7, #7]
 8014fe2:	4613      	mov	r3, r2
 8014fe4:	005b      	lsls	r3, r3, #1
 8014fe6:	4413      	add	r3, r2
 8014fe8:	00db      	lsls	r3, r3, #3
 8014fea:	3308      	adds	r3, #8
 8014fec:	4a16      	ldr	r2, [pc, #88]	@ (8015048 <etharp_output_to_arp_index+0x124>)
 8014fee:	4413      	add	r3, r2
 8014ff0:	3304      	adds	r3, #4
 8014ff2:	461a      	mov	r2, r3
 8014ff4:	68f8      	ldr	r0, [r7, #12]
 8014ff6:	f000 fafb 	bl	80155f0 <etharp_request_dst>
 8014ffa:	4603      	mov	r3, r0
 8014ffc:	2b00      	cmp	r3, #0
 8014ffe:	d109      	bne.n	8015014 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8015000:	79fa      	ldrb	r2, [r7, #7]
 8015002:	4911      	ldr	r1, [pc, #68]	@ (8015048 <etharp_output_to_arp_index+0x124>)
 8015004:	4613      	mov	r3, r2
 8015006:	005b      	lsls	r3, r3, #1
 8015008:	4413      	add	r3, r2
 801500a:	00db      	lsls	r3, r3, #3
 801500c:	440b      	add	r3, r1
 801500e:	3314      	adds	r3, #20
 8015010:	2203      	movs	r2, #3
 8015012:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8015014:	68fb      	ldr	r3, [r7, #12]
 8015016:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801501a:	79fa      	ldrb	r2, [r7, #7]
 801501c:	4613      	mov	r3, r2
 801501e:	005b      	lsls	r3, r3, #1
 8015020:	4413      	add	r3, r2
 8015022:	00db      	lsls	r3, r3, #3
 8015024:	3308      	adds	r3, #8
 8015026:	4a08      	ldr	r2, [pc, #32]	@ (8015048 <etharp_output_to_arp_index+0x124>)
 8015028:	4413      	add	r3, r2
 801502a:	3304      	adds	r3, #4
 801502c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8015030:	9200      	str	r2, [sp, #0]
 8015032:	460a      	mov	r2, r1
 8015034:	68b9      	ldr	r1, [r7, #8]
 8015036:	68f8      	ldr	r0, [r7, #12]
 8015038:	f000 fb9c 	bl	8015774 <ethernet_output>
 801503c:	4603      	mov	r3, r0
}
 801503e:	4618      	mov	r0, r3
 8015040:	3710      	adds	r7, #16
 8015042:	46bd      	mov	sp, r7
 8015044:	bd80      	pop	{r7, pc}
 8015046:	bf00      	nop
 8015048:	24019c58 	.word	0x24019c58
 801504c:	08021310 	.word	0x08021310
 8015050:	080214a8 	.word	0x080214a8
 8015054:	080213b0 	.word	0x080213b0

08015058 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8015058:	b580      	push	{r7, lr}
 801505a:	b08a      	sub	sp, #40	@ 0x28
 801505c:	af02      	add	r7, sp, #8
 801505e:	60f8      	str	r0, [r7, #12]
 8015060:	60b9      	str	r1, [r7, #8]
 8015062:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8015068:	68fb      	ldr	r3, [r7, #12]
 801506a:	2b00      	cmp	r3, #0
 801506c:	d106      	bne.n	801507c <etharp_output+0x24>
 801506e:	4b73      	ldr	r3, [pc, #460]	@ (801523c <etharp_output+0x1e4>)
 8015070:	f240 321e 	movw	r2, #798	@ 0x31e
 8015074:	4972      	ldr	r1, [pc, #456]	@ (8015240 <etharp_output+0x1e8>)
 8015076:	4873      	ldr	r0, [pc, #460]	@ (8015244 <etharp_output+0x1ec>)
 8015078:	f008 f828 	bl	801d0cc <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801507c:	68bb      	ldr	r3, [r7, #8]
 801507e:	2b00      	cmp	r3, #0
 8015080:	d106      	bne.n	8015090 <etharp_output+0x38>
 8015082:	4b6e      	ldr	r3, [pc, #440]	@ (801523c <etharp_output+0x1e4>)
 8015084:	f240 321f 	movw	r2, #799	@ 0x31f
 8015088:	496f      	ldr	r1, [pc, #444]	@ (8015248 <etharp_output+0x1f0>)
 801508a:	486e      	ldr	r0, [pc, #440]	@ (8015244 <etharp_output+0x1ec>)
 801508c:	f008 f81e 	bl	801d0cc <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d106      	bne.n	80150a4 <etharp_output+0x4c>
 8015096:	4b69      	ldr	r3, [pc, #420]	@ (801523c <etharp_output+0x1e4>)
 8015098:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801509c:	496b      	ldr	r1, [pc, #428]	@ (801524c <etharp_output+0x1f4>)
 801509e:	4869      	ldr	r0, [pc, #420]	@ (8015244 <etharp_output+0x1ec>)
 80150a0:	f008 f814 	bl	801d0cc <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	681b      	ldr	r3, [r3, #0]
 80150a8:	68f9      	ldr	r1, [r7, #12]
 80150aa:	4618      	mov	r0, r3
 80150ac:	f001 f8bc 	bl	8016228 <ip4_addr_isbroadcast_u32>
 80150b0:	4603      	mov	r3, r0
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d002      	beq.n	80150bc <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80150b6:	4b66      	ldr	r3, [pc, #408]	@ (8015250 <etharp_output+0x1f8>)
 80150b8:	61fb      	str	r3, [r7, #28]
 80150ba:	e0af      	b.n	801521c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	681b      	ldr	r3, [r3, #0]
 80150c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80150c4:	2be0      	cmp	r3, #224	@ 0xe0
 80150c6:	d118      	bne.n	80150fa <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80150c8:	2301      	movs	r3, #1
 80150ca:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80150cc:	2300      	movs	r3, #0
 80150ce:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80150d0:	235e      	movs	r3, #94	@ 0x5e
 80150d2:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80150d4:	687b      	ldr	r3, [r7, #4]
 80150d6:	3301      	adds	r3, #1
 80150d8:	781b      	ldrb	r3, [r3, #0]
 80150da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80150de:	b2db      	uxtb	r3, r3
 80150e0:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	3302      	adds	r3, #2
 80150e6:	781b      	ldrb	r3, [r3, #0]
 80150e8:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	3303      	adds	r3, #3
 80150ee:	781b      	ldrb	r3, [r3, #0]
 80150f0:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80150f2:	f107 0310 	add.w	r3, r7, #16
 80150f6:	61fb      	str	r3, [r7, #28]
 80150f8:	e090      	b.n	801521c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	681a      	ldr	r2, [r3, #0]
 80150fe:	68fb      	ldr	r3, [r7, #12]
 8015100:	3304      	adds	r3, #4
 8015102:	681b      	ldr	r3, [r3, #0]
 8015104:	405a      	eors	r2, r3
 8015106:	68fb      	ldr	r3, [r7, #12]
 8015108:	3308      	adds	r3, #8
 801510a:	681b      	ldr	r3, [r3, #0]
 801510c:	4013      	ands	r3, r2
 801510e:	2b00      	cmp	r3, #0
 8015110:	d012      	beq.n	8015138 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8015112:	687b      	ldr	r3, [r7, #4]
 8015114:	681b      	ldr	r3, [r3, #0]
 8015116:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8015118:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801511c:	4293      	cmp	r3, r2
 801511e:	d00b      	beq.n	8015138 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8015120:	68fb      	ldr	r3, [r7, #12]
 8015122:	330c      	adds	r3, #12
 8015124:	681b      	ldr	r3, [r3, #0]
 8015126:	2b00      	cmp	r3, #0
 8015128:	d003      	beq.n	8015132 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801512a:	68fb      	ldr	r3, [r7, #12]
 801512c:	330c      	adds	r3, #12
 801512e:	61bb      	str	r3, [r7, #24]
 8015130:	e002      	b.n	8015138 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8015132:	f06f 0303 	mvn.w	r3, #3
 8015136:	e07d      	b.n	8015234 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8015138:	4b46      	ldr	r3, [pc, #280]	@ (8015254 <etharp_output+0x1fc>)
 801513a:	781b      	ldrb	r3, [r3, #0]
 801513c:	4619      	mov	r1, r3
 801513e:	4a46      	ldr	r2, [pc, #280]	@ (8015258 <etharp_output+0x200>)
 8015140:	460b      	mov	r3, r1
 8015142:	005b      	lsls	r3, r3, #1
 8015144:	440b      	add	r3, r1
 8015146:	00db      	lsls	r3, r3, #3
 8015148:	4413      	add	r3, r2
 801514a:	3314      	adds	r3, #20
 801514c:	781b      	ldrb	r3, [r3, #0]
 801514e:	2b01      	cmp	r3, #1
 8015150:	d925      	bls.n	801519e <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8015152:	4b40      	ldr	r3, [pc, #256]	@ (8015254 <etharp_output+0x1fc>)
 8015154:	781b      	ldrb	r3, [r3, #0]
 8015156:	4619      	mov	r1, r3
 8015158:	4a3f      	ldr	r2, [pc, #252]	@ (8015258 <etharp_output+0x200>)
 801515a:	460b      	mov	r3, r1
 801515c:	005b      	lsls	r3, r3, #1
 801515e:	440b      	add	r3, r1
 8015160:	00db      	lsls	r3, r3, #3
 8015162:	4413      	add	r3, r2
 8015164:	3308      	adds	r3, #8
 8015166:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8015168:	68fa      	ldr	r2, [r7, #12]
 801516a:	429a      	cmp	r2, r3
 801516c:	d117      	bne.n	801519e <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801516e:	69bb      	ldr	r3, [r7, #24]
 8015170:	681a      	ldr	r2, [r3, #0]
 8015172:	4b38      	ldr	r3, [pc, #224]	@ (8015254 <etharp_output+0x1fc>)
 8015174:	781b      	ldrb	r3, [r3, #0]
 8015176:	4618      	mov	r0, r3
 8015178:	4937      	ldr	r1, [pc, #220]	@ (8015258 <etharp_output+0x200>)
 801517a:	4603      	mov	r3, r0
 801517c:	005b      	lsls	r3, r3, #1
 801517e:	4403      	add	r3, r0
 8015180:	00db      	lsls	r3, r3, #3
 8015182:	440b      	add	r3, r1
 8015184:	3304      	adds	r3, #4
 8015186:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8015188:	429a      	cmp	r2, r3
 801518a:	d108      	bne.n	801519e <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801518c:	4b31      	ldr	r3, [pc, #196]	@ (8015254 <etharp_output+0x1fc>)
 801518e:	781b      	ldrb	r3, [r3, #0]
 8015190:	461a      	mov	r2, r3
 8015192:	68b9      	ldr	r1, [r7, #8]
 8015194:	68f8      	ldr	r0, [r7, #12]
 8015196:	f7ff fec5 	bl	8014f24 <etharp_output_to_arp_index>
 801519a:	4603      	mov	r3, r0
 801519c:	e04a      	b.n	8015234 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801519e:	2300      	movs	r3, #0
 80151a0:	75fb      	strb	r3, [r7, #23]
 80151a2:	e031      	b.n	8015208 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80151a4:	7dfa      	ldrb	r2, [r7, #23]
 80151a6:	492c      	ldr	r1, [pc, #176]	@ (8015258 <etharp_output+0x200>)
 80151a8:	4613      	mov	r3, r2
 80151aa:	005b      	lsls	r3, r3, #1
 80151ac:	4413      	add	r3, r2
 80151ae:	00db      	lsls	r3, r3, #3
 80151b0:	440b      	add	r3, r1
 80151b2:	3314      	adds	r3, #20
 80151b4:	781b      	ldrb	r3, [r3, #0]
 80151b6:	2b01      	cmp	r3, #1
 80151b8:	d923      	bls.n	8015202 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80151ba:	7dfa      	ldrb	r2, [r7, #23]
 80151bc:	4926      	ldr	r1, [pc, #152]	@ (8015258 <etharp_output+0x200>)
 80151be:	4613      	mov	r3, r2
 80151c0:	005b      	lsls	r3, r3, #1
 80151c2:	4413      	add	r3, r2
 80151c4:	00db      	lsls	r3, r3, #3
 80151c6:	440b      	add	r3, r1
 80151c8:	3308      	adds	r3, #8
 80151ca:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80151cc:	68fa      	ldr	r2, [r7, #12]
 80151ce:	429a      	cmp	r2, r3
 80151d0:	d117      	bne.n	8015202 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80151d2:	69bb      	ldr	r3, [r7, #24]
 80151d4:	6819      	ldr	r1, [r3, #0]
 80151d6:	7dfa      	ldrb	r2, [r7, #23]
 80151d8:	481f      	ldr	r0, [pc, #124]	@ (8015258 <etharp_output+0x200>)
 80151da:	4613      	mov	r3, r2
 80151dc:	005b      	lsls	r3, r3, #1
 80151de:	4413      	add	r3, r2
 80151e0:	00db      	lsls	r3, r3, #3
 80151e2:	4403      	add	r3, r0
 80151e4:	3304      	adds	r3, #4
 80151e6:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80151e8:	4299      	cmp	r1, r3
 80151ea:	d10a      	bne.n	8015202 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80151ec:	4a19      	ldr	r2, [pc, #100]	@ (8015254 <etharp_output+0x1fc>)
 80151ee:	7dfb      	ldrb	r3, [r7, #23]
 80151f0:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80151f2:	7dfb      	ldrb	r3, [r7, #23]
 80151f4:	461a      	mov	r2, r3
 80151f6:	68b9      	ldr	r1, [r7, #8]
 80151f8:	68f8      	ldr	r0, [r7, #12]
 80151fa:	f7ff fe93 	bl	8014f24 <etharp_output_to_arp_index>
 80151fe:	4603      	mov	r3, r0
 8015200:	e018      	b.n	8015234 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8015202:	7dfb      	ldrb	r3, [r7, #23]
 8015204:	3301      	adds	r3, #1
 8015206:	75fb      	strb	r3, [r7, #23]
 8015208:	7dfb      	ldrb	r3, [r7, #23]
 801520a:	2b09      	cmp	r3, #9
 801520c:	d9ca      	bls.n	80151a4 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801520e:	68ba      	ldr	r2, [r7, #8]
 8015210:	69b9      	ldr	r1, [r7, #24]
 8015212:	68f8      	ldr	r0, [r7, #12]
 8015214:	f000 f822 	bl	801525c <etharp_query>
 8015218:	4603      	mov	r3, r0
 801521a:	e00b      	b.n	8015234 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801521c:	68fb      	ldr	r3, [r7, #12]
 801521e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8015222:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8015226:	9300      	str	r3, [sp, #0]
 8015228:	69fb      	ldr	r3, [r7, #28]
 801522a:	68b9      	ldr	r1, [r7, #8]
 801522c:	68f8      	ldr	r0, [r7, #12]
 801522e:	f000 faa1 	bl	8015774 <ethernet_output>
 8015232:	4603      	mov	r3, r0
}
 8015234:	4618      	mov	r0, r3
 8015236:	3720      	adds	r7, #32
 8015238:	46bd      	mov	sp, r7
 801523a:	bd80      	pop	{r7, pc}
 801523c:	08021310 	.word	0x08021310
 8015240:	08021488 	.word	0x08021488
 8015244:	080213b0 	.word	0x080213b0
 8015248:	080214d8 	.word	0x080214d8
 801524c:	08021478 	.word	0x08021478
 8015250:	08023280 	.word	0x08023280
 8015254:	24019d48 	.word	0x24019d48
 8015258:	24019c58 	.word	0x24019c58

0801525c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801525c:	b580      	push	{r7, lr}
 801525e:	b08c      	sub	sp, #48	@ 0x30
 8015260:	af02      	add	r7, sp, #8
 8015262:	60f8      	str	r0, [r7, #12]
 8015264:	60b9      	str	r1, [r7, #8]
 8015266:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8015268:	68fb      	ldr	r3, [r7, #12]
 801526a:	3326      	adds	r3, #38	@ 0x26
 801526c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801526e:	23ff      	movs	r3, #255	@ 0xff
 8015270:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8015274:	2300      	movs	r3, #0
 8015276:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8015278:	68bb      	ldr	r3, [r7, #8]
 801527a:	681b      	ldr	r3, [r3, #0]
 801527c:	68f9      	ldr	r1, [r7, #12]
 801527e:	4618      	mov	r0, r3
 8015280:	f000 ffd2 	bl	8016228 <ip4_addr_isbroadcast_u32>
 8015284:	4603      	mov	r3, r0
 8015286:	2b00      	cmp	r3, #0
 8015288:	d10c      	bne.n	80152a4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801528a:	68bb      	ldr	r3, [r7, #8]
 801528c:	681b      	ldr	r3, [r3, #0]
 801528e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8015292:	2be0      	cmp	r3, #224	@ 0xe0
 8015294:	d006      	beq.n	80152a4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8015296:	68bb      	ldr	r3, [r7, #8]
 8015298:	2b00      	cmp	r3, #0
 801529a:	d003      	beq.n	80152a4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801529c:	68bb      	ldr	r3, [r7, #8]
 801529e:	681b      	ldr	r3, [r3, #0]
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d102      	bne.n	80152aa <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80152a4:	f06f 030f 	mvn.w	r3, #15
 80152a8:	e101      	b.n	80154ae <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80152aa:	68fa      	ldr	r2, [r7, #12]
 80152ac:	2101      	movs	r1, #1
 80152ae:	68b8      	ldr	r0, [r7, #8]
 80152b0:	f7ff fb60 	bl	8014974 <etharp_find_entry>
 80152b4:	4603      	mov	r3, r0
 80152b6:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80152b8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80152bc:	2b00      	cmp	r3, #0
 80152be:	da02      	bge.n	80152c6 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80152c0:	8a7b      	ldrh	r3, [r7, #18]
 80152c2:	b25b      	sxtb	r3, r3
 80152c4:	e0f3      	b.n	80154ae <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80152c6:	8a7b      	ldrh	r3, [r7, #18]
 80152c8:	2b7e      	cmp	r3, #126	@ 0x7e
 80152ca:	d906      	bls.n	80152da <etharp_query+0x7e>
 80152cc:	4b7a      	ldr	r3, [pc, #488]	@ (80154b8 <etharp_query+0x25c>)
 80152ce:	f240 32c1 	movw	r2, #961	@ 0x3c1
 80152d2:	497a      	ldr	r1, [pc, #488]	@ (80154bc <etharp_query+0x260>)
 80152d4:	487a      	ldr	r0, [pc, #488]	@ (80154c0 <etharp_query+0x264>)
 80152d6:	f007 fef9 	bl	801d0cc <iprintf>
  i = (netif_addr_idx_t)i_err;
 80152da:	8a7b      	ldrh	r3, [r7, #18]
 80152dc:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80152de:	7c7a      	ldrb	r2, [r7, #17]
 80152e0:	4978      	ldr	r1, [pc, #480]	@ (80154c4 <etharp_query+0x268>)
 80152e2:	4613      	mov	r3, r2
 80152e4:	005b      	lsls	r3, r3, #1
 80152e6:	4413      	add	r3, r2
 80152e8:	00db      	lsls	r3, r3, #3
 80152ea:	440b      	add	r3, r1
 80152ec:	3314      	adds	r3, #20
 80152ee:	781b      	ldrb	r3, [r3, #0]
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	d115      	bne.n	8015320 <etharp_query+0xc4>
    is_new_entry = 1;
 80152f4:	2301      	movs	r3, #1
 80152f6:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80152f8:	7c7a      	ldrb	r2, [r7, #17]
 80152fa:	4972      	ldr	r1, [pc, #456]	@ (80154c4 <etharp_query+0x268>)
 80152fc:	4613      	mov	r3, r2
 80152fe:	005b      	lsls	r3, r3, #1
 8015300:	4413      	add	r3, r2
 8015302:	00db      	lsls	r3, r3, #3
 8015304:	440b      	add	r3, r1
 8015306:	3314      	adds	r3, #20
 8015308:	2201      	movs	r2, #1
 801530a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801530c:	7c7a      	ldrb	r2, [r7, #17]
 801530e:	496d      	ldr	r1, [pc, #436]	@ (80154c4 <etharp_query+0x268>)
 8015310:	4613      	mov	r3, r2
 8015312:	005b      	lsls	r3, r3, #1
 8015314:	4413      	add	r3, r2
 8015316:	00db      	lsls	r3, r3, #3
 8015318:	440b      	add	r3, r1
 801531a:	3308      	adds	r3, #8
 801531c:	68fa      	ldr	r2, [r7, #12]
 801531e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8015320:	7c7a      	ldrb	r2, [r7, #17]
 8015322:	4968      	ldr	r1, [pc, #416]	@ (80154c4 <etharp_query+0x268>)
 8015324:	4613      	mov	r3, r2
 8015326:	005b      	lsls	r3, r3, #1
 8015328:	4413      	add	r3, r2
 801532a:	00db      	lsls	r3, r3, #3
 801532c:	440b      	add	r3, r1
 801532e:	3314      	adds	r3, #20
 8015330:	781b      	ldrb	r3, [r3, #0]
 8015332:	2b01      	cmp	r3, #1
 8015334:	d011      	beq.n	801535a <etharp_query+0xfe>
 8015336:	7c7a      	ldrb	r2, [r7, #17]
 8015338:	4962      	ldr	r1, [pc, #392]	@ (80154c4 <etharp_query+0x268>)
 801533a:	4613      	mov	r3, r2
 801533c:	005b      	lsls	r3, r3, #1
 801533e:	4413      	add	r3, r2
 8015340:	00db      	lsls	r3, r3, #3
 8015342:	440b      	add	r3, r1
 8015344:	3314      	adds	r3, #20
 8015346:	781b      	ldrb	r3, [r3, #0]
 8015348:	2b01      	cmp	r3, #1
 801534a:	d806      	bhi.n	801535a <etharp_query+0xfe>
 801534c:	4b5a      	ldr	r3, [pc, #360]	@ (80154b8 <etharp_query+0x25c>)
 801534e:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8015352:	495d      	ldr	r1, [pc, #372]	@ (80154c8 <etharp_query+0x26c>)
 8015354:	485a      	ldr	r0, [pc, #360]	@ (80154c0 <etharp_query+0x264>)
 8015356:	f007 feb9 	bl	801d0cc <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801535a:	6a3b      	ldr	r3, [r7, #32]
 801535c:	2b00      	cmp	r3, #0
 801535e:	d102      	bne.n	8015366 <etharp_query+0x10a>
 8015360:	687b      	ldr	r3, [r7, #4]
 8015362:	2b00      	cmp	r3, #0
 8015364:	d10c      	bne.n	8015380 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8015366:	68b9      	ldr	r1, [r7, #8]
 8015368:	68f8      	ldr	r0, [r7, #12]
 801536a:	f000 f963 	bl	8015634 <etharp_request>
 801536e:	4603      	mov	r3, r0
 8015370:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	2b00      	cmp	r3, #0
 8015378:	d102      	bne.n	8015380 <etharp_query+0x124>
      return result;
 801537a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801537e:	e096      	b.n	80154ae <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	2b00      	cmp	r3, #0
 8015384:	d106      	bne.n	8015394 <etharp_query+0x138>
 8015386:	4b4c      	ldr	r3, [pc, #304]	@ (80154b8 <etharp_query+0x25c>)
 8015388:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801538c:	494f      	ldr	r1, [pc, #316]	@ (80154cc <etharp_query+0x270>)
 801538e:	484c      	ldr	r0, [pc, #304]	@ (80154c0 <etharp_query+0x264>)
 8015390:	f007 fe9c 	bl	801d0cc <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8015394:	7c7a      	ldrb	r2, [r7, #17]
 8015396:	494b      	ldr	r1, [pc, #300]	@ (80154c4 <etharp_query+0x268>)
 8015398:	4613      	mov	r3, r2
 801539a:	005b      	lsls	r3, r3, #1
 801539c:	4413      	add	r3, r2
 801539e:	00db      	lsls	r3, r3, #3
 80153a0:	440b      	add	r3, r1
 80153a2:	3314      	adds	r3, #20
 80153a4:	781b      	ldrb	r3, [r3, #0]
 80153a6:	2b01      	cmp	r3, #1
 80153a8:	d917      	bls.n	80153da <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80153aa:	4a49      	ldr	r2, [pc, #292]	@ (80154d0 <etharp_query+0x274>)
 80153ac:	7c7b      	ldrb	r3, [r7, #17]
 80153ae:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80153b0:	7c7a      	ldrb	r2, [r7, #17]
 80153b2:	4613      	mov	r3, r2
 80153b4:	005b      	lsls	r3, r3, #1
 80153b6:	4413      	add	r3, r2
 80153b8:	00db      	lsls	r3, r3, #3
 80153ba:	3308      	adds	r3, #8
 80153bc:	4a41      	ldr	r2, [pc, #260]	@ (80154c4 <etharp_query+0x268>)
 80153be:	4413      	add	r3, r2
 80153c0:	3304      	adds	r3, #4
 80153c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80153c6:	9200      	str	r2, [sp, #0]
 80153c8:	697a      	ldr	r2, [r7, #20]
 80153ca:	6879      	ldr	r1, [r7, #4]
 80153cc:	68f8      	ldr	r0, [r7, #12]
 80153ce:	f000 f9d1 	bl	8015774 <ethernet_output>
 80153d2:	4603      	mov	r3, r0
 80153d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80153d8:	e067      	b.n	80154aa <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80153da:	7c7a      	ldrb	r2, [r7, #17]
 80153dc:	4939      	ldr	r1, [pc, #228]	@ (80154c4 <etharp_query+0x268>)
 80153de:	4613      	mov	r3, r2
 80153e0:	005b      	lsls	r3, r3, #1
 80153e2:	4413      	add	r3, r2
 80153e4:	00db      	lsls	r3, r3, #3
 80153e6:	440b      	add	r3, r1
 80153e8:	3314      	adds	r3, #20
 80153ea:	781b      	ldrb	r3, [r3, #0]
 80153ec:	2b01      	cmp	r3, #1
 80153ee:	d15c      	bne.n	80154aa <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80153f0:	2300      	movs	r3, #0
 80153f2:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	61fb      	str	r3, [r7, #28]
    while (p) {
 80153f8:	e01c      	b.n	8015434 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80153fa:	69fb      	ldr	r3, [r7, #28]
 80153fc:	895a      	ldrh	r2, [r3, #10]
 80153fe:	69fb      	ldr	r3, [r7, #28]
 8015400:	891b      	ldrh	r3, [r3, #8]
 8015402:	429a      	cmp	r2, r3
 8015404:	d10a      	bne.n	801541c <etharp_query+0x1c0>
 8015406:	69fb      	ldr	r3, [r7, #28]
 8015408:	681b      	ldr	r3, [r3, #0]
 801540a:	2b00      	cmp	r3, #0
 801540c:	d006      	beq.n	801541c <etharp_query+0x1c0>
 801540e:	4b2a      	ldr	r3, [pc, #168]	@ (80154b8 <etharp_query+0x25c>)
 8015410:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8015414:	492f      	ldr	r1, [pc, #188]	@ (80154d4 <etharp_query+0x278>)
 8015416:	482a      	ldr	r0, [pc, #168]	@ (80154c0 <etharp_query+0x264>)
 8015418:	f007 fe58 	bl	801d0cc <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801541c:	69fb      	ldr	r3, [r7, #28]
 801541e:	7b1b      	ldrb	r3, [r3, #12]
 8015420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015424:	2b00      	cmp	r3, #0
 8015426:	d002      	beq.n	801542e <etharp_query+0x1d2>
        copy_needed = 1;
 8015428:	2301      	movs	r3, #1
 801542a:	61bb      	str	r3, [r7, #24]
        break;
 801542c:	e005      	b.n	801543a <etharp_query+0x1de>
      }
      p = p->next;
 801542e:	69fb      	ldr	r3, [r7, #28]
 8015430:	681b      	ldr	r3, [r3, #0]
 8015432:	61fb      	str	r3, [r7, #28]
    while (p) {
 8015434:	69fb      	ldr	r3, [r7, #28]
 8015436:	2b00      	cmp	r3, #0
 8015438:	d1df      	bne.n	80153fa <etharp_query+0x19e>
    }
    if (copy_needed) {
 801543a:	69bb      	ldr	r3, [r7, #24]
 801543c:	2b00      	cmp	r3, #0
 801543e:	d007      	beq.n	8015450 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8015440:	687a      	ldr	r2, [r7, #4]
 8015442:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8015446:	200e      	movs	r0, #14
 8015448:	f003 fd36 	bl	8018eb8 <pbuf_clone>
 801544c:	61f8      	str	r0, [r7, #28]
 801544e:	e004      	b.n	801545a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8015450:	687b      	ldr	r3, [r7, #4]
 8015452:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8015454:	69f8      	ldr	r0, [r7, #28]
 8015456:	f003 fb5d 	bl	8018b14 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801545a:	69fb      	ldr	r3, [r7, #28]
 801545c:	2b00      	cmp	r3, #0
 801545e:	d021      	beq.n	80154a4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8015460:	7c7a      	ldrb	r2, [r7, #17]
 8015462:	4918      	ldr	r1, [pc, #96]	@ (80154c4 <etharp_query+0x268>)
 8015464:	4613      	mov	r3, r2
 8015466:	005b      	lsls	r3, r3, #1
 8015468:	4413      	add	r3, r2
 801546a:	00db      	lsls	r3, r3, #3
 801546c:	440b      	add	r3, r1
 801546e:	681b      	ldr	r3, [r3, #0]
 8015470:	2b00      	cmp	r3, #0
 8015472:	d00a      	beq.n	801548a <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8015474:	7c7a      	ldrb	r2, [r7, #17]
 8015476:	4913      	ldr	r1, [pc, #76]	@ (80154c4 <etharp_query+0x268>)
 8015478:	4613      	mov	r3, r2
 801547a:	005b      	lsls	r3, r3, #1
 801547c:	4413      	add	r3, r2
 801547e:	00db      	lsls	r3, r3, #3
 8015480:	440b      	add	r3, r1
 8015482:	681b      	ldr	r3, [r3, #0]
 8015484:	4618      	mov	r0, r3
 8015486:	f003 fa9f 	bl	80189c8 <pbuf_free>
      }
      arp_table[i].q = p;
 801548a:	7c7a      	ldrb	r2, [r7, #17]
 801548c:	490d      	ldr	r1, [pc, #52]	@ (80154c4 <etharp_query+0x268>)
 801548e:	4613      	mov	r3, r2
 8015490:	005b      	lsls	r3, r3, #1
 8015492:	4413      	add	r3, r2
 8015494:	00db      	lsls	r3, r3, #3
 8015496:	440b      	add	r3, r1
 8015498:	69fa      	ldr	r2, [r7, #28]
 801549a:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801549c:	2300      	movs	r3, #0
 801549e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80154a2:	e002      	b.n	80154aa <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80154a4:	23ff      	movs	r3, #255	@ 0xff
 80154a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 80154aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80154ae:	4618      	mov	r0, r3
 80154b0:	3728      	adds	r7, #40	@ 0x28
 80154b2:	46bd      	mov	sp, r7
 80154b4:	bd80      	pop	{r7, pc}
 80154b6:	bf00      	nop
 80154b8:	08021310 	.word	0x08021310
 80154bc:	080214e4 	.word	0x080214e4
 80154c0:	080213b0 	.word	0x080213b0
 80154c4:	24019c58 	.word	0x24019c58
 80154c8:	080214f4 	.word	0x080214f4
 80154cc:	080214d8 	.word	0x080214d8
 80154d0:	24019d48 	.word	0x24019d48
 80154d4:	0802151c 	.word	0x0802151c

080154d8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80154d8:	b580      	push	{r7, lr}
 80154da:	b08a      	sub	sp, #40	@ 0x28
 80154dc:	af02      	add	r7, sp, #8
 80154de:	60f8      	str	r0, [r7, #12]
 80154e0:	60b9      	str	r1, [r7, #8]
 80154e2:	607a      	str	r2, [r7, #4]
 80154e4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80154e6:	2300      	movs	r3, #0
 80154e8:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80154ea:	68fb      	ldr	r3, [r7, #12]
 80154ec:	2b00      	cmp	r3, #0
 80154ee:	d106      	bne.n	80154fe <etharp_raw+0x26>
 80154f0:	4b3a      	ldr	r3, [pc, #232]	@ (80155dc <etharp_raw+0x104>)
 80154f2:	f240 4257 	movw	r2, #1111	@ 0x457
 80154f6:	493a      	ldr	r1, [pc, #232]	@ (80155e0 <etharp_raw+0x108>)
 80154f8:	483a      	ldr	r0, [pc, #232]	@ (80155e4 <etharp_raw+0x10c>)
 80154fa:	f007 fde7 	bl	801d0cc <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80154fe:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015502:	211c      	movs	r1, #28
 8015504:	200e      	movs	r0, #14
 8015506:	f002 ff7d 	bl	8018404 <pbuf_alloc>
 801550a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801550c:	69bb      	ldr	r3, [r7, #24]
 801550e:	2b00      	cmp	r3, #0
 8015510:	d102      	bne.n	8015518 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8015512:	f04f 33ff 	mov.w	r3, #4294967295
 8015516:	e05d      	b.n	80155d4 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8015518:	69bb      	ldr	r3, [r7, #24]
 801551a:	895b      	ldrh	r3, [r3, #10]
 801551c:	2b1b      	cmp	r3, #27
 801551e:	d806      	bhi.n	801552e <etharp_raw+0x56>
 8015520:	4b2e      	ldr	r3, [pc, #184]	@ (80155dc <etharp_raw+0x104>)
 8015522:	f240 4262 	movw	r2, #1122	@ 0x462
 8015526:	4930      	ldr	r1, [pc, #192]	@ (80155e8 <etharp_raw+0x110>)
 8015528:	482e      	ldr	r0, [pc, #184]	@ (80155e4 <etharp_raw+0x10c>)
 801552a:	f007 fdcf 	bl	801d0cc <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801552e:	69bb      	ldr	r3, [r7, #24]
 8015530:	685b      	ldr	r3, [r3, #4]
 8015532:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8015534:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8015536:	4618      	mov	r0, r3
 8015538:	f7ff f8f4 	bl	8014724 <lwip_htons>
 801553c:	4603      	mov	r3, r0
 801553e:	461a      	mov	r2, r3
 8015540:	697b      	ldr	r3, [r7, #20]
 8015542:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8015544:	68fb      	ldr	r3, [r7, #12]
 8015546:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801554a:	2b06      	cmp	r3, #6
 801554c:	d006      	beq.n	801555c <etharp_raw+0x84>
 801554e:	4b23      	ldr	r3, [pc, #140]	@ (80155dc <etharp_raw+0x104>)
 8015550:	f240 4269 	movw	r2, #1129	@ 0x469
 8015554:	4925      	ldr	r1, [pc, #148]	@ (80155ec <etharp_raw+0x114>)
 8015556:	4823      	ldr	r0, [pc, #140]	@ (80155e4 <etharp_raw+0x10c>)
 8015558:	f007 fdb8 	bl	801d0cc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801555c:	697b      	ldr	r3, [r7, #20]
 801555e:	3308      	adds	r3, #8
 8015560:	2206      	movs	r2, #6
 8015562:	6839      	ldr	r1, [r7, #0]
 8015564:	4618      	mov	r0, r3
 8015566:	f008 f87d 	bl	801d664 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801556a:	697b      	ldr	r3, [r7, #20]
 801556c:	3312      	adds	r3, #18
 801556e:	2206      	movs	r2, #6
 8015570:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015572:	4618      	mov	r0, r3
 8015574:	f008 f876 	bl	801d664 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8015578:	697b      	ldr	r3, [r7, #20]
 801557a:	330e      	adds	r3, #14
 801557c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801557e:	6812      	ldr	r2, [r2, #0]
 8015580:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8015582:	697b      	ldr	r3, [r7, #20]
 8015584:	3318      	adds	r3, #24
 8015586:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015588:	6812      	ldr	r2, [r2, #0]
 801558a:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801558c:	697b      	ldr	r3, [r7, #20]
 801558e:	2200      	movs	r2, #0
 8015590:	701a      	strb	r2, [r3, #0]
 8015592:	2200      	movs	r2, #0
 8015594:	f042 0201 	orr.w	r2, r2, #1
 8015598:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801559a:	697b      	ldr	r3, [r7, #20]
 801559c:	2200      	movs	r2, #0
 801559e:	f042 0208 	orr.w	r2, r2, #8
 80155a2:	709a      	strb	r2, [r3, #2]
 80155a4:	2200      	movs	r2, #0
 80155a6:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80155a8:	697b      	ldr	r3, [r7, #20]
 80155aa:	2206      	movs	r2, #6
 80155ac:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80155ae:	697b      	ldr	r3, [r7, #20]
 80155b0:	2204      	movs	r2, #4
 80155b2:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80155b4:	f640 0306 	movw	r3, #2054	@ 0x806
 80155b8:	9300      	str	r3, [sp, #0]
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	68ba      	ldr	r2, [r7, #8]
 80155be:	69b9      	ldr	r1, [r7, #24]
 80155c0:	68f8      	ldr	r0, [r7, #12]
 80155c2:	f000 f8d7 	bl	8015774 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80155c6:	69b8      	ldr	r0, [r7, #24]
 80155c8:	f003 f9fe 	bl	80189c8 <pbuf_free>
  p = NULL;
 80155cc:	2300      	movs	r3, #0
 80155ce:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80155d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80155d4:	4618      	mov	r0, r3
 80155d6:	3720      	adds	r7, #32
 80155d8:	46bd      	mov	sp, r7
 80155da:	bd80      	pop	{r7, pc}
 80155dc:	08021310 	.word	0x08021310
 80155e0:	08021488 	.word	0x08021488
 80155e4:	080213b0 	.word	0x080213b0
 80155e8:	08021538 	.word	0x08021538
 80155ec:	0802156c 	.word	0x0802156c

080155f0 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80155f0:	b580      	push	{r7, lr}
 80155f2:	b088      	sub	sp, #32
 80155f4:	af04      	add	r7, sp, #16
 80155f6:	60f8      	str	r0, [r7, #12]
 80155f8:	60b9      	str	r1, [r7, #8]
 80155fa:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80155fc:	68fb      	ldr	r3, [r7, #12]
 80155fe:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8015602:	68fb      	ldr	r3, [r7, #12]
 8015604:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8015608:	68fb      	ldr	r3, [r7, #12]
 801560a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801560c:	2201      	movs	r2, #1
 801560e:	9203      	str	r2, [sp, #12]
 8015610:	68ba      	ldr	r2, [r7, #8]
 8015612:	9202      	str	r2, [sp, #8]
 8015614:	4a06      	ldr	r2, [pc, #24]	@ (8015630 <etharp_request_dst+0x40>)
 8015616:	9201      	str	r2, [sp, #4]
 8015618:	9300      	str	r3, [sp, #0]
 801561a:	4603      	mov	r3, r0
 801561c:	687a      	ldr	r2, [r7, #4]
 801561e:	68f8      	ldr	r0, [r7, #12]
 8015620:	f7ff ff5a 	bl	80154d8 <etharp_raw>
 8015624:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8015626:	4618      	mov	r0, r3
 8015628:	3710      	adds	r7, #16
 801562a:	46bd      	mov	sp, r7
 801562c:	bd80      	pop	{r7, pc}
 801562e:	bf00      	nop
 8015630:	08023288 	.word	0x08023288

08015634 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8015634:	b580      	push	{r7, lr}
 8015636:	b082      	sub	sp, #8
 8015638:	af00      	add	r7, sp, #0
 801563a:	6078      	str	r0, [r7, #4]
 801563c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801563e:	4a05      	ldr	r2, [pc, #20]	@ (8015654 <etharp_request+0x20>)
 8015640:	6839      	ldr	r1, [r7, #0]
 8015642:	6878      	ldr	r0, [r7, #4]
 8015644:	f7ff ffd4 	bl	80155f0 <etharp_request_dst>
 8015648:	4603      	mov	r3, r0
}
 801564a:	4618      	mov	r0, r3
 801564c:	3708      	adds	r7, #8
 801564e:	46bd      	mov	sp, r7
 8015650:	bd80      	pop	{r7, pc}
 8015652:	bf00      	nop
 8015654:	08023280 	.word	0x08023280

08015658 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8015658:	b580      	push	{r7, lr}
 801565a:	b086      	sub	sp, #24
 801565c:	af00      	add	r7, sp, #0
 801565e:	6078      	str	r0, [r7, #4]
 8015660:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8015662:	230e      	movs	r3, #14
 8015664:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	895b      	ldrh	r3, [r3, #10]
 801566a:	2b0e      	cmp	r3, #14
 801566c:	d96e      	bls.n	801574c <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	7bdb      	ldrb	r3, [r3, #15]
 8015672:	2b00      	cmp	r3, #0
 8015674:	d106      	bne.n	8015684 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8015676:	683b      	ldr	r3, [r7, #0]
 8015678:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801567c:	3301      	adds	r3, #1
 801567e:	b2da      	uxtb	r2, r3
 8015680:	687b      	ldr	r3, [r7, #4]
 8015682:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8015684:	687b      	ldr	r3, [r7, #4]
 8015686:	685b      	ldr	r3, [r3, #4]
 8015688:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801568a:	693b      	ldr	r3, [r7, #16]
 801568c:	7b1a      	ldrb	r2, [r3, #12]
 801568e:	7b5b      	ldrb	r3, [r3, #13]
 8015690:	021b      	lsls	r3, r3, #8
 8015692:	4313      	orrs	r3, r2
 8015694:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8015696:	693b      	ldr	r3, [r7, #16]
 8015698:	781b      	ldrb	r3, [r3, #0]
 801569a:	f003 0301 	and.w	r3, r3, #1
 801569e:	2b00      	cmp	r3, #0
 80156a0:	d023      	beq.n	80156ea <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80156a2:	693b      	ldr	r3, [r7, #16]
 80156a4:	781b      	ldrb	r3, [r3, #0]
 80156a6:	2b01      	cmp	r3, #1
 80156a8:	d10f      	bne.n	80156ca <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80156aa:	693b      	ldr	r3, [r7, #16]
 80156ac:	785b      	ldrb	r3, [r3, #1]
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d11b      	bne.n	80156ea <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80156b2:	693b      	ldr	r3, [r7, #16]
 80156b4:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80156b6:	2b5e      	cmp	r3, #94	@ 0x5e
 80156b8:	d117      	bne.n	80156ea <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	7b5b      	ldrb	r3, [r3, #13]
 80156be:	f043 0310 	orr.w	r3, r3, #16
 80156c2:	b2da      	uxtb	r2, r3
 80156c4:	687b      	ldr	r3, [r7, #4]
 80156c6:	735a      	strb	r2, [r3, #13]
 80156c8:	e00f      	b.n	80156ea <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80156ca:	693b      	ldr	r3, [r7, #16]
 80156cc:	2206      	movs	r2, #6
 80156ce:	4928      	ldr	r1, [pc, #160]	@ (8015770 <ethernet_input+0x118>)
 80156d0:	4618      	mov	r0, r3
 80156d2:	f007 fea1 	bl	801d418 <memcmp>
 80156d6:	4603      	mov	r3, r0
 80156d8:	2b00      	cmp	r3, #0
 80156da:	d106      	bne.n	80156ea <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	7b5b      	ldrb	r3, [r3, #13]
 80156e0:	f043 0308 	orr.w	r3, r3, #8
 80156e4:	b2da      	uxtb	r2, r3
 80156e6:	687b      	ldr	r3, [r7, #4]
 80156e8:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80156ea:	89fb      	ldrh	r3, [r7, #14]
 80156ec:	2b08      	cmp	r3, #8
 80156ee:	d003      	beq.n	80156f8 <ethernet_input+0xa0>
 80156f0:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 80156f4:	d014      	beq.n	8015720 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 80156f6:	e032      	b.n	801575e <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80156f8:	683b      	ldr	r3, [r7, #0]
 80156fa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80156fe:	f003 0308 	and.w	r3, r3, #8
 8015702:	2b00      	cmp	r3, #0
 8015704:	d024      	beq.n	8015750 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015706:	8afb      	ldrh	r3, [r7, #22]
 8015708:	4619      	mov	r1, r3
 801570a:	6878      	ldr	r0, [r7, #4]
 801570c:	f003 f8d6 	bl	80188bc <pbuf_remove_header>
 8015710:	4603      	mov	r3, r0
 8015712:	2b00      	cmp	r3, #0
 8015714:	d11e      	bne.n	8015754 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8015716:	6839      	ldr	r1, [r7, #0]
 8015718:	6878      	ldr	r0, [r7, #4]
 801571a:	f000 fb93 	bl	8015e44 <ip4_input>
      break;
 801571e:	e013      	b.n	8015748 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015720:	683b      	ldr	r3, [r7, #0]
 8015722:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015726:	f003 0308 	and.w	r3, r3, #8
 801572a:	2b00      	cmp	r3, #0
 801572c:	d014      	beq.n	8015758 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801572e:	8afb      	ldrh	r3, [r7, #22]
 8015730:	4619      	mov	r1, r3
 8015732:	6878      	ldr	r0, [r7, #4]
 8015734:	f003 f8c2 	bl	80188bc <pbuf_remove_header>
 8015738:	4603      	mov	r3, r0
 801573a:	2b00      	cmp	r3, #0
 801573c:	d10e      	bne.n	801575c <ethernet_input+0x104>
        etharp_input(p, netif);
 801573e:	6839      	ldr	r1, [r7, #0]
 8015740:	6878      	ldr	r0, [r7, #4]
 8015742:	f7ff fb65 	bl	8014e10 <etharp_input>
      break;
 8015746:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8015748:	2300      	movs	r3, #0
 801574a:	e00c      	b.n	8015766 <ethernet_input+0x10e>
    goto free_and_return;
 801574c:	bf00      	nop
 801574e:	e006      	b.n	801575e <ethernet_input+0x106>
        goto free_and_return;
 8015750:	bf00      	nop
 8015752:	e004      	b.n	801575e <ethernet_input+0x106>
        goto free_and_return;
 8015754:	bf00      	nop
 8015756:	e002      	b.n	801575e <ethernet_input+0x106>
        goto free_and_return;
 8015758:	bf00      	nop
 801575a:	e000      	b.n	801575e <ethernet_input+0x106>
        goto free_and_return;
 801575c:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801575e:	6878      	ldr	r0, [r7, #4]
 8015760:	f003 f932 	bl	80189c8 <pbuf_free>
  return ERR_OK;
 8015764:	2300      	movs	r3, #0
}
 8015766:	4618      	mov	r0, r3
 8015768:	3718      	adds	r7, #24
 801576a:	46bd      	mov	sp, r7
 801576c:	bd80      	pop	{r7, pc}
 801576e:	bf00      	nop
 8015770:	08023280 	.word	0x08023280

08015774 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8015774:	b580      	push	{r7, lr}
 8015776:	b086      	sub	sp, #24
 8015778:	af00      	add	r7, sp, #0
 801577a:	60f8      	str	r0, [r7, #12]
 801577c:	60b9      	str	r1, [r7, #8]
 801577e:	607a      	str	r2, [r7, #4]
 8015780:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8015782:	8c3b      	ldrh	r3, [r7, #32]
 8015784:	4618      	mov	r0, r3
 8015786:	f7fe ffcd 	bl	8014724 <lwip_htons>
 801578a:	4603      	mov	r3, r0
 801578c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801578e:	210e      	movs	r1, #14
 8015790:	68b8      	ldr	r0, [r7, #8]
 8015792:	f003 f883 	bl	801889c <pbuf_add_header>
 8015796:	4603      	mov	r3, r0
 8015798:	2b00      	cmp	r3, #0
 801579a:	d125      	bne.n	80157e8 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801579c:	68bb      	ldr	r3, [r7, #8]
 801579e:	685b      	ldr	r3, [r3, #4]
 80157a0:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80157a2:	693b      	ldr	r3, [r7, #16]
 80157a4:	8afa      	ldrh	r2, [r7, #22]
 80157a6:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 80157a8:	693b      	ldr	r3, [r7, #16]
 80157aa:	2206      	movs	r2, #6
 80157ac:	6839      	ldr	r1, [r7, #0]
 80157ae:	4618      	mov	r0, r3
 80157b0:	f007 ff58 	bl	801d664 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 80157b4:	693b      	ldr	r3, [r7, #16]
 80157b6:	3306      	adds	r3, #6
 80157b8:	2206      	movs	r2, #6
 80157ba:	6879      	ldr	r1, [r7, #4]
 80157bc:	4618      	mov	r0, r3
 80157be:	f007 ff51 	bl	801d664 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80157c8:	2b06      	cmp	r3, #6
 80157ca:	d006      	beq.n	80157da <ethernet_output+0x66>
 80157cc:	4b0a      	ldr	r3, [pc, #40]	@ (80157f8 <ethernet_output+0x84>)
 80157ce:	f44f 7299 	mov.w	r2, #306	@ 0x132
 80157d2:	490a      	ldr	r1, [pc, #40]	@ (80157fc <ethernet_output+0x88>)
 80157d4:	480a      	ldr	r0, [pc, #40]	@ (8015800 <ethernet_output+0x8c>)
 80157d6:	f007 fc79 	bl	801d0cc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 80157da:	68fb      	ldr	r3, [r7, #12]
 80157dc:	699b      	ldr	r3, [r3, #24]
 80157de:	68b9      	ldr	r1, [r7, #8]
 80157e0:	68f8      	ldr	r0, [r7, #12]
 80157e2:	4798      	blx	r3
 80157e4:	4603      	mov	r3, r0
 80157e6:	e002      	b.n	80157ee <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80157e8:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80157ea:	f06f 0301 	mvn.w	r3, #1
}
 80157ee:	4618      	mov	r0, r3
 80157f0:	3718      	adds	r7, #24
 80157f2:	46bd      	mov	sp, r7
 80157f4:	bd80      	pop	{r7, pc}
 80157f6:	bf00      	nop
 80157f8:	080215b0 	.word	0x080215b0
 80157fc:	0802160c 	.word	0x0802160c
 8015800:	08021640 	.word	0x08021640

08015804 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8015804:	b580      	push	{r7, lr}
 8015806:	b08e      	sub	sp, #56	@ 0x38
 8015808:	af04      	add	r7, sp, #16
 801580a:	6078      	str	r0, [r7, #4]
 801580c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801580e:	4b87      	ldr	r3, [pc, #540]	@ (8015a2c <icmp_input+0x228>)
 8015810:	689b      	ldr	r3, [r3, #8]
 8015812:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8015814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015816:	781b      	ldrb	r3, [r3, #0]
 8015818:	f003 030f 	and.w	r3, r3, #15
 801581c:	b2db      	uxtb	r3, r3
 801581e:	009b      	lsls	r3, r3, #2
 8015820:	b2db      	uxtb	r3, r3
 8015822:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8015824:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015826:	2b13      	cmp	r3, #19
 8015828:	f240 80e8 	bls.w	80159fc <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801582c:	687b      	ldr	r3, [r7, #4]
 801582e:	895b      	ldrh	r3, [r3, #10]
 8015830:	2b03      	cmp	r3, #3
 8015832:	f240 80e5 	bls.w	8015a00 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8015836:	687b      	ldr	r3, [r7, #4]
 8015838:	685b      	ldr	r3, [r3, #4]
 801583a:	781b      	ldrb	r3, [r3, #0]
 801583c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8015840:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8015844:	2b00      	cmp	r3, #0
 8015846:	f000 80d2 	beq.w	80159ee <icmp_input+0x1ea>
 801584a:	2b08      	cmp	r3, #8
 801584c:	f040 80d2 	bne.w	80159f4 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8015850:	4b77      	ldr	r3, [pc, #476]	@ (8015a30 <icmp_input+0x22c>)
 8015852:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8015854:	4b75      	ldr	r3, [pc, #468]	@ (8015a2c <icmp_input+0x228>)
 8015856:	695b      	ldr	r3, [r3, #20]
 8015858:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801585c:	2be0      	cmp	r3, #224	@ 0xe0
 801585e:	f000 80d6 	beq.w	8015a0e <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8015862:	4b72      	ldr	r3, [pc, #456]	@ (8015a2c <icmp_input+0x228>)
 8015864:	695b      	ldr	r3, [r3, #20]
 8015866:	4a71      	ldr	r2, [pc, #452]	@ (8015a2c <icmp_input+0x228>)
 8015868:	6812      	ldr	r2, [r2, #0]
 801586a:	4611      	mov	r1, r2
 801586c:	4618      	mov	r0, r3
 801586e:	f000 fcdb 	bl	8016228 <ip4_addr_isbroadcast_u32>
 8015872:	4603      	mov	r3, r0
 8015874:	2b00      	cmp	r3, #0
 8015876:	f040 80cc 	bne.w	8015a12 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801587a:	687b      	ldr	r3, [r7, #4]
 801587c:	891b      	ldrh	r3, [r3, #8]
 801587e:	2b07      	cmp	r3, #7
 8015880:	f240 80c0 	bls.w	8015a04 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8015884:	6878      	ldr	r0, [r7, #4]
 8015886:	f000 f9e0 	bl	8015c4a <inet_chksum_pbuf>
 801588a:	4603      	mov	r3, r0
 801588c:	2b00      	cmp	r3, #0
 801588e:	d003      	beq.n	8015898 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8015890:	6878      	ldr	r0, [r7, #4]
 8015892:	f003 f899 	bl	80189c8 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 8015896:	e0c5      	b.n	8015a24 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8015898:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801589a:	330e      	adds	r3, #14
 801589c:	4619      	mov	r1, r3
 801589e:	6878      	ldr	r0, [r7, #4]
 80158a0:	f002 fffc 	bl	801889c <pbuf_add_header>
 80158a4:	4603      	mov	r3, r0
 80158a6:	2b00      	cmp	r3, #0
 80158a8:	d04b      	beq.n	8015942 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80158aa:	687b      	ldr	r3, [r7, #4]
 80158ac:	891a      	ldrh	r2, [r3, #8]
 80158ae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80158b0:	4413      	add	r3, r2
 80158b2:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	891b      	ldrh	r3, [r3, #8]
 80158b8:	8b7a      	ldrh	r2, [r7, #26]
 80158ba:	429a      	cmp	r2, r3
 80158bc:	f0c0 80ab 	bcc.w	8015a16 <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80158c0:	8b7b      	ldrh	r3, [r7, #26]
 80158c2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80158c6:	4619      	mov	r1, r3
 80158c8:	200e      	movs	r0, #14
 80158ca:	f002 fd9b 	bl	8018404 <pbuf_alloc>
 80158ce:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80158d0:	697b      	ldr	r3, [r7, #20]
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	f000 80a1 	beq.w	8015a1a <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80158d8:	697b      	ldr	r3, [r7, #20]
 80158da:	895b      	ldrh	r3, [r3, #10]
 80158dc:	461a      	mov	r2, r3
 80158de:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80158e0:	3308      	adds	r3, #8
 80158e2:	429a      	cmp	r2, r3
 80158e4:	d203      	bcs.n	80158ee <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80158e6:	6978      	ldr	r0, [r7, #20]
 80158e8:	f003 f86e 	bl	80189c8 <pbuf_free>
          goto icmperr;
 80158ec:	e096      	b.n	8015a1c <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80158ee:	697b      	ldr	r3, [r7, #20]
 80158f0:	685b      	ldr	r3, [r3, #4]
 80158f2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80158f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80158f6:	4618      	mov	r0, r3
 80158f8:	f007 feb4 	bl	801d664 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80158fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80158fe:	4619      	mov	r1, r3
 8015900:	6978      	ldr	r0, [r7, #20]
 8015902:	f002 ffdb 	bl	80188bc <pbuf_remove_header>
 8015906:	4603      	mov	r3, r0
 8015908:	2b00      	cmp	r3, #0
 801590a:	d009      	beq.n	8015920 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801590c:	4b49      	ldr	r3, [pc, #292]	@ (8015a34 <icmp_input+0x230>)
 801590e:	22b6      	movs	r2, #182	@ 0xb6
 8015910:	4949      	ldr	r1, [pc, #292]	@ (8015a38 <icmp_input+0x234>)
 8015912:	484a      	ldr	r0, [pc, #296]	@ (8015a3c <icmp_input+0x238>)
 8015914:	f007 fbda 	bl	801d0cc <iprintf>
          pbuf_free(r);
 8015918:	6978      	ldr	r0, [r7, #20]
 801591a:	f003 f855 	bl	80189c8 <pbuf_free>
          goto icmperr;
 801591e:	e07d      	b.n	8015a1c <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8015920:	6879      	ldr	r1, [r7, #4]
 8015922:	6978      	ldr	r0, [r7, #20]
 8015924:	f003 f984 	bl	8018c30 <pbuf_copy>
 8015928:	4603      	mov	r3, r0
 801592a:	2b00      	cmp	r3, #0
 801592c:	d003      	beq.n	8015936 <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801592e:	6978      	ldr	r0, [r7, #20]
 8015930:	f003 f84a 	bl	80189c8 <pbuf_free>
          goto icmperr;
 8015934:	e072      	b.n	8015a1c <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 8015936:	6878      	ldr	r0, [r7, #4]
 8015938:	f003 f846 	bl	80189c8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801593c:	697b      	ldr	r3, [r7, #20]
 801593e:	607b      	str	r3, [r7, #4]
 8015940:	e00f      	b.n	8015962 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8015942:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015944:	330e      	adds	r3, #14
 8015946:	4619      	mov	r1, r3
 8015948:	6878      	ldr	r0, [r7, #4]
 801594a:	f002 ffb7 	bl	80188bc <pbuf_remove_header>
 801594e:	4603      	mov	r3, r0
 8015950:	2b00      	cmp	r3, #0
 8015952:	d006      	beq.n	8015962 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8015954:	4b37      	ldr	r3, [pc, #220]	@ (8015a34 <icmp_input+0x230>)
 8015956:	22c7      	movs	r2, #199	@ 0xc7
 8015958:	4939      	ldr	r1, [pc, #228]	@ (8015a40 <icmp_input+0x23c>)
 801595a:	4838      	ldr	r0, [pc, #224]	@ (8015a3c <icmp_input+0x238>)
 801595c:	f007 fbb6 	bl	801d0cc <iprintf>
          goto icmperr;
 8015960:	e05c      	b.n	8015a1c <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	685b      	ldr	r3, [r3, #4]
 8015966:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8015968:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801596a:	4619      	mov	r1, r3
 801596c:	6878      	ldr	r0, [r7, #4]
 801596e:	f002 ff95 	bl	801889c <pbuf_add_header>
 8015972:	4603      	mov	r3, r0
 8015974:	2b00      	cmp	r3, #0
 8015976:	d13c      	bne.n	80159f2 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	685b      	ldr	r3, [r3, #4]
 801597c:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801597e:	69fb      	ldr	r3, [r7, #28]
 8015980:	681a      	ldr	r2, [r3, #0]
 8015982:	68fb      	ldr	r3, [r7, #12]
 8015984:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8015986:	4b29      	ldr	r3, [pc, #164]	@ (8015a2c <icmp_input+0x228>)
 8015988:	691a      	ldr	r2, [r3, #16]
 801598a:	68fb      	ldr	r3, [r7, #12]
 801598c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801598e:	693b      	ldr	r3, [r7, #16]
 8015990:	2200      	movs	r2, #0
 8015992:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8015994:	693b      	ldr	r3, [r7, #16]
 8015996:	885b      	ldrh	r3, [r3, #2]
 8015998:	b29b      	uxth	r3, r3
 801599a:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801599e:	4293      	cmp	r3, r2
 80159a0:	d907      	bls.n	80159b2 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 80159a2:	693b      	ldr	r3, [r7, #16]
 80159a4:	885b      	ldrh	r3, [r3, #2]
 80159a6:	b29b      	uxth	r3, r3
 80159a8:	3309      	adds	r3, #9
 80159aa:	b29a      	uxth	r2, r3
 80159ac:	693b      	ldr	r3, [r7, #16]
 80159ae:	805a      	strh	r2, [r3, #2]
 80159b0:	e006      	b.n	80159c0 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 80159b2:	693b      	ldr	r3, [r7, #16]
 80159b4:	885b      	ldrh	r3, [r3, #2]
 80159b6:	b29b      	uxth	r3, r3
 80159b8:	3308      	adds	r3, #8
 80159ba:	b29a      	uxth	r2, r3
 80159bc:	693b      	ldr	r3, [r7, #16]
 80159be:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80159c0:	68fb      	ldr	r3, [r7, #12]
 80159c2:	22ff      	movs	r2, #255	@ 0xff
 80159c4:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80159c6:	68fb      	ldr	r3, [r7, #12]
 80159c8:	2200      	movs	r2, #0
 80159ca:	729a      	strb	r2, [r3, #10]
 80159cc:	2200      	movs	r2, #0
 80159ce:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80159d0:	683b      	ldr	r3, [r7, #0]
 80159d2:	9302      	str	r3, [sp, #8]
 80159d4:	2301      	movs	r3, #1
 80159d6:	9301      	str	r3, [sp, #4]
 80159d8:	2300      	movs	r3, #0
 80159da:	9300      	str	r3, [sp, #0]
 80159dc:	23ff      	movs	r3, #255	@ 0xff
 80159de:	2200      	movs	r2, #0
 80159e0:	69f9      	ldr	r1, [r7, #28]
 80159e2:	6878      	ldr	r0, [r7, #4]
 80159e4:	f000 fb48 	bl	8016078 <ip4_output_if>
 80159e8:	4603      	mov	r3, r0
 80159ea:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80159ec:	e001      	b.n	80159f2 <icmp_input+0x1ee>
      break;
 80159ee:	bf00      	nop
 80159f0:	e000      	b.n	80159f4 <icmp_input+0x1f0>
      break;
 80159f2:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80159f4:	6878      	ldr	r0, [r7, #4]
 80159f6:	f002 ffe7 	bl	80189c8 <pbuf_free>
  return;
 80159fa:	e013      	b.n	8015a24 <icmp_input+0x220>
    goto lenerr;
 80159fc:	bf00      	nop
 80159fe:	e002      	b.n	8015a06 <icmp_input+0x202>
    goto lenerr;
 8015a00:	bf00      	nop
 8015a02:	e000      	b.n	8015a06 <icmp_input+0x202>
        goto lenerr;
 8015a04:	bf00      	nop
lenerr:
  pbuf_free(p);
 8015a06:	6878      	ldr	r0, [r7, #4]
 8015a08:	f002 ffde 	bl	80189c8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8015a0c:	e00a      	b.n	8015a24 <icmp_input+0x220>
        goto icmperr;
 8015a0e:	bf00      	nop
 8015a10:	e004      	b.n	8015a1c <icmp_input+0x218>
        goto icmperr;
 8015a12:	bf00      	nop
 8015a14:	e002      	b.n	8015a1c <icmp_input+0x218>
          goto icmperr;
 8015a16:	bf00      	nop
 8015a18:	e000      	b.n	8015a1c <icmp_input+0x218>
          goto icmperr;
 8015a1a:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8015a1c:	6878      	ldr	r0, [r7, #4]
 8015a1e:	f002 ffd3 	bl	80189c8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8015a22:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8015a24:	3728      	adds	r7, #40	@ 0x28
 8015a26:	46bd      	mov	sp, r7
 8015a28:	bd80      	pop	{r7, pc}
 8015a2a:	bf00      	nop
 8015a2c:	24019d4c 	.word	0x24019d4c
 8015a30:	24019d60 	.word	0x24019d60
 8015a34:	08021668 	.word	0x08021668
 8015a38:	080216c4 	.word	0x080216c4
 8015a3c:	080216fc 	.word	0x080216fc
 8015a40:	08021724 	.word	0x08021724

08015a44 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8015a44:	b580      	push	{r7, lr}
 8015a46:	b082      	sub	sp, #8
 8015a48:	af00      	add	r7, sp, #0
 8015a4a:	6078      	str	r0, [r7, #4]
 8015a4c:	460b      	mov	r3, r1
 8015a4e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8015a50:	78fb      	ldrb	r3, [r7, #3]
 8015a52:	461a      	mov	r2, r3
 8015a54:	2103      	movs	r1, #3
 8015a56:	6878      	ldr	r0, [r7, #4]
 8015a58:	f000 f814 	bl	8015a84 <icmp_send_response>
}
 8015a5c:	bf00      	nop
 8015a5e:	3708      	adds	r7, #8
 8015a60:	46bd      	mov	sp, r7
 8015a62:	bd80      	pop	{r7, pc}

08015a64 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8015a64:	b580      	push	{r7, lr}
 8015a66:	b082      	sub	sp, #8
 8015a68:	af00      	add	r7, sp, #0
 8015a6a:	6078      	str	r0, [r7, #4]
 8015a6c:	460b      	mov	r3, r1
 8015a6e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8015a70:	78fb      	ldrb	r3, [r7, #3]
 8015a72:	461a      	mov	r2, r3
 8015a74:	210b      	movs	r1, #11
 8015a76:	6878      	ldr	r0, [r7, #4]
 8015a78:	f000 f804 	bl	8015a84 <icmp_send_response>
}
 8015a7c:	bf00      	nop
 8015a7e:	3708      	adds	r7, #8
 8015a80:	46bd      	mov	sp, r7
 8015a82:	bd80      	pop	{r7, pc}

08015a84 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8015a84:	b580      	push	{r7, lr}
 8015a86:	b08c      	sub	sp, #48	@ 0x30
 8015a88:	af04      	add	r7, sp, #16
 8015a8a:	6078      	str	r0, [r7, #4]
 8015a8c:	460b      	mov	r3, r1
 8015a8e:	70fb      	strb	r3, [r7, #3]
 8015a90:	4613      	mov	r3, r2
 8015a92:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8015a94:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015a98:	2124      	movs	r1, #36	@ 0x24
 8015a9a:	2022      	movs	r0, #34	@ 0x22
 8015a9c:	f002 fcb2 	bl	8018404 <pbuf_alloc>
 8015aa0:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8015aa2:	69fb      	ldr	r3, [r7, #28]
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	d056      	beq.n	8015b56 <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8015aa8:	69fb      	ldr	r3, [r7, #28]
 8015aaa:	895b      	ldrh	r3, [r3, #10]
 8015aac:	2b23      	cmp	r3, #35	@ 0x23
 8015aae:	d806      	bhi.n	8015abe <icmp_send_response+0x3a>
 8015ab0:	4b2b      	ldr	r3, [pc, #172]	@ (8015b60 <icmp_send_response+0xdc>)
 8015ab2:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8015ab6:	492b      	ldr	r1, [pc, #172]	@ (8015b64 <icmp_send_response+0xe0>)
 8015ab8:	482b      	ldr	r0, [pc, #172]	@ (8015b68 <icmp_send_response+0xe4>)
 8015aba:	f007 fb07 	bl	801d0cc <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8015abe:	687b      	ldr	r3, [r7, #4]
 8015ac0:	685b      	ldr	r3, [r3, #4]
 8015ac2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8015ac4:	69fb      	ldr	r3, [r7, #28]
 8015ac6:	685b      	ldr	r3, [r3, #4]
 8015ac8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8015aca:	697b      	ldr	r3, [r7, #20]
 8015acc:	78fa      	ldrb	r2, [r7, #3]
 8015ace:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8015ad0:	697b      	ldr	r3, [r7, #20]
 8015ad2:	78ba      	ldrb	r2, [r7, #2]
 8015ad4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8015ad6:	697b      	ldr	r3, [r7, #20]
 8015ad8:	2200      	movs	r2, #0
 8015ada:	711a      	strb	r2, [r3, #4]
 8015adc:	2200      	movs	r2, #0
 8015ade:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8015ae0:	697b      	ldr	r3, [r7, #20]
 8015ae2:	2200      	movs	r2, #0
 8015ae4:	719a      	strb	r2, [r3, #6]
 8015ae6:	2200      	movs	r2, #0
 8015ae8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8015aea:	69fb      	ldr	r3, [r7, #28]
 8015aec:	685b      	ldr	r3, [r3, #4]
 8015aee:	f103 0008 	add.w	r0, r3, #8
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	685b      	ldr	r3, [r3, #4]
 8015af6:	221c      	movs	r2, #28
 8015af8:	4619      	mov	r1, r3
 8015afa:	f007 fdb3 	bl	801d664 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8015afe:	69bb      	ldr	r3, [r7, #24]
 8015b00:	68db      	ldr	r3, [r3, #12]
 8015b02:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8015b04:	f107 030c 	add.w	r3, r7, #12
 8015b08:	4618      	mov	r0, r3
 8015b0a:	f000 f901 	bl	8015d10 <ip4_route>
 8015b0e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8015b10:	693b      	ldr	r3, [r7, #16]
 8015b12:	2b00      	cmp	r3, #0
 8015b14:	d01b      	beq.n	8015b4e <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8015b16:	697b      	ldr	r3, [r7, #20]
 8015b18:	2200      	movs	r2, #0
 8015b1a:	709a      	strb	r2, [r3, #2]
 8015b1c:	2200      	movs	r2, #0
 8015b1e:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8015b20:	69fb      	ldr	r3, [r7, #28]
 8015b22:	895b      	ldrh	r3, [r3, #10]
 8015b24:	4619      	mov	r1, r3
 8015b26:	6978      	ldr	r0, [r7, #20]
 8015b28:	f000 f87d 	bl	8015c26 <inet_chksum>
 8015b2c:	4603      	mov	r3, r0
 8015b2e:	461a      	mov	r2, r3
 8015b30:	697b      	ldr	r3, [r7, #20]
 8015b32:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8015b34:	f107 020c 	add.w	r2, r7, #12
 8015b38:	693b      	ldr	r3, [r7, #16]
 8015b3a:	9302      	str	r3, [sp, #8]
 8015b3c:	2301      	movs	r3, #1
 8015b3e:	9301      	str	r3, [sp, #4]
 8015b40:	2300      	movs	r3, #0
 8015b42:	9300      	str	r3, [sp, #0]
 8015b44:	23ff      	movs	r3, #255	@ 0xff
 8015b46:	2100      	movs	r1, #0
 8015b48:	69f8      	ldr	r0, [r7, #28]
 8015b4a:	f000 fa95 	bl	8016078 <ip4_output_if>
  }
  pbuf_free(q);
 8015b4e:	69f8      	ldr	r0, [r7, #28]
 8015b50:	f002 ff3a 	bl	80189c8 <pbuf_free>
 8015b54:	e000      	b.n	8015b58 <icmp_send_response+0xd4>
    return;
 8015b56:	bf00      	nop
}
 8015b58:	3720      	adds	r7, #32
 8015b5a:	46bd      	mov	sp, r7
 8015b5c:	bd80      	pop	{r7, pc}
 8015b5e:	bf00      	nop
 8015b60:	08021668 	.word	0x08021668
 8015b64:	08021758 	.word	0x08021758
 8015b68:	080216fc 	.word	0x080216fc

08015b6c <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 8015b6c:	b480      	push	{r7}
 8015b6e:	b089      	sub	sp, #36	@ 0x24
 8015b70:	af00      	add	r7, sp, #0
 8015b72:	6078      	str	r0, [r7, #4]
 8015b74:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 8015b7a:	2300      	movs	r3, #0
 8015b7c:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 8015b7e:	2300      	movs	r3, #0
 8015b80:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 8015b82:	69fb      	ldr	r3, [r7, #28]
 8015b84:	f003 0301 	and.w	r3, r3, #1
 8015b88:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 8015b8a:	693b      	ldr	r3, [r7, #16]
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	d00d      	beq.n	8015bac <lwip_standard_chksum+0x40>
 8015b90:	683b      	ldr	r3, [r7, #0]
 8015b92:	2b00      	cmp	r3, #0
 8015b94:	dd0a      	ble.n	8015bac <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 8015b96:	69fa      	ldr	r2, [r7, #28]
 8015b98:	1c53      	adds	r3, r2, #1
 8015b9a:	61fb      	str	r3, [r7, #28]
 8015b9c:	f107 030e 	add.w	r3, r7, #14
 8015ba0:	3301      	adds	r3, #1
 8015ba2:	7812      	ldrb	r2, [r2, #0]
 8015ba4:	701a      	strb	r2, [r3, #0]
    len--;
 8015ba6:	683b      	ldr	r3, [r7, #0]
 8015ba8:	3b01      	subs	r3, #1
 8015baa:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 8015bac:	69fb      	ldr	r3, [r7, #28]
 8015bae:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 8015bb0:	e00a      	b.n	8015bc8 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 8015bb2:	69bb      	ldr	r3, [r7, #24]
 8015bb4:	1c9a      	adds	r2, r3, #2
 8015bb6:	61ba      	str	r2, [r7, #24]
 8015bb8:	881b      	ldrh	r3, [r3, #0]
 8015bba:	461a      	mov	r2, r3
 8015bbc:	697b      	ldr	r3, [r7, #20]
 8015bbe:	4413      	add	r3, r2
 8015bc0:	617b      	str	r3, [r7, #20]
    len -= 2;
 8015bc2:	683b      	ldr	r3, [r7, #0]
 8015bc4:	3b02      	subs	r3, #2
 8015bc6:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 8015bc8:	683b      	ldr	r3, [r7, #0]
 8015bca:	2b01      	cmp	r3, #1
 8015bcc:	dcf1      	bgt.n	8015bb2 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 8015bce:	683b      	ldr	r3, [r7, #0]
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	dd04      	ble.n	8015bde <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 8015bd4:	f107 030e 	add.w	r3, r7, #14
 8015bd8:	69ba      	ldr	r2, [r7, #24]
 8015bda:	7812      	ldrb	r2, [r2, #0]
 8015bdc:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 8015bde:	89fb      	ldrh	r3, [r7, #14]
 8015be0:	461a      	mov	r2, r3
 8015be2:	697b      	ldr	r3, [r7, #20]
 8015be4:	4413      	add	r3, r2
 8015be6:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 8015be8:	697b      	ldr	r3, [r7, #20]
 8015bea:	0c1a      	lsrs	r2, r3, #16
 8015bec:	697b      	ldr	r3, [r7, #20]
 8015bee:	b29b      	uxth	r3, r3
 8015bf0:	4413      	add	r3, r2
 8015bf2:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 8015bf4:	697b      	ldr	r3, [r7, #20]
 8015bf6:	0c1a      	lsrs	r2, r3, #16
 8015bf8:	697b      	ldr	r3, [r7, #20]
 8015bfa:	b29b      	uxth	r3, r3
 8015bfc:	4413      	add	r3, r2
 8015bfe:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 8015c00:	693b      	ldr	r3, [r7, #16]
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d007      	beq.n	8015c16 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 8015c06:	697b      	ldr	r3, [r7, #20]
 8015c08:	021b      	lsls	r3, r3, #8
 8015c0a:	b29a      	uxth	r2, r3
 8015c0c:	697b      	ldr	r3, [r7, #20]
 8015c0e:	0a1b      	lsrs	r3, r3, #8
 8015c10:	b2db      	uxtb	r3, r3
 8015c12:	4313      	orrs	r3, r2
 8015c14:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 8015c16:	697b      	ldr	r3, [r7, #20]
 8015c18:	b29b      	uxth	r3, r3
}
 8015c1a:	4618      	mov	r0, r3
 8015c1c:	3724      	adds	r7, #36	@ 0x24
 8015c1e:	46bd      	mov	sp, r7
 8015c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c24:	4770      	bx	lr

08015c26 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 8015c26:	b580      	push	{r7, lr}
 8015c28:	b082      	sub	sp, #8
 8015c2a:	af00      	add	r7, sp, #0
 8015c2c:	6078      	str	r0, [r7, #4]
 8015c2e:	460b      	mov	r3, r1
 8015c30:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 8015c32:	887b      	ldrh	r3, [r7, #2]
 8015c34:	4619      	mov	r1, r3
 8015c36:	6878      	ldr	r0, [r7, #4]
 8015c38:	f7ff ff98 	bl	8015b6c <lwip_standard_chksum>
 8015c3c:	4603      	mov	r3, r0
 8015c3e:	43db      	mvns	r3, r3
 8015c40:	b29b      	uxth	r3, r3
}
 8015c42:	4618      	mov	r0, r3
 8015c44:	3708      	adds	r7, #8
 8015c46:	46bd      	mov	sp, r7
 8015c48:	bd80      	pop	{r7, pc}

08015c4a <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 8015c4a:	b580      	push	{r7, lr}
 8015c4c:	b086      	sub	sp, #24
 8015c4e:	af00      	add	r7, sp, #0
 8015c50:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 8015c52:	2300      	movs	r3, #0
 8015c54:	60fb      	str	r3, [r7, #12]

  acc = 0;
 8015c56:	2300      	movs	r3, #0
 8015c58:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	613b      	str	r3, [r7, #16]
 8015c5e:	e02b      	b.n	8015cb8 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 8015c60:	693b      	ldr	r3, [r7, #16]
 8015c62:	685a      	ldr	r2, [r3, #4]
 8015c64:	693b      	ldr	r3, [r7, #16]
 8015c66:	895b      	ldrh	r3, [r3, #10]
 8015c68:	4619      	mov	r1, r3
 8015c6a:	4610      	mov	r0, r2
 8015c6c:	f7ff ff7e 	bl	8015b6c <lwip_standard_chksum>
 8015c70:	4603      	mov	r3, r0
 8015c72:	461a      	mov	r2, r3
 8015c74:	697b      	ldr	r3, [r7, #20]
 8015c76:	4413      	add	r3, r2
 8015c78:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 8015c7a:	697b      	ldr	r3, [r7, #20]
 8015c7c:	0c1a      	lsrs	r2, r3, #16
 8015c7e:	697b      	ldr	r3, [r7, #20]
 8015c80:	b29b      	uxth	r3, r3
 8015c82:	4413      	add	r3, r2
 8015c84:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 8015c86:	693b      	ldr	r3, [r7, #16]
 8015c88:	895b      	ldrh	r3, [r3, #10]
 8015c8a:	f003 0301 	and.w	r3, r3, #1
 8015c8e:	b29b      	uxth	r3, r3
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d00e      	beq.n	8015cb2 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 8015c94:	68fb      	ldr	r3, [r7, #12]
 8015c96:	2b00      	cmp	r3, #0
 8015c98:	bf0c      	ite	eq
 8015c9a:	2301      	moveq	r3, #1
 8015c9c:	2300      	movne	r3, #0
 8015c9e:	b2db      	uxtb	r3, r3
 8015ca0:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 8015ca2:	697b      	ldr	r3, [r7, #20]
 8015ca4:	021b      	lsls	r3, r3, #8
 8015ca6:	b29a      	uxth	r2, r3
 8015ca8:	697b      	ldr	r3, [r7, #20]
 8015caa:	0a1b      	lsrs	r3, r3, #8
 8015cac:	b2db      	uxtb	r3, r3
 8015cae:	4313      	orrs	r3, r2
 8015cb0:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 8015cb2:	693b      	ldr	r3, [r7, #16]
 8015cb4:	681b      	ldr	r3, [r3, #0]
 8015cb6:	613b      	str	r3, [r7, #16]
 8015cb8:	693b      	ldr	r3, [r7, #16]
 8015cba:	2b00      	cmp	r3, #0
 8015cbc:	d1d0      	bne.n	8015c60 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 8015cbe:	68fb      	ldr	r3, [r7, #12]
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d007      	beq.n	8015cd4 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 8015cc4:	697b      	ldr	r3, [r7, #20]
 8015cc6:	021b      	lsls	r3, r3, #8
 8015cc8:	b29a      	uxth	r2, r3
 8015cca:	697b      	ldr	r3, [r7, #20]
 8015ccc:	0a1b      	lsrs	r3, r3, #8
 8015cce:	b2db      	uxtb	r3, r3
 8015cd0:	4313      	orrs	r3, r2
 8015cd2:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 8015cd4:	697b      	ldr	r3, [r7, #20]
 8015cd6:	b29b      	uxth	r3, r3
 8015cd8:	43db      	mvns	r3, r3
 8015cda:	b29b      	uxth	r3, r3
}
 8015cdc:	4618      	mov	r0, r3
 8015cde:	3718      	adds	r7, #24
 8015ce0:	46bd      	mov	sp, r7
 8015ce2:	bd80      	pop	{r7, pc}

08015ce4 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8015ce4:	b580      	push	{r7, lr}
 8015ce6:	b082      	sub	sp, #8
 8015ce8:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8015cea:	2300      	movs	r3, #0
 8015cec:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8015cee:	f004 fa9f 	bl	801a230 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8015cf2:	f001 fb1d 	bl	8017330 <mem_init>
  memp_init();
 8015cf6:	f001 fe75 	bl	80179e4 <memp_init>
  pbuf_init();
  netif_init();
 8015cfa:	f002 f813 	bl	8017d24 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8015cfe:	f004 fde5 	bl	801a8cc <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8015d02:	f004 fd29 	bl	801a758 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8015d06:	bf00      	nop
 8015d08:	3708      	adds	r7, #8
 8015d0a:	46bd      	mov	sp, r7
 8015d0c:	bd80      	pop	{r7, pc}
	...

08015d10 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8015d10:	b480      	push	{r7}
 8015d12:	b085      	sub	sp, #20
 8015d14:	af00      	add	r7, sp, #0
 8015d16:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8015d18:	4b33      	ldr	r3, [pc, #204]	@ (8015de8 <ip4_route+0xd8>)
 8015d1a:	681b      	ldr	r3, [r3, #0]
 8015d1c:	60fb      	str	r3, [r7, #12]
 8015d1e:	e036      	b.n	8015d8e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8015d20:	68fb      	ldr	r3, [r7, #12]
 8015d22:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015d26:	f003 0301 	and.w	r3, r3, #1
 8015d2a:	b2db      	uxtb	r3, r3
 8015d2c:	2b00      	cmp	r3, #0
 8015d2e:	d02b      	beq.n	8015d88 <ip4_route+0x78>
 8015d30:	68fb      	ldr	r3, [r7, #12]
 8015d32:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015d36:	089b      	lsrs	r3, r3, #2
 8015d38:	f003 0301 	and.w	r3, r3, #1
 8015d3c:	b2db      	uxtb	r3, r3
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d022      	beq.n	8015d88 <ip4_route+0x78>
 8015d42:	68fb      	ldr	r3, [r7, #12]
 8015d44:	3304      	adds	r3, #4
 8015d46:	681b      	ldr	r3, [r3, #0]
 8015d48:	2b00      	cmp	r3, #0
 8015d4a:	d01d      	beq.n	8015d88 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	681a      	ldr	r2, [r3, #0]
 8015d50:	68fb      	ldr	r3, [r7, #12]
 8015d52:	3304      	adds	r3, #4
 8015d54:	681b      	ldr	r3, [r3, #0]
 8015d56:	405a      	eors	r2, r3
 8015d58:	68fb      	ldr	r3, [r7, #12]
 8015d5a:	3308      	adds	r3, #8
 8015d5c:	681b      	ldr	r3, [r3, #0]
 8015d5e:	4013      	ands	r3, r2
 8015d60:	2b00      	cmp	r3, #0
 8015d62:	d101      	bne.n	8015d68 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8015d64:	68fb      	ldr	r3, [r7, #12]
 8015d66:	e038      	b.n	8015dda <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015d6e:	f003 0302 	and.w	r3, r3, #2
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d108      	bne.n	8015d88 <ip4_route+0x78>
 8015d76:	687b      	ldr	r3, [r7, #4]
 8015d78:	681a      	ldr	r2, [r3, #0]
 8015d7a:	68fb      	ldr	r3, [r7, #12]
 8015d7c:	330c      	adds	r3, #12
 8015d7e:	681b      	ldr	r3, [r3, #0]
 8015d80:	429a      	cmp	r2, r3
 8015d82:	d101      	bne.n	8015d88 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8015d84:	68fb      	ldr	r3, [r7, #12]
 8015d86:	e028      	b.n	8015dda <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8015d88:	68fb      	ldr	r3, [r7, #12]
 8015d8a:	681b      	ldr	r3, [r3, #0]
 8015d8c:	60fb      	str	r3, [r7, #12]
 8015d8e:	68fb      	ldr	r3, [r7, #12]
 8015d90:	2b00      	cmp	r3, #0
 8015d92:	d1c5      	bne.n	8015d20 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8015d94:	4b15      	ldr	r3, [pc, #84]	@ (8015dec <ip4_route+0xdc>)
 8015d96:	681b      	ldr	r3, [r3, #0]
 8015d98:	2b00      	cmp	r3, #0
 8015d9a:	d01a      	beq.n	8015dd2 <ip4_route+0xc2>
 8015d9c:	4b13      	ldr	r3, [pc, #76]	@ (8015dec <ip4_route+0xdc>)
 8015d9e:	681b      	ldr	r3, [r3, #0]
 8015da0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015da4:	f003 0301 	and.w	r3, r3, #1
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	d012      	beq.n	8015dd2 <ip4_route+0xc2>
 8015dac:	4b0f      	ldr	r3, [pc, #60]	@ (8015dec <ip4_route+0xdc>)
 8015dae:	681b      	ldr	r3, [r3, #0]
 8015db0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015db4:	f003 0304 	and.w	r3, r3, #4
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d00a      	beq.n	8015dd2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8015dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8015dec <ip4_route+0xdc>)
 8015dbe:	681b      	ldr	r3, [r3, #0]
 8015dc0:	3304      	adds	r3, #4
 8015dc2:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	d004      	beq.n	8015dd2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	681b      	ldr	r3, [r3, #0]
 8015dcc:	b2db      	uxtb	r3, r3
 8015dce:	2b7f      	cmp	r3, #127	@ 0x7f
 8015dd0:	d101      	bne.n	8015dd6 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8015dd2:	2300      	movs	r3, #0
 8015dd4:	e001      	b.n	8015dda <ip4_route+0xca>
  }

  return netif_default;
 8015dd6:	4b05      	ldr	r3, [pc, #20]	@ (8015dec <ip4_route+0xdc>)
 8015dd8:	681b      	ldr	r3, [r3, #0]
}
 8015dda:	4618      	mov	r0, r3
 8015ddc:	3714      	adds	r7, #20
 8015dde:	46bd      	mov	sp, r7
 8015de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015de4:	4770      	bx	lr
 8015de6:	bf00      	nop
 8015de8:	2401c918 	.word	0x2401c918
 8015dec:	2401c91c 	.word	0x2401c91c

08015df0 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8015df0:	b580      	push	{r7, lr}
 8015df2:	b082      	sub	sp, #8
 8015df4:	af00      	add	r7, sp, #0
 8015df6:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8015df8:	687b      	ldr	r3, [r7, #4]
 8015dfa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015dfe:	f003 0301 	and.w	r3, r3, #1
 8015e02:	b2db      	uxtb	r3, r3
 8015e04:	2b00      	cmp	r3, #0
 8015e06:	d016      	beq.n	8015e36 <ip4_input_accept+0x46>
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	3304      	adds	r3, #4
 8015e0c:	681b      	ldr	r3, [r3, #0]
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	d011      	beq.n	8015e36 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8015e12:	4b0b      	ldr	r3, [pc, #44]	@ (8015e40 <ip4_input_accept+0x50>)
 8015e14:	695a      	ldr	r2, [r3, #20]
 8015e16:	687b      	ldr	r3, [r7, #4]
 8015e18:	3304      	adds	r3, #4
 8015e1a:	681b      	ldr	r3, [r3, #0]
 8015e1c:	429a      	cmp	r2, r3
 8015e1e:	d008      	beq.n	8015e32 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8015e20:	4b07      	ldr	r3, [pc, #28]	@ (8015e40 <ip4_input_accept+0x50>)
 8015e22:	695b      	ldr	r3, [r3, #20]
 8015e24:	6879      	ldr	r1, [r7, #4]
 8015e26:	4618      	mov	r0, r3
 8015e28:	f000 f9fe 	bl	8016228 <ip4_addr_isbroadcast_u32>
 8015e2c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8015e2e:	2b00      	cmp	r3, #0
 8015e30:	d001      	beq.n	8015e36 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8015e32:	2301      	movs	r3, #1
 8015e34:	e000      	b.n	8015e38 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8015e36:	2300      	movs	r3, #0
}
 8015e38:	4618      	mov	r0, r3
 8015e3a:	3708      	adds	r7, #8
 8015e3c:	46bd      	mov	sp, r7
 8015e3e:	bd80      	pop	{r7, pc}
 8015e40:	24019d4c 	.word	0x24019d4c

08015e44 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8015e44:	b580      	push	{r7, lr}
 8015e46:	b086      	sub	sp, #24
 8015e48:	af00      	add	r7, sp, #0
 8015e4a:	6078      	str	r0, [r7, #4]
 8015e4c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8015e4e:	687b      	ldr	r3, [r7, #4]
 8015e50:	685b      	ldr	r3, [r3, #4]
 8015e52:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8015e54:	697b      	ldr	r3, [r7, #20]
 8015e56:	781b      	ldrb	r3, [r3, #0]
 8015e58:	091b      	lsrs	r3, r3, #4
 8015e5a:	b2db      	uxtb	r3, r3
 8015e5c:	2b04      	cmp	r3, #4
 8015e5e:	d004      	beq.n	8015e6a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8015e60:	6878      	ldr	r0, [r7, #4]
 8015e62:	f002 fdb1 	bl	80189c8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8015e66:	2300      	movs	r3, #0
 8015e68:	e0fd      	b.n	8016066 <ip4_input+0x222>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8015e6a:	697b      	ldr	r3, [r7, #20]
 8015e6c:	781b      	ldrb	r3, [r3, #0]
 8015e6e:	f003 030f 	and.w	r3, r3, #15
 8015e72:	b2db      	uxtb	r3, r3
 8015e74:	009b      	lsls	r3, r3, #2
 8015e76:	b2db      	uxtb	r3, r3
 8015e78:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8015e7a:	697b      	ldr	r3, [r7, #20]
 8015e7c:	885b      	ldrh	r3, [r3, #2]
 8015e7e:	b29b      	uxth	r3, r3
 8015e80:	4618      	mov	r0, r3
 8015e82:	f7fe fc4f 	bl	8014724 <lwip_htons>
 8015e86:	4603      	mov	r3, r0
 8015e88:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	891b      	ldrh	r3, [r3, #8]
 8015e8e:	89ba      	ldrh	r2, [r7, #12]
 8015e90:	429a      	cmp	r2, r3
 8015e92:	d204      	bcs.n	8015e9e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8015e94:	89bb      	ldrh	r3, [r7, #12]
 8015e96:	4619      	mov	r1, r3
 8015e98:	6878      	ldr	r0, [r7, #4]
 8015e9a:	f002 fc0f 	bl	80186bc <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	895b      	ldrh	r3, [r3, #10]
 8015ea2:	89fa      	ldrh	r2, [r7, #14]
 8015ea4:	429a      	cmp	r2, r3
 8015ea6:	d807      	bhi.n	8015eb8 <ip4_input+0x74>
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	891b      	ldrh	r3, [r3, #8]
 8015eac:	89ba      	ldrh	r2, [r7, #12]
 8015eae:	429a      	cmp	r2, r3
 8015eb0:	d802      	bhi.n	8015eb8 <ip4_input+0x74>
 8015eb2:	89fb      	ldrh	r3, [r7, #14]
 8015eb4:	2b13      	cmp	r3, #19
 8015eb6:	d804      	bhi.n	8015ec2 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8015eb8:	6878      	ldr	r0, [r7, #4]
 8015eba:	f002 fd85 	bl	80189c8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8015ebe:	2300      	movs	r3, #0
 8015ec0:	e0d1      	b.n	8016066 <ip4_input+0x222>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8015ec2:	697b      	ldr	r3, [r7, #20]
 8015ec4:	691b      	ldr	r3, [r3, #16]
 8015ec6:	4a6a      	ldr	r2, [pc, #424]	@ (8016070 <ip4_input+0x22c>)
 8015ec8:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8015eca:	697b      	ldr	r3, [r7, #20]
 8015ecc:	68db      	ldr	r3, [r3, #12]
 8015ece:	4a68      	ldr	r2, [pc, #416]	@ (8016070 <ip4_input+0x22c>)
 8015ed0:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8015ed2:	4b67      	ldr	r3, [pc, #412]	@ (8016070 <ip4_input+0x22c>)
 8015ed4:	695b      	ldr	r3, [r3, #20]
 8015ed6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8015eda:	2be0      	cmp	r3, #224	@ 0xe0
 8015edc:	d112      	bne.n	8015f04 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8015ede:	683b      	ldr	r3, [r7, #0]
 8015ee0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015ee4:	f003 0301 	and.w	r3, r3, #1
 8015ee8:	b2db      	uxtb	r3, r3
 8015eea:	2b00      	cmp	r3, #0
 8015eec:	d007      	beq.n	8015efe <ip4_input+0xba>
 8015eee:	683b      	ldr	r3, [r7, #0]
 8015ef0:	3304      	adds	r3, #4
 8015ef2:	681b      	ldr	r3, [r3, #0]
 8015ef4:	2b00      	cmp	r3, #0
 8015ef6:	d002      	beq.n	8015efe <ip4_input+0xba>
      netif = inp;
 8015ef8:	683b      	ldr	r3, [r7, #0]
 8015efa:	613b      	str	r3, [r7, #16]
 8015efc:	e02a      	b.n	8015f54 <ip4_input+0x110>
    } else {
      netif = NULL;
 8015efe:	2300      	movs	r3, #0
 8015f00:	613b      	str	r3, [r7, #16]
 8015f02:	e027      	b.n	8015f54 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8015f04:	6838      	ldr	r0, [r7, #0]
 8015f06:	f7ff ff73 	bl	8015df0 <ip4_input_accept>
 8015f0a:	4603      	mov	r3, r0
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	d002      	beq.n	8015f16 <ip4_input+0xd2>
      netif = inp;
 8015f10:	683b      	ldr	r3, [r7, #0]
 8015f12:	613b      	str	r3, [r7, #16]
 8015f14:	e01e      	b.n	8015f54 <ip4_input+0x110>
    } else {
      netif = NULL;
 8015f16:	2300      	movs	r3, #0
 8015f18:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8015f1a:	4b55      	ldr	r3, [pc, #340]	@ (8016070 <ip4_input+0x22c>)
 8015f1c:	695b      	ldr	r3, [r3, #20]
 8015f1e:	b2db      	uxtb	r3, r3
 8015f20:	2b7f      	cmp	r3, #127	@ 0x7f
 8015f22:	d017      	beq.n	8015f54 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8015f24:	4b53      	ldr	r3, [pc, #332]	@ (8016074 <ip4_input+0x230>)
 8015f26:	681b      	ldr	r3, [r3, #0]
 8015f28:	613b      	str	r3, [r7, #16]
 8015f2a:	e00e      	b.n	8015f4a <ip4_input+0x106>
          if (netif == inp) {
 8015f2c:	693a      	ldr	r2, [r7, #16]
 8015f2e:	683b      	ldr	r3, [r7, #0]
 8015f30:	429a      	cmp	r2, r3
 8015f32:	d006      	beq.n	8015f42 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8015f34:	6938      	ldr	r0, [r7, #16]
 8015f36:	f7ff ff5b 	bl	8015df0 <ip4_input_accept>
 8015f3a:	4603      	mov	r3, r0
 8015f3c:	2b00      	cmp	r3, #0
 8015f3e:	d108      	bne.n	8015f52 <ip4_input+0x10e>
 8015f40:	e000      	b.n	8015f44 <ip4_input+0x100>
            continue;
 8015f42:	bf00      	nop
        NETIF_FOREACH(netif) {
 8015f44:	693b      	ldr	r3, [r7, #16]
 8015f46:	681b      	ldr	r3, [r3, #0]
 8015f48:	613b      	str	r3, [r7, #16]
 8015f4a:	693b      	ldr	r3, [r7, #16]
 8015f4c:	2b00      	cmp	r3, #0
 8015f4e:	d1ed      	bne.n	8015f2c <ip4_input+0xe8>
 8015f50:	e000      	b.n	8015f54 <ip4_input+0x110>
            break;
 8015f52:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8015f54:	4b46      	ldr	r3, [pc, #280]	@ (8016070 <ip4_input+0x22c>)
 8015f56:	691b      	ldr	r3, [r3, #16]
 8015f58:	6839      	ldr	r1, [r7, #0]
 8015f5a:	4618      	mov	r0, r3
 8015f5c:	f000 f964 	bl	8016228 <ip4_addr_isbroadcast_u32>
 8015f60:	4603      	mov	r3, r0
 8015f62:	2b00      	cmp	r3, #0
 8015f64:	d105      	bne.n	8015f72 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8015f66:	4b42      	ldr	r3, [pc, #264]	@ (8016070 <ip4_input+0x22c>)
 8015f68:	691b      	ldr	r3, [r3, #16]
 8015f6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8015f6e:	2be0      	cmp	r3, #224	@ 0xe0
 8015f70:	d104      	bne.n	8015f7c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8015f72:	6878      	ldr	r0, [r7, #4]
 8015f74:	f002 fd28 	bl	80189c8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8015f78:	2300      	movs	r3, #0
 8015f7a:	e074      	b.n	8016066 <ip4_input+0x222>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8015f7c:	693b      	ldr	r3, [r7, #16]
 8015f7e:	2b00      	cmp	r3, #0
 8015f80:	d104      	bne.n	8015f8c <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8015f82:	6878      	ldr	r0, [r7, #4]
 8015f84:	f002 fd20 	bl	80189c8 <pbuf_free>
    return ERR_OK;
 8015f88:	2300      	movs	r3, #0
 8015f8a:	e06c      	b.n	8016066 <ip4_input+0x222>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8015f8c:	697b      	ldr	r3, [r7, #20]
 8015f8e:	88db      	ldrh	r3, [r3, #6]
 8015f90:	b29b      	uxth	r3, r3
 8015f92:	461a      	mov	r2, r3
 8015f94:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8015f98:	4013      	ands	r3, r2
 8015f9a:	2b00      	cmp	r3, #0
 8015f9c:	d00b      	beq.n	8015fb6 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8015f9e:	6878      	ldr	r0, [r7, #4]
 8015fa0:	f000 fdc6 	bl	8016b30 <ip4_reass>
 8015fa4:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8015fa6:	687b      	ldr	r3, [r7, #4]
 8015fa8:	2b00      	cmp	r3, #0
 8015faa:	d101      	bne.n	8015fb0 <ip4_input+0x16c>
      return ERR_OK;
 8015fac:	2300      	movs	r3, #0
 8015fae:	e05a      	b.n	8016066 <ip4_input+0x222>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8015fb0:	687b      	ldr	r3, [r7, #4]
 8015fb2:	685b      	ldr	r3, [r3, #4]
 8015fb4:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8015fb6:	4a2e      	ldr	r2, [pc, #184]	@ (8016070 <ip4_input+0x22c>)
 8015fb8:	693b      	ldr	r3, [r7, #16]
 8015fba:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8015fbc:	4a2c      	ldr	r2, [pc, #176]	@ (8016070 <ip4_input+0x22c>)
 8015fbe:	683b      	ldr	r3, [r7, #0]
 8015fc0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8015fc2:	4a2b      	ldr	r2, [pc, #172]	@ (8016070 <ip4_input+0x22c>)
 8015fc4:	697b      	ldr	r3, [r7, #20]
 8015fc6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8015fc8:	697b      	ldr	r3, [r7, #20]
 8015fca:	781b      	ldrb	r3, [r3, #0]
 8015fcc:	f003 030f 	and.w	r3, r3, #15
 8015fd0:	b2db      	uxtb	r3, r3
 8015fd2:	009b      	lsls	r3, r3, #2
 8015fd4:	b2db      	uxtb	r3, r3
 8015fd6:	461a      	mov	r2, r3
 8015fd8:	4b25      	ldr	r3, [pc, #148]	@ (8016070 <ip4_input+0x22c>)
 8015fda:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8015fdc:	89fb      	ldrh	r3, [r7, #14]
 8015fde:	4619      	mov	r1, r3
 8015fe0:	6878      	ldr	r0, [r7, #4]
 8015fe2:	f002 fc6b 	bl	80188bc <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8015fe6:	697b      	ldr	r3, [r7, #20]
 8015fe8:	7a5b      	ldrb	r3, [r3, #9]
 8015fea:	2b01      	cmp	r3, #1
 8015fec:	d006      	beq.n	8015ffc <ip4_input+0x1b8>
 8015fee:	2b11      	cmp	r3, #17
 8015ff0:	d109      	bne.n	8016006 <ip4_input+0x1c2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8015ff2:	6839      	ldr	r1, [r7, #0]
 8015ff4:	6878      	ldr	r0, [r7, #4]
 8015ff6:	f004 fd17 	bl	801aa28 <udp_input>
        break;
 8015ffa:	e021      	b.n	8016040 <ip4_input+0x1fc>
        break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8015ffc:	6839      	ldr	r1, [r7, #0]
 8015ffe:	6878      	ldr	r0, [r7, #4]
 8016000:	f7ff fc00 	bl	8015804 <icmp_input>
        break;
 8016004:	e01c      	b.n	8016040 <ip4_input+0x1fc>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8016006:	4b1a      	ldr	r3, [pc, #104]	@ (8016070 <ip4_input+0x22c>)
 8016008:	695b      	ldr	r3, [r3, #20]
 801600a:	6939      	ldr	r1, [r7, #16]
 801600c:	4618      	mov	r0, r3
 801600e:	f000 f90b 	bl	8016228 <ip4_addr_isbroadcast_u32>
 8016012:	4603      	mov	r3, r0
 8016014:	2b00      	cmp	r3, #0
 8016016:	d10f      	bne.n	8016038 <ip4_input+0x1f4>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8016018:	4b15      	ldr	r3, [pc, #84]	@ (8016070 <ip4_input+0x22c>)
 801601a:	695b      	ldr	r3, [r3, #20]
 801601c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8016020:	2be0      	cmp	r3, #224	@ 0xe0
 8016022:	d009      	beq.n	8016038 <ip4_input+0x1f4>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8016024:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8016028:	4619      	mov	r1, r3
 801602a:	6878      	ldr	r0, [r7, #4]
 801602c:	f002 fcb9 	bl	80189a2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8016030:	2102      	movs	r1, #2
 8016032:	6878      	ldr	r0, [r7, #4]
 8016034:	f7ff fd06 	bl	8015a44 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8016038:	6878      	ldr	r0, [r7, #4]
 801603a:	f002 fcc5 	bl	80189c8 <pbuf_free>
        break;
 801603e:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8016040:	4b0b      	ldr	r3, [pc, #44]	@ (8016070 <ip4_input+0x22c>)
 8016042:	2200      	movs	r2, #0
 8016044:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8016046:	4b0a      	ldr	r3, [pc, #40]	@ (8016070 <ip4_input+0x22c>)
 8016048:	2200      	movs	r2, #0
 801604a:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801604c:	4b08      	ldr	r3, [pc, #32]	@ (8016070 <ip4_input+0x22c>)
 801604e:	2200      	movs	r2, #0
 8016050:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8016052:	4b07      	ldr	r3, [pc, #28]	@ (8016070 <ip4_input+0x22c>)
 8016054:	2200      	movs	r2, #0
 8016056:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8016058:	4b05      	ldr	r3, [pc, #20]	@ (8016070 <ip4_input+0x22c>)
 801605a:	2200      	movs	r2, #0
 801605c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801605e:	4b04      	ldr	r3, [pc, #16]	@ (8016070 <ip4_input+0x22c>)
 8016060:	2200      	movs	r2, #0
 8016062:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8016064:	2300      	movs	r3, #0
}
 8016066:	4618      	mov	r0, r3
 8016068:	3718      	adds	r7, #24
 801606a:	46bd      	mov	sp, r7
 801606c:	bd80      	pop	{r7, pc}
 801606e:	bf00      	nop
 8016070:	24019d4c 	.word	0x24019d4c
 8016074:	2401c918 	.word	0x2401c918

08016078 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8016078:	b580      	push	{r7, lr}
 801607a:	b08a      	sub	sp, #40	@ 0x28
 801607c:	af04      	add	r7, sp, #16
 801607e:	60f8      	str	r0, [r7, #12]
 8016080:	60b9      	str	r1, [r7, #8]
 8016082:	607a      	str	r2, [r7, #4]
 8016084:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8016086:	68bb      	ldr	r3, [r7, #8]
 8016088:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801608a:	687b      	ldr	r3, [r7, #4]
 801608c:	2b00      	cmp	r3, #0
 801608e:	d009      	beq.n	80160a4 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8016090:	68bb      	ldr	r3, [r7, #8]
 8016092:	2b00      	cmp	r3, #0
 8016094:	d003      	beq.n	801609e <ip4_output_if+0x26>
 8016096:	68bb      	ldr	r3, [r7, #8]
 8016098:	681b      	ldr	r3, [r3, #0]
 801609a:	2b00      	cmp	r3, #0
 801609c:	d102      	bne.n	80160a4 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801609e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160a0:	3304      	adds	r3, #4
 80160a2:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80160a4:	78fa      	ldrb	r2, [r7, #3]
 80160a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160a8:	9302      	str	r3, [sp, #8]
 80160aa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80160ae:	9301      	str	r3, [sp, #4]
 80160b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80160b4:	9300      	str	r3, [sp, #0]
 80160b6:	4613      	mov	r3, r2
 80160b8:	687a      	ldr	r2, [r7, #4]
 80160ba:	6979      	ldr	r1, [r7, #20]
 80160bc:	68f8      	ldr	r0, [r7, #12]
 80160be:	f000 f805 	bl	80160cc <ip4_output_if_src>
 80160c2:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80160c4:	4618      	mov	r0, r3
 80160c6:	3718      	adds	r7, #24
 80160c8:	46bd      	mov	sp, r7
 80160ca:	bd80      	pop	{r7, pc}

080160cc <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80160cc:	b580      	push	{r7, lr}
 80160ce:	b088      	sub	sp, #32
 80160d0:	af00      	add	r7, sp, #0
 80160d2:	60f8      	str	r0, [r7, #12]
 80160d4:	60b9      	str	r1, [r7, #8]
 80160d6:	607a      	str	r2, [r7, #4]
 80160d8:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80160da:	68fb      	ldr	r3, [r7, #12]
 80160dc:	7b9b      	ldrb	r3, [r3, #14]
 80160de:	2b01      	cmp	r3, #1
 80160e0:	d006      	beq.n	80160f0 <ip4_output_if_src+0x24>
 80160e2:	4b4b      	ldr	r3, [pc, #300]	@ (8016210 <ip4_output_if_src+0x144>)
 80160e4:	f44f 7255 	mov.w	r2, #852	@ 0x354
 80160e8:	494a      	ldr	r1, [pc, #296]	@ (8016214 <ip4_output_if_src+0x148>)
 80160ea:	484b      	ldr	r0, [pc, #300]	@ (8016218 <ip4_output_if_src+0x14c>)
 80160ec:	f006 ffee 	bl	801d0cc <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80160f0:	687b      	ldr	r3, [r7, #4]
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	d060      	beq.n	80161b8 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 80160f6:	2314      	movs	r3, #20
 80160f8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 80160fa:	2114      	movs	r1, #20
 80160fc:	68f8      	ldr	r0, [r7, #12]
 80160fe:	f002 fbcd 	bl	801889c <pbuf_add_header>
 8016102:	4603      	mov	r3, r0
 8016104:	2b00      	cmp	r3, #0
 8016106:	d002      	beq.n	801610e <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8016108:	f06f 0301 	mvn.w	r3, #1
 801610c:	e07c      	b.n	8016208 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801610e:	68fb      	ldr	r3, [r7, #12]
 8016110:	685b      	ldr	r3, [r3, #4]
 8016112:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8016114:	68fb      	ldr	r3, [r7, #12]
 8016116:	895b      	ldrh	r3, [r3, #10]
 8016118:	2b13      	cmp	r3, #19
 801611a:	d806      	bhi.n	801612a <ip4_output_if_src+0x5e>
 801611c:	4b3c      	ldr	r3, [pc, #240]	@ (8016210 <ip4_output_if_src+0x144>)
 801611e:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8016122:	493e      	ldr	r1, [pc, #248]	@ (801621c <ip4_output_if_src+0x150>)
 8016124:	483c      	ldr	r0, [pc, #240]	@ (8016218 <ip4_output_if_src+0x14c>)
 8016126:	f006 ffd1 	bl	801d0cc <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801612a:	69fb      	ldr	r3, [r7, #28]
 801612c:	78fa      	ldrb	r2, [r7, #3]
 801612e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8016130:	69fb      	ldr	r3, [r7, #28]
 8016132:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8016136:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	681a      	ldr	r2, [r3, #0]
 801613c:	69fb      	ldr	r3, [r7, #28]
 801613e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8016140:	8b7b      	ldrh	r3, [r7, #26]
 8016142:	089b      	lsrs	r3, r3, #2
 8016144:	b29b      	uxth	r3, r3
 8016146:	b2db      	uxtb	r3, r3
 8016148:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801614c:	b2da      	uxtb	r2, r3
 801614e:	69fb      	ldr	r3, [r7, #28]
 8016150:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8016152:	69fb      	ldr	r3, [r7, #28]
 8016154:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8016158:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801615a:	68fb      	ldr	r3, [r7, #12]
 801615c:	891b      	ldrh	r3, [r3, #8]
 801615e:	4618      	mov	r0, r3
 8016160:	f7fe fae0 	bl	8014724 <lwip_htons>
 8016164:	4603      	mov	r3, r0
 8016166:	461a      	mov	r2, r3
 8016168:	69fb      	ldr	r3, [r7, #28]
 801616a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801616c:	69fb      	ldr	r3, [r7, #28]
 801616e:	2200      	movs	r2, #0
 8016170:	719a      	strb	r2, [r3, #6]
 8016172:	2200      	movs	r2, #0
 8016174:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8016176:	4b2a      	ldr	r3, [pc, #168]	@ (8016220 <ip4_output_if_src+0x154>)
 8016178:	881b      	ldrh	r3, [r3, #0]
 801617a:	4618      	mov	r0, r3
 801617c:	f7fe fad2 	bl	8014724 <lwip_htons>
 8016180:	4603      	mov	r3, r0
 8016182:	461a      	mov	r2, r3
 8016184:	69fb      	ldr	r3, [r7, #28]
 8016186:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8016188:	4b25      	ldr	r3, [pc, #148]	@ (8016220 <ip4_output_if_src+0x154>)
 801618a:	881b      	ldrh	r3, [r3, #0]
 801618c:	3301      	adds	r3, #1
 801618e:	b29a      	uxth	r2, r3
 8016190:	4b23      	ldr	r3, [pc, #140]	@ (8016220 <ip4_output_if_src+0x154>)
 8016192:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8016194:	68bb      	ldr	r3, [r7, #8]
 8016196:	2b00      	cmp	r3, #0
 8016198:	d104      	bne.n	80161a4 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801619a:	4b22      	ldr	r3, [pc, #136]	@ (8016224 <ip4_output_if_src+0x158>)
 801619c:	681a      	ldr	r2, [r3, #0]
 801619e:	69fb      	ldr	r3, [r7, #28]
 80161a0:	60da      	str	r2, [r3, #12]
 80161a2:	e003      	b.n	80161ac <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80161a4:	68bb      	ldr	r3, [r7, #8]
 80161a6:	681a      	ldr	r2, [r3, #0]
 80161a8:	69fb      	ldr	r3, [r7, #28]
 80161aa:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80161ac:	69fb      	ldr	r3, [r7, #28]
 80161ae:	2200      	movs	r2, #0
 80161b0:	729a      	strb	r2, [r3, #10]
 80161b2:	2200      	movs	r2, #0
 80161b4:	72da      	strb	r2, [r3, #11]
 80161b6:	e00f      	b.n	80161d8 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80161b8:	68fb      	ldr	r3, [r7, #12]
 80161ba:	895b      	ldrh	r3, [r3, #10]
 80161bc:	2b13      	cmp	r3, #19
 80161be:	d802      	bhi.n	80161c6 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80161c0:	f06f 0301 	mvn.w	r3, #1
 80161c4:	e020      	b.n	8016208 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80161c6:	68fb      	ldr	r3, [r7, #12]
 80161c8:	685b      	ldr	r3, [r3, #4]
 80161ca:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80161cc:	69fb      	ldr	r3, [r7, #28]
 80161ce:	691b      	ldr	r3, [r3, #16]
 80161d0:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80161d2:	f107 0314 	add.w	r3, r7, #20
 80161d6:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80161d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161da:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80161dc:	2b00      	cmp	r3, #0
 80161de:	d00c      	beq.n	80161fa <ip4_output_if_src+0x12e>
 80161e0:	68fb      	ldr	r3, [r7, #12]
 80161e2:	891a      	ldrh	r2, [r3, #8]
 80161e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161e6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80161e8:	429a      	cmp	r2, r3
 80161ea:	d906      	bls.n	80161fa <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 80161ec:	687a      	ldr	r2, [r7, #4]
 80161ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80161f0:	68f8      	ldr	r0, [r7, #12]
 80161f2:	f000 fe91 	bl	8016f18 <ip4_frag>
 80161f6:	4603      	mov	r3, r0
 80161f8:	e006      	b.n	8016208 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80161fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161fc:	695b      	ldr	r3, [r3, #20]
 80161fe:	687a      	ldr	r2, [r7, #4]
 8016200:	68f9      	ldr	r1, [r7, #12]
 8016202:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016204:	4798      	blx	r3
 8016206:	4603      	mov	r3, r0
}
 8016208:	4618      	mov	r0, r3
 801620a:	3720      	adds	r7, #32
 801620c:	46bd      	mov	sp, r7
 801620e:	bd80      	pop	{r7, pc}
 8016210:	08021784 	.word	0x08021784
 8016214:	080217e0 	.word	0x080217e0
 8016218:	080217ec 	.word	0x080217ec
 801621c:	08021814 	.word	0x08021814
 8016220:	24019d64 	.word	0x24019d64
 8016224:	08023290 	.word	0x08023290

08016228 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8016228:	b480      	push	{r7}
 801622a:	b085      	sub	sp, #20
 801622c:	af00      	add	r7, sp, #0
 801622e:	6078      	str	r0, [r7, #4]
 8016230:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8016232:	687b      	ldr	r3, [r7, #4]
 8016234:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8016236:	687b      	ldr	r3, [r7, #4]
 8016238:	f1b3 3fff 	cmp.w	r3, #4294967295
 801623c:	d002      	beq.n	8016244 <ip4_addr_isbroadcast_u32+0x1c>
 801623e:	687b      	ldr	r3, [r7, #4]
 8016240:	2b00      	cmp	r3, #0
 8016242:	d101      	bne.n	8016248 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8016244:	2301      	movs	r3, #1
 8016246:	e02a      	b.n	801629e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8016248:	683b      	ldr	r3, [r7, #0]
 801624a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801624e:	f003 0302 	and.w	r3, r3, #2
 8016252:	2b00      	cmp	r3, #0
 8016254:	d101      	bne.n	801625a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8016256:	2300      	movs	r3, #0
 8016258:	e021      	b.n	801629e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801625a:	683b      	ldr	r3, [r7, #0]
 801625c:	3304      	adds	r3, #4
 801625e:	681b      	ldr	r3, [r3, #0]
 8016260:	687a      	ldr	r2, [r7, #4]
 8016262:	429a      	cmp	r2, r3
 8016264:	d101      	bne.n	801626a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8016266:	2300      	movs	r3, #0
 8016268:	e019      	b.n	801629e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801626a:	68fa      	ldr	r2, [r7, #12]
 801626c:	683b      	ldr	r3, [r7, #0]
 801626e:	3304      	adds	r3, #4
 8016270:	681b      	ldr	r3, [r3, #0]
 8016272:	405a      	eors	r2, r3
 8016274:	683b      	ldr	r3, [r7, #0]
 8016276:	3308      	adds	r3, #8
 8016278:	681b      	ldr	r3, [r3, #0]
 801627a:	4013      	ands	r3, r2
 801627c:	2b00      	cmp	r3, #0
 801627e:	d10d      	bne.n	801629c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8016280:	683b      	ldr	r3, [r7, #0]
 8016282:	3308      	adds	r3, #8
 8016284:	681b      	ldr	r3, [r3, #0]
 8016286:	43da      	mvns	r2, r3
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801628c:	683b      	ldr	r3, [r7, #0]
 801628e:	3308      	adds	r3, #8
 8016290:	681b      	ldr	r3, [r3, #0]
 8016292:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8016294:	429a      	cmp	r2, r3
 8016296:	d101      	bne.n	801629c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8016298:	2301      	movs	r3, #1
 801629a:	e000      	b.n	801629e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801629c:	2300      	movs	r3, #0
  }
}
 801629e:	4618      	mov	r0, r3
 80162a0:	3714      	adds	r7, #20
 80162a2:	46bd      	mov	sp, r7
 80162a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162a8:	4770      	bx	lr

080162aa <ipaddr_addr>:
 * @param cp IP address in ascii representation (e.g. "127.0.0.1")
 * @return ip address in network order
 */
u32_t
ipaddr_addr(const char *cp)
{
 80162aa:	b580      	push	{r7, lr}
 80162ac:	b084      	sub	sp, #16
 80162ae:	af00      	add	r7, sp, #0
 80162b0:	6078      	str	r0, [r7, #4]
  ip4_addr_t val;

  if (ip4addr_aton(cp, &val)) {
 80162b2:	f107 030c 	add.w	r3, r7, #12
 80162b6:	4619      	mov	r1, r3
 80162b8:	6878      	ldr	r0, [r7, #4]
 80162ba:	f000 f80b 	bl	80162d4 <ip4addr_aton>
 80162be:	4603      	mov	r3, r0
 80162c0:	2b00      	cmp	r3, #0
 80162c2:	d001      	beq.n	80162c8 <ipaddr_addr+0x1e>
    return ip4_addr_get_u32(&val);
 80162c4:	68fb      	ldr	r3, [r7, #12]
 80162c6:	e001      	b.n	80162cc <ipaddr_addr+0x22>
  }
  return (IPADDR_NONE);
 80162c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80162cc:	4618      	mov	r0, r3
 80162ce:	3710      	adds	r7, #16
 80162d0:	46bd      	mov	sp, r7
 80162d2:	bd80      	pop	{r7, pc}

080162d4 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 80162d4:	b580      	push	{r7, lr}
 80162d6:	b08a      	sub	sp, #40	@ 0x28
 80162d8:	af00      	add	r7, sp, #0
 80162da:	6078      	str	r0, [r7, #4]
 80162dc:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 80162de:	f107 030c 	add.w	r3, r7, #12
 80162e2:	61fb      	str	r3, [r7, #28]

  c = *cp;
 80162e4:	687b      	ldr	r3, [r7, #4]
 80162e6:	781b      	ldrb	r3, [r3, #0]
 80162e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 80162ec:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80162f0:	3301      	adds	r3, #1
 80162f2:	4a89      	ldr	r2, [pc, #548]	@ (8016518 <ip4addr_aton+0x244>)
 80162f4:	4413      	add	r3, r2
 80162f6:	781b      	ldrb	r3, [r3, #0]
 80162f8:	f003 0304 	and.w	r3, r3, #4
 80162fc:	2b00      	cmp	r3, #0
 80162fe:	d101      	bne.n	8016304 <ip4addr_aton+0x30>
      return 0;
 8016300:	2300      	movs	r3, #0
 8016302:	e105      	b.n	8016510 <ip4addr_aton+0x23c>
    }
    val = 0;
 8016304:	2300      	movs	r3, #0
 8016306:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 8016308:	230a      	movs	r3, #10
 801630a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 801630e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016312:	2b30      	cmp	r3, #48	@ 0x30
 8016314:	d11c      	bne.n	8016350 <ip4addr_aton+0x7c>
      c = *++cp;
 8016316:	687b      	ldr	r3, [r7, #4]
 8016318:	3301      	adds	r3, #1
 801631a:	607b      	str	r3, [r7, #4]
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	781b      	ldrb	r3, [r3, #0]
 8016320:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 8016324:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016328:	2b78      	cmp	r3, #120	@ 0x78
 801632a:	d003      	beq.n	8016334 <ip4addr_aton+0x60>
 801632c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016330:	2b58      	cmp	r3, #88	@ 0x58
 8016332:	d10a      	bne.n	801634a <ip4addr_aton+0x76>
        base = 16;
 8016334:	2310      	movs	r3, #16
 8016336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	3301      	adds	r3, #1
 801633e:	607b      	str	r3, [r7, #4]
 8016340:	687b      	ldr	r3, [r7, #4]
 8016342:	781b      	ldrb	r3, [r3, #0]
 8016344:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8016348:	e002      	b.n	8016350 <ip4addr_aton+0x7c>
      } else {
        base = 8;
 801634a:	2308      	movs	r3, #8
 801634c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 8016350:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016354:	3301      	adds	r3, #1
 8016356:	4a70      	ldr	r2, [pc, #448]	@ (8016518 <ip4addr_aton+0x244>)
 8016358:	4413      	add	r3, r2
 801635a:	781b      	ldrb	r3, [r3, #0]
 801635c:	f003 0304 	and.w	r3, r3, #4
 8016360:	2b00      	cmp	r3, #0
 8016362:	d011      	beq.n	8016388 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 8016364:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016368:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801636a:	fb03 f202 	mul.w	r2, r3, r2
 801636e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016372:	4413      	add	r3, r2
 8016374:	3b30      	subs	r3, #48	@ 0x30
 8016376:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	3301      	adds	r3, #1
 801637c:	607b      	str	r3, [r7, #4]
 801637e:	687b      	ldr	r3, [r7, #4]
 8016380:	781b      	ldrb	r3, [r3, #0]
 8016382:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8016386:	e7e3      	b.n	8016350 <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 8016388:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801638c:	2b10      	cmp	r3, #16
 801638e:	d127      	bne.n	80163e0 <ip4addr_aton+0x10c>
 8016390:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016394:	3301      	adds	r3, #1
 8016396:	4a60      	ldr	r2, [pc, #384]	@ (8016518 <ip4addr_aton+0x244>)
 8016398:	4413      	add	r3, r2
 801639a:	781b      	ldrb	r3, [r3, #0]
 801639c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	d01d      	beq.n	80163e0 <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 80163a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80163a6:	011b      	lsls	r3, r3, #4
 80163a8:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80163ac:	f102 010a 	add.w	r1, r2, #10
 80163b0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80163b4:	3201      	adds	r2, #1
 80163b6:	4858      	ldr	r0, [pc, #352]	@ (8016518 <ip4addr_aton+0x244>)
 80163b8:	4402      	add	r2, r0
 80163ba:	7812      	ldrb	r2, [r2, #0]
 80163bc:	f002 0203 	and.w	r2, r2, #3
 80163c0:	2a02      	cmp	r2, #2
 80163c2:	d101      	bne.n	80163c8 <ip4addr_aton+0xf4>
 80163c4:	2261      	movs	r2, #97	@ 0x61
 80163c6:	e000      	b.n	80163ca <ip4addr_aton+0xf6>
 80163c8:	2241      	movs	r2, #65	@ 0x41
 80163ca:	1a8a      	subs	r2, r1, r2
 80163cc:	4313      	orrs	r3, r2
 80163ce:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	3301      	adds	r3, #1
 80163d4:	607b      	str	r3, [r7, #4]
 80163d6:	687b      	ldr	r3, [r7, #4]
 80163d8:	781b      	ldrb	r3, [r3, #0]
 80163da:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 80163de:	e7b7      	b.n	8016350 <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 80163e0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80163e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80163e6:	d114      	bne.n	8016412 <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 80163e8:	f107 030c 	add.w	r3, r7, #12
 80163ec:	330c      	adds	r3, #12
 80163ee:	69fa      	ldr	r2, [r7, #28]
 80163f0:	429a      	cmp	r2, r3
 80163f2:	d301      	bcc.n	80163f8 <ip4addr_aton+0x124>
        return 0;
 80163f4:	2300      	movs	r3, #0
 80163f6:	e08b      	b.n	8016510 <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 80163f8:	69fb      	ldr	r3, [r7, #28]
 80163fa:	1d1a      	adds	r2, r3, #4
 80163fc:	61fa      	str	r2, [r7, #28]
 80163fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016400:	601a      	str	r2, [r3, #0]
      c = *++cp;
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	3301      	adds	r3, #1
 8016406:	607b      	str	r3, [r7, #4]
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	781b      	ldrb	r3, [r3, #0]
 801640c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 8016410:	e76c      	b.n	80162ec <ip4addr_aton+0x18>
    } else {
      break;
 8016412:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 8016414:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016418:	2b00      	cmp	r3, #0
 801641a:	d00b      	beq.n	8016434 <ip4addr_aton+0x160>
 801641c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8016420:	3301      	adds	r3, #1
 8016422:	4a3d      	ldr	r2, [pc, #244]	@ (8016518 <ip4addr_aton+0x244>)
 8016424:	4413      	add	r3, r2
 8016426:	781b      	ldrb	r3, [r3, #0]
 8016428:	f003 0308 	and.w	r3, r3, #8
 801642c:	2b00      	cmp	r3, #0
 801642e:	d101      	bne.n	8016434 <ip4addr_aton+0x160>
    return 0;
 8016430:	2300      	movs	r3, #0
 8016432:	e06d      	b.n	8016510 <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 8016434:	f107 030c 	add.w	r3, r7, #12
 8016438:	69fa      	ldr	r2, [r7, #28]
 801643a:	1ad3      	subs	r3, r2, r3
 801643c:	109b      	asrs	r3, r3, #2
 801643e:	3301      	adds	r3, #1
 8016440:	2b04      	cmp	r3, #4
 8016442:	d853      	bhi.n	80164ec <ip4addr_aton+0x218>
 8016444:	a201      	add	r2, pc, #4	@ (adr r2, 801644c <ip4addr_aton+0x178>)
 8016446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801644a:	bf00      	nop
 801644c:	08016461 	.word	0x08016461
 8016450:	080164fb 	.word	0x080164fb
 8016454:	08016465 	.word	0x08016465
 8016458:	08016487 	.word	0x08016487
 801645c:	080164b5 	.word	0x080164b5

    case 0:
      return 0;       /* initial nondigit */
 8016460:	2300      	movs	r3, #0
 8016462:	e055      	b.n	8016510 <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 8016464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016466:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801646a:	d301      	bcc.n	8016470 <ip4addr_aton+0x19c>
        return 0;
 801646c:	2300      	movs	r3, #0
 801646e:	e04f      	b.n	8016510 <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 8016470:	68fb      	ldr	r3, [r7, #12]
 8016472:	2bff      	cmp	r3, #255	@ 0xff
 8016474:	d901      	bls.n	801647a <ip4addr_aton+0x1a6>
        return 0;
 8016476:	2300      	movs	r3, #0
 8016478:	e04a      	b.n	8016510 <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 801647a:	68fb      	ldr	r3, [r7, #12]
 801647c:	061b      	lsls	r3, r3, #24
 801647e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016480:	4313      	orrs	r3, r2
 8016482:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8016484:	e03a      	b.n	80164fc <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 8016486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801648c:	d301      	bcc.n	8016492 <ip4addr_aton+0x1be>
        return 0;
 801648e:	2300      	movs	r3, #0
 8016490:	e03e      	b.n	8016510 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 8016492:	68fb      	ldr	r3, [r7, #12]
 8016494:	2bff      	cmp	r3, #255	@ 0xff
 8016496:	d802      	bhi.n	801649e <ip4addr_aton+0x1ca>
 8016498:	693b      	ldr	r3, [r7, #16]
 801649a:	2bff      	cmp	r3, #255	@ 0xff
 801649c:	d901      	bls.n	80164a2 <ip4addr_aton+0x1ce>
        return 0;
 801649e:	2300      	movs	r3, #0
 80164a0:	e036      	b.n	8016510 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 80164a2:	68fb      	ldr	r3, [r7, #12]
 80164a4:	061a      	lsls	r2, r3, #24
 80164a6:	693b      	ldr	r3, [r7, #16]
 80164a8:	041b      	lsls	r3, r3, #16
 80164aa:	4313      	orrs	r3, r2
 80164ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80164ae:	4313      	orrs	r3, r2
 80164b0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80164b2:	e023      	b.n	80164fc <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 80164b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164b6:	2bff      	cmp	r3, #255	@ 0xff
 80164b8:	d901      	bls.n	80164be <ip4addr_aton+0x1ea>
        return 0;
 80164ba:	2300      	movs	r3, #0
 80164bc:	e028      	b.n	8016510 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 80164be:	68fb      	ldr	r3, [r7, #12]
 80164c0:	2bff      	cmp	r3, #255	@ 0xff
 80164c2:	d805      	bhi.n	80164d0 <ip4addr_aton+0x1fc>
 80164c4:	693b      	ldr	r3, [r7, #16]
 80164c6:	2bff      	cmp	r3, #255	@ 0xff
 80164c8:	d802      	bhi.n	80164d0 <ip4addr_aton+0x1fc>
 80164ca:	697b      	ldr	r3, [r7, #20]
 80164cc:	2bff      	cmp	r3, #255	@ 0xff
 80164ce:	d901      	bls.n	80164d4 <ip4addr_aton+0x200>
        return 0;
 80164d0:	2300      	movs	r3, #0
 80164d2:	e01d      	b.n	8016510 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	061a      	lsls	r2, r3, #24
 80164d8:	693b      	ldr	r3, [r7, #16]
 80164da:	041b      	lsls	r3, r3, #16
 80164dc:	431a      	orrs	r2, r3
 80164de:	697b      	ldr	r3, [r7, #20]
 80164e0:	021b      	lsls	r3, r3, #8
 80164e2:	4313      	orrs	r3, r2
 80164e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80164e6:	4313      	orrs	r3, r2
 80164e8:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80164ea:	e007      	b.n	80164fc <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 80164ec:	4b0b      	ldr	r3, [pc, #44]	@ (801651c <ip4addr_aton+0x248>)
 80164ee:	22f9      	movs	r2, #249	@ 0xf9
 80164f0:	490b      	ldr	r1, [pc, #44]	@ (8016520 <ip4addr_aton+0x24c>)
 80164f2:	480c      	ldr	r0, [pc, #48]	@ (8016524 <ip4addr_aton+0x250>)
 80164f4:	f006 fdea 	bl	801d0cc <iprintf>
      break;
 80164f8:	e000      	b.n	80164fc <ip4addr_aton+0x228>
      break;
 80164fa:	bf00      	nop
  }
  if (addr) {
 80164fc:	683b      	ldr	r3, [r7, #0]
 80164fe:	2b00      	cmp	r3, #0
 8016500:	d005      	beq.n	801650e <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 8016502:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016504:	f7fe f924 	bl	8014750 <lwip_htonl>
 8016508:	4602      	mov	r2, r0
 801650a:	683b      	ldr	r3, [r7, #0]
 801650c:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801650e:	2301      	movs	r3, #1
}
 8016510:	4618      	mov	r0, r3
 8016512:	3728      	adds	r7, #40	@ 0x28
 8016514:	46bd      	mov	sp, r7
 8016516:	bd80      	pop	{r7, pc}
 8016518:	080235c8 	.word	0x080235c8
 801651c:	08021844 	.word	0x08021844
 8016520:	080218a4 	.word	0x080218a4
 8016524:	080218b0 	.word	0x080218b0

08016528 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8016528:	b580      	push	{r7, lr}
 801652a:	b084      	sub	sp, #16
 801652c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801652e:	2300      	movs	r3, #0
 8016530:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8016532:	4b12      	ldr	r3, [pc, #72]	@ (801657c <ip_reass_tmr+0x54>)
 8016534:	681b      	ldr	r3, [r3, #0]
 8016536:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8016538:	e018      	b.n	801656c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801653a:	68fb      	ldr	r3, [r7, #12]
 801653c:	7fdb      	ldrb	r3, [r3, #31]
 801653e:	2b00      	cmp	r3, #0
 8016540:	d00b      	beq.n	801655a <ip_reass_tmr+0x32>
      r->timer--;
 8016542:	68fb      	ldr	r3, [r7, #12]
 8016544:	7fdb      	ldrb	r3, [r3, #31]
 8016546:	3b01      	subs	r3, #1
 8016548:	b2da      	uxtb	r2, r3
 801654a:	68fb      	ldr	r3, [r7, #12]
 801654c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801654e:	68fb      	ldr	r3, [r7, #12]
 8016550:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8016552:	68fb      	ldr	r3, [r7, #12]
 8016554:	681b      	ldr	r3, [r3, #0]
 8016556:	60fb      	str	r3, [r7, #12]
 8016558:	e008      	b.n	801656c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801655a:	68fb      	ldr	r3, [r7, #12]
 801655c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801655e:	68fb      	ldr	r3, [r7, #12]
 8016560:	681b      	ldr	r3, [r3, #0]
 8016562:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8016564:	68b9      	ldr	r1, [r7, #8]
 8016566:	6878      	ldr	r0, [r7, #4]
 8016568:	f000 f80a 	bl	8016580 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801656c:	68fb      	ldr	r3, [r7, #12]
 801656e:	2b00      	cmp	r3, #0
 8016570:	d1e3      	bne.n	801653a <ip_reass_tmr+0x12>
    }
  }
}
 8016572:	bf00      	nop
 8016574:	bf00      	nop
 8016576:	3710      	adds	r7, #16
 8016578:	46bd      	mov	sp, r7
 801657a:	bd80      	pop	{r7, pc}
 801657c:	24019d68 	.word	0x24019d68

08016580 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8016580:	b580      	push	{r7, lr}
 8016582:	b088      	sub	sp, #32
 8016584:	af00      	add	r7, sp, #0
 8016586:	6078      	str	r0, [r7, #4]
 8016588:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801658a:	2300      	movs	r3, #0
 801658c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801658e:	683a      	ldr	r2, [r7, #0]
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	429a      	cmp	r2, r3
 8016594:	d105      	bne.n	80165a2 <ip_reass_free_complete_datagram+0x22>
 8016596:	4b45      	ldr	r3, [pc, #276]	@ (80166ac <ip_reass_free_complete_datagram+0x12c>)
 8016598:	22ab      	movs	r2, #171	@ 0xab
 801659a:	4945      	ldr	r1, [pc, #276]	@ (80166b0 <ip_reass_free_complete_datagram+0x130>)
 801659c:	4845      	ldr	r0, [pc, #276]	@ (80166b4 <ip_reass_free_complete_datagram+0x134>)
 801659e:	f006 fd95 	bl	801d0cc <iprintf>
  if (prev != NULL) {
 80165a2:	683b      	ldr	r3, [r7, #0]
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d00a      	beq.n	80165be <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80165a8:	683b      	ldr	r3, [r7, #0]
 80165aa:	681b      	ldr	r3, [r3, #0]
 80165ac:	687a      	ldr	r2, [r7, #4]
 80165ae:	429a      	cmp	r2, r3
 80165b0:	d005      	beq.n	80165be <ip_reass_free_complete_datagram+0x3e>
 80165b2:	4b3e      	ldr	r3, [pc, #248]	@ (80166ac <ip_reass_free_complete_datagram+0x12c>)
 80165b4:	22ad      	movs	r2, #173	@ 0xad
 80165b6:	4940      	ldr	r1, [pc, #256]	@ (80166b8 <ip_reass_free_complete_datagram+0x138>)
 80165b8:	483e      	ldr	r0, [pc, #248]	@ (80166b4 <ip_reass_free_complete_datagram+0x134>)
 80165ba:	f006 fd87 	bl	801d0cc <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80165be:	687b      	ldr	r3, [r7, #4]
 80165c0:	685b      	ldr	r3, [r3, #4]
 80165c2:	685b      	ldr	r3, [r3, #4]
 80165c4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80165c6:	697b      	ldr	r3, [r7, #20]
 80165c8:	889b      	ldrh	r3, [r3, #4]
 80165ca:	b29b      	uxth	r3, r3
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d12a      	bne.n	8016626 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 80165d0:	687b      	ldr	r3, [r7, #4]
 80165d2:	685b      	ldr	r3, [r3, #4]
 80165d4:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80165d6:	697b      	ldr	r3, [r7, #20]
 80165d8:	681a      	ldr	r2, [r3, #0]
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80165de:	69bb      	ldr	r3, [r7, #24]
 80165e0:	6858      	ldr	r0, [r3, #4]
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	3308      	adds	r3, #8
 80165e6:	2214      	movs	r2, #20
 80165e8:	4619      	mov	r1, r3
 80165ea:	f007 f83b 	bl	801d664 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80165ee:	2101      	movs	r1, #1
 80165f0:	69b8      	ldr	r0, [r7, #24]
 80165f2:	f7ff fa37 	bl	8015a64 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80165f6:	69b8      	ldr	r0, [r7, #24]
 80165f8:	f002 fa74 	bl	8018ae4 <pbuf_clen>
 80165fc:	4603      	mov	r3, r0
 80165fe:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8016600:	8bfa      	ldrh	r2, [r7, #30]
 8016602:	8a7b      	ldrh	r3, [r7, #18]
 8016604:	4413      	add	r3, r2
 8016606:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801660a:	db05      	blt.n	8016618 <ip_reass_free_complete_datagram+0x98>
 801660c:	4b27      	ldr	r3, [pc, #156]	@ (80166ac <ip_reass_free_complete_datagram+0x12c>)
 801660e:	22bc      	movs	r2, #188	@ 0xbc
 8016610:	492a      	ldr	r1, [pc, #168]	@ (80166bc <ip_reass_free_complete_datagram+0x13c>)
 8016612:	4828      	ldr	r0, [pc, #160]	@ (80166b4 <ip_reass_free_complete_datagram+0x134>)
 8016614:	f006 fd5a 	bl	801d0cc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8016618:	8bfa      	ldrh	r2, [r7, #30]
 801661a:	8a7b      	ldrh	r3, [r7, #18]
 801661c:	4413      	add	r3, r2
 801661e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8016620:	69b8      	ldr	r0, [r7, #24]
 8016622:	f002 f9d1 	bl	80189c8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	685b      	ldr	r3, [r3, #4]
 801662a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801662c:	e01f      	b.n	801666e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801662e:	69bb      	ldr	r3, [r7, #24]
 8016630:	685b      	ldr	r3, [r3, #4]
 8016632:	617b      	str	r3, [r7, #20]
    pcur = p;
 8016634:	69bb      	ldr	r3, [r7, #24]
 8016636:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8016638:	697b      	ldr	r3, [r7, #20]
 801663a:	681b      	ldr	r3, [r3, #0]
 801663c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801663e:	68f8      	ldr	r0, [r7, #12]
 8016640:	f002 fa50 	bl	8018ae4 <pbuf_clen>
 8016644:	4603      	mov	r3, r0
 8016646:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8016648:	8bfa      	ldrh	r2, [r7, #30]
 801664a:	8a7b      	ldrh	r3, [r7, #18]
 801664c:	4413      	add	r3, r2
 801664e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016652:	db05      	blt.n	8016660 <ip_reass_free_complete_datagram+0xe0>
 8016654:	4b15      	ldr	r3, [pc, #84]	@ (80166ac <ip_reass_free_complete_datagram+0x12c>)
 8016656:	22cc      	movs	r2, #204	@ 0xcc
 8016658:	4918      	ldr	r1, [pc, #96]	@ (80166bc <ip_reass_free_complete_datagram+0x13c>)
 801665a:	4816      	ldr	r0, [pc, #88]	@ (80166b4 <ip_reass_free_complete_datagram+0x134>)
 801665c:	f006 fd36 	bl	801d0cc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8016660:	8bfa      	ldrh	r2, [r7, #30]
 8016662:	8a7b      	ldrh	r3, [r7, #18]
 8016664:	4413      	add	r3, r2
 8016666:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8016668:	68f8      	ldr	r0, [r7, #12]
 801666a:	f002 f9ad 	bl	80189c8 <pbuf_free>
  while (p != NULL) {
 801666e:	69bb      	ldr	r3, [r7, #24]
 8016670:	2b00      	cmp	r3, #0
 8016672:	d1dc      	bne.n	801662e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8016674:	6839      	ldr	r1, [r7, #0]
 8016676:	6878      	ldr	r0, [r7, #4]
 8016678:	f000 f8c2 	bl	8016800 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801667c:	4b10      	ldr	r3, [pc, #64]	@ (80166c0 <ip_reass_free_complete_datagram+0x140>)
 801667e:	881b      	ldrh	r3, [r3, #0]
 8016680:	8bfa      	ldrh	r2, [r7, #30]
 8016682:	429a      	cmp	r2, r3
 8016684:	d905      	bls.n	8016692 <ip_reass_free_complete_datagram+0x112>
 8016686:	4b09      	ldr	r3, [pc, #36]	@ (80166ac <ip_reass_free_complete_datagram+0x12c>)
 8016688:	22d2      	movs	r2, #210	@ 0xd2
 801668a:	490e      	ldr	r1, [pc, #56]	@ (80166c4 <ip_reass_free_complete_datagram+0x144>)
 801668c:	4809      	ldr	r0, [pc, #36]	@ (80166b4 <ip_reass_free_complete_datagram+0x134>)
 801668e:	f006 fd1d 	bl	801d0cc <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8016692:	4b0b      	ldr	r3, [pc, #44]	@ (80166c0 <ip_reass_free_complete_datagram+0x140>)
 8016694:	881a      	ldrh	r2, [r3, #0]
 8016696:	8bfb      	ldrh	r3, [r7, #30]
 8016698:	1ad3      	subs	r3, r2, r3
 801669a:	b29a      	uxth	r2, r3
 801669c:	4b08      	ldr	r3, [pc, #32]	@ (80166c0 <ip_reass_free_complete_datagram+0x140>)
 801669e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80166a0:	8bfb      	ldrh	r3, [r7, #30]
}
 80166a2:	4618      	mov	r0, r3
 80166a4:	3720      	adds	r7, #32
 80166a6:	46bd      	mov	sp, r7
 80166a8:	bd80      	pop	{r7, pc}
 80166aa:	bf00      	nop
 80166ac:	080218d8 	.word	0x080218d8
 80166b0:	08021938 	.word	0x08021938
 80166b4:	08021944 	.word	0x08021944
 80166b8:	0802196c 	.word	0x0802196c
 80166bc:	08021980 	.word	0x08021980
 80166c0:	24019d6c 	.word	0x24019d6c
 80166c4:	080219a0 	.word	0x080219a0

080166c8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80166c8:	b580      	push	{r7, lr}
 80166ca:	b08a      	sub	sp, #40	@ 0x28
 80166cc:	af00      	add	r7, sp, #0
 80166ce:	6078      	str	r0, [r7, #4]
 80166d0:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80166d2:	2300      	movs	r3, #0
 80166d4:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80166d6:	2300      	movs	r3, #0
 80166d8:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80166da:	2300      	movs	r3, #0
 80166dc:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80166de:	2300      	movs	r3, #0
 80166e0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80166e2:	2300      	movs	r3, #0
 80166e4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80166e6:	4b28      	ldr	r3, [pc, #160]	@ (8016788 <ip_reass_remove_oldest_datagram+0xc0>)
 80166e8:	681b      	ldr	r3, [r3, #0]
 80166ea:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 80166ec:	e030      	b.n	8016750 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80166ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80166f0:	695a      	ldr	r2, [r3, #20]
 80166f2:	687b      	ldr	r3, [r7, #4]
 80166f4:	68db      	ldr	r3, [r3, #12]
 80166f6:	429a      	cmp	r2, r3
 80166f8:	d10c      	bne.n	8016714 <ip_reass_remove_oldest_datagram+0x4c>
 80166fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80166fc:	699a      	ldr	r2, [r3, #24]
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	691b      	ldr	r3, [r3, #16]
 8016702:	429a      	cmp	r2, r3
 8016704:	d106      	bne.n	8016714 <ip_reass_remove_oldest_datagram+0x4c>
 8016706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016708:	899a      	ldrh	r2, [r3, #12]
 801670a:	687b      	ldr	r3, [r7, #4]
 801670c:	889b      	ldrh	r3, [r3, #4]
 801670e:	b29b      	uxth	r3, r3
 8016710:	429a      	cmp	r2, r3
 8016712:	d014      	beq.n	801673e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8016714:	693b      	ldr	r3, [r7, #16]
 8016716:	3301      	adds	r3, #1
 8016718:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801671a:	6a3b      	ldr	r3, [r7, #32]
 801671c:	2b00      	cmp	r3, #0
 801671e:	d104      	bne.n	801672a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8016720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016722:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8016724:	69fb      	ldr	r3, [r7, #28]
 8016726:	61bb      	str	r3, [r7, #24]
 8016728:	e009      	b.n	801673e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801672a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801672c:	7fda      	ldrb	r2, [r3, #31]
 801672e:	6a3b      	ldr	r3, [r7, #32]
 8016730:	7fdb      	ldrb	r3, [r3, #31]
 8016732:	429a      	cmp	r2, r3
 8016734:	d803      	bhi.n	801673e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8016736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016738:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801673a:	69fb      	ldr	r3, [r7, #28]
 801673c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801673e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016740:	681b      	ldr	r3, [r3, #0]
 8016742:	2b00      	cmp	r3, #0
 8016744:	d001      	beq.n	801674a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8016746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016748:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801674a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801674c:	681b      	ldr	r3, [r3, #0]
 801674e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8016750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016752:	2b00      	cmp	r3, #0
 8016754:	d1cb      	bne.n	80166ee <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8016756:	6a3b      	ldr	r3, [r7, #32]
 8016758:	2b00      	cmp	r3, #0
 801675a:	d008      	beq.n	801676e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801675c:	69b9      	ldr	r1, [r7, #24]
 801675e:	6a38      	ldr	r0, [r7, #32]
 8016760:	f7ff ff0e 	bl	8016580 <ip_reass_free_complete_datagram>
 8016764:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8016766:	697a      	ldr	r2, [r7, #20]
 8016768:	68fb      	ldr	r3, [r7, #12]
 801676a:	4413      	add	r3, r2
 801676c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801676e:	697a      	ldr	r2, [r7, #20]
 8016770:	683b      	ldr	r3, [r7, #0]
 8016772:	429a      	cmp	r2, r3
 8016774:	da02      	bge.n	801677c <ip_reass_remove_oldest_datagram+0xb4>
 8016776:	693b      	ldr	r3, [r7, #16]
 8016778:	2b01      	cmp	r3, #1
 801677a:	dcac      	bgt.n	80166d6 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801677c:	697b      	ldr	r3, [r7, #20]
}
 801677e:	4618      	mov	r0, r3
 8016780:	3728      	adds	r7, #40	@ 0x28
 8016782:	46bd      	mov	sp, r7
 8016784:	bd80      	pop	{r7, pc}
 8016786:	bf00      	nop
 8016788:	24019d68 	.word	0x24019d68

0801678c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801678c:	b580      	push	{r7, lr}
 801678e:	b084      	sub	sp, #16
 8016790:	af00      	add	r7, sp, #0
 8016792:	6078      	str	r0, [r7, #4]
 8016794:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8016796:	2001      	movs	r0, #1
 8016798:	f001 f992 	bl	8017ac0 <memp_malloc>
 801679c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801679e:	68fb      	ldr	r3, [r7, #12]
 80167a0:	2b00      	cmp	r3, #0
 80167a2:	d110      	bne.n	80167c6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80167a4:	6839      	ldr	r1, [r7, #0]
 80167a6:	6878      	ldr	r0, [r7, #4]
 80167a8:	f7ff ff8e 	bl	80166c8 <ip_reass_remove_oldest_datagram>
 80167ac:	4602      	mov	r2, r0
 80167ae:	683b      	ldr	r3, [r7, #0]
 80167b0:	4293      	cmp	r3, r2
 80167b2:	dc03      	bgt.n	80167bc <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80167b4:	2001      	movs	r0, #1
 80167b6:	f001 f983 	bl	8017ac0 <memp_malloc>
 80167ba:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80167bc:	68fb      	ldr	r3, [r7, #12]
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d101      	bne.n	80167c6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80167c2:	2300      	movs	r3, #0
 80167c4:	e016      	b.n	80167f4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80167c6:	2220      	movs	r2, #32
 80167c8:	2100      	movs	r1, #0
 80167ca:	68f8      	ldr	r0, [r7, #12]
 80167cc:	f006 fe4e 	bl	801d46c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80167d0:	68fb      	ldr	r3, [r7, #12]
 80167d2:	220f      	movs	r2, #15
 80167d4:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80167d6:	4b09      	ldr	r3, [pc, #36]	@ (80167fc <ip_reass_enqueue_new_datagram+0x70>)
 80167d8:	681a      	ldr	r2, [r3, #0]
 80167da:	68fb      	ldr	r3, [r7, #12]
 80167dc:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80167de:	4a07      	ldr	r2, [pc, #28]	@ (80167fc <ip_reass_enqueue_new_datagram+0x70>)
 80167e0:	68fb      	ldr	r3, [r7, #12]
 80167e2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80167e4:	68fb      	ldr	r3, [r7, #12]
 80167e6:	3308      	adds	r3, #8
 80167e8:	2214      	movs	r2, #20
 80167ea:	6879      	ldr	r1, [r7, #4]
 80167ec:	4618      	mov	r0, r3
 80167ee:	f006 ff39 	bl	801d664 <memcpy>
  return ipr;
 80167f2:	68fb      	ldr	r3, [r7, #12]
}
 80167f4:	4618      	mov	r0, r3
 80167f6:	3710      	adds	r7, #16
 80167f8:	46bd      	mov	sp, r7
 80167fa:	bd80      	pop	{r7, pc}
 80167fc:	24019d68 	.word	0x24019d68

08016800 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8016800:	b580      	push	{r7, lr}
 8016802:	b082      	sub	sp, #8
 8016804:	af00      	add	r7, sp, #0
 8016806:	6078      	str	r0, [r7, #4]
 8016808:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801680a:	4b10      	ldr	r3, [pc, #64]	@ (801684c <ip_reass_dequeue_datagram+0x4c>)
 801680c:	681b      	ldr	r3, [r3, #0]
 801680e:	687a      	ldr	r2, [r7, #4]
 8016810:	429a      	cmp	r2, r3
 8016812:	d104      	bne.n	801681e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8016814:	687b      	ldr	r3, [r7, #4]
 8016816:	681b      	ldr	r3, [r3, #0]
 8016818:	4a0c      	ldr	r2, [pc, #48]	@ (801684c <ip_reass_dequeue_datagram+0x4c>)
 801681a:	6013      	str	r3, [r2, #0]
 801681c:	e00d      	b.n	801683a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801681e:	683b      	ldr	r3, [r7, #0]
 8016820:	2b00      	cmp	r3, #0
 8016822:	d106      	bne.n	8016832 <ip_reass_dequeue_datagram+0x32>
 8016824:	4b0a      	ldr	r3, [pc, #40]	@ (8016850 <ip_reass_dequeue_datagram+0x50>)
 8016826:	f240 1245 	movw	r2, #325	@ 0x145
 801682a:	490a      	ldr	r1, [pc, #40]	@ (8016854 <ip_reass_dequeue_datagram+0x54>)
 801682c:	480a      	ldr	r0, [pc, #40]	@ (8016858 <ip_reass_dequeue_datagram+0x58>)
 801682e:	f006 fc4d 	bl	801d0cc <iprintf>
    prev->next = ipr->next;
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	681a      	ldr	r2, [r3, #0]
 8016836:	683b      	ldr	r3, [r7, #0]
 8016838:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801683a:	6879      	ldr	r1, [r7, #4]
 801683c:	2001      	movs	r0, #1
 801683e:	f001 f9b5 	bl	8017bac <memp_free>
}
 8016842:	bf00      	nop
 8016844:	3708      	adds	r7, #8
 8016846:	46bd      	mov	sp, r7
 8016848:	bd80      	pop	{r7, pc}
 801684a:	bf00      	nop
 801684c:	24019d68 	.word	0x24019d68
 8016850:	080218d8 	.word	0x080218d8
 8016854:	080219c4 	.word	0x080219c4
 8016858:	08021944 	.word	0x08021944

0801685c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801685c:	b580      	push	{r7, lr}
 801685e:	b08c      	sub	sp, #48	@ 0x30
 8016860:	af00      	add	r7, sp, #0
 8016862:	60f8      	str	r0, [r7, #12]
 8016864:	60b9      	str	r1, [r7, #8]
 8016866:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8016868:	2300      	movs	r3, #0
 801686a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801686c:	2301      	movs	r3, #1
 801686e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8016870:	68bb      	ldr	r3, [r7, #8]
 8016872:	685b      	ldr	r3, [r3, #4]
 8016874:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8016876:	69fb      	ldr	r3, [r7, #28]
 8016878:	885b      	ldrh	r3, [r3, #2]
 801687a:	b29b      	uxth	r3, r3
 801687c:	4618      	mov	r0, r3
 801687e:	f7fd ff51 	bl	8014724 <lwip_htons>
 8016882:	4603      	mov	r3, r0
 8016884:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8016886:	69fb      	ldr	r3, [r7, #28]
 8016888:	781b      	ldrb	r3, [r3, #0]
 801688a:	f003 030f 	and.w	r3, r3, #15
 801688e:	b2db      	uxtb	r3, r3
 8016890:	009b      	lsls	r3, r3, #2
 8016892:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8016894:	7e7b      	ldrb	r3, [r7, #25]
 8016896:	b29b      	uxth	r3, r3
 8016898:	8b7a      	ldrh	r2, [r7, #26]
 801689a:	429a      	cmp	r2, r3
 801689c:	d202      	bcs.n	80168a4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801689e:	f04f 33ff 	mov.w	r3, #4294967295
 80168a2:	e135      	b.n	8016b10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80168a4:	7e7b      	ldrb	r3, [r7, #25]
 80168a6:	b29b      	uxth	r3, r3
 80168a8:	8b7a      	ldrh	r2, [r7, #26]
 80168aa:	1ad3      	subs	r3, r2, r3
 80168ac:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80168ae:	69fb      	ldr	r3, [r7, #28]
 80168b0:	88db      	ldrh	r3, [r3, #6]
 80168b2:	b29b      	uxth	r3, r3
 80168b4:	4618      	mov	r0, r3
 80168b6:	f7fd ff35 	bl	8014724 <lwip_htons>
 80168ba:	4603      	mov	r3, r0
 80168bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80168c0:	b29b      	uxth	r3, r3
 80168c2:	00db      	lsls	r3, r3, #3
 80168c4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80168c6:	68bb      	ldr	r3, [r7, #8]
 80168c8:	685b      	ldr	r3, [r3, #4]
 80168ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 80168cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80168ce:	2200      	movs	r2, #0
 80168d0:	701a      	strb	r2, [r3, #0]
 80168d2:	2200      	movs	r2, #0
 80168d4:	705a      	strb	r2, [r3, #1]
 80168d6:	2200      	movs	r2, #0
 80168d8:	709a      	strb	r2, [r3, #2]
 80168da:	2200      	movs	r2, #0
 80168dc:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80168de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80168e0:	8afa      	ldrh	r2, [r7, #22]
 80168e2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80168e4:	8afa      	ldrh	r2, [r7, #22]
 80168e6:	8b7b      	ldrh	r3, [r7, #26]
 80168e8:	4413      	add	r3, r2
 80168ea:	b29a      	uxth	r2, r3
 80168ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80168ee:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80168f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80168f2:	88db      	ldrh	r3, [r3, #6]
 80168f4:	b29b      	uxth	r3, r3
 80168f6:	8afa      	ldrh	r2, [r7, #22]
 80168f8:	429a      	cmp	r2, r3
 80168fa:	d902      	bls.n	8016902 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80168fc:	f04f 33ff 	mov.w	r3, #4294967295
 8016900:	e106      	b.n	8016b10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8016902:	68fb      	ldr	r3, [r7, #12]
 8016904:	685b      	ldr	r3, [r3, #4]
 8016906:	627b      	str	r3, [r7, #36]	@ 0x24
 8016908:	e068      	b.n	80169dc <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801690a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801690c:	685b      	ldr	r3, [r3, #4]
 801690e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8016910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016912:	889b      	ldrh	r3, [r3, #4]
 8016914:	b29a      	uxth	r2, r3
 8016916:	693b      	ldr	r3, [r7, #16]
 8016918:	889b      	ldrh	r3, [r3, #4]
 801691a:	b29b      	uxth	r3, r3
 801691c:	429a      	cmp	r2, r3
 801691e:	d235      	bcs.n	801698c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8016920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016922:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016924:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8016926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016928:	2b00      	cmp	r3, #0
 801692a:	d020      	beq.n	801696e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801692c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801692e:	889b      	ldrh	r3, [r3, #4]
 8016930:	b29a      	uxth	r2, r3
 8016932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016934:	88db      	ldrh	r3, [r3, #6]
 8016936:	b29b      	uxth	r3, r3
 8016938:	429a      	cmp	r2, r3
 801693a:	d307      	bcc.n	801694c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801693c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801693e:	88db      	ldrh	r3, [r3, #6]
 8016940:	b29a      	uxth	r2, r3
 8016942:	693b      	ldr	r3, [r7, #16]
 8016944:	889b      	ldrh	r3, [r3, #4]
 8016946:	b29b      	uxth	r3, r3
 8016948:	429a      	cmp	r2, r3
 801694a:	d902      	bls.n	8016952 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801694c:	f04f 33ff 	mov.w	r3, #4294967295
 8016950:	e0de      	b.n	8016b10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8016952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016954:	68ba      	ldr	r2, [r7, #8]
 8016956:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8016958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801695a:	88db      	ldrh	r3, [r3, #6]
 801695c:	b29a      	uxth	r2, r3
 801695e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016960:	889b      	ldrh	r3, [r3, #4]
 8016962:	b29b      	uxth	r3, r3
 8016964:	429a      	cmp	r2, r3
 8016966:	d03d      	beq.n	80169e4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8016968:	2300      	movs	r3, #0
 801696a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801696c:	e03a      	b.n	80169e4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801696e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016970:	88db      	ldrh	r3, [r3, #6]
 8016972:	b29a      	uxth	r2, r3
 8016974:	693b      	ldr	r3, [r7, #16]
 8016976:	889b      	ldrh	r3, [r3, #4]
 8016978:	b29b      	uxth	r3, r3
 801697a:	429a      	cmp	r2, r3
 801697c:	d902      	bls.n	8016984 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801697e:	f04f 33ff 	mov.w	r3, #4294967295
 8016982:	e0c5      	b.n	8016b10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8016984:	68fb      	ldr	r3, [r7, #12]
 8016986:	68ba      	ldr	r2, [r7, #8]
 8016988:	605a      	str	r2, [r3, #4]
      break;
 801698a:	e02b      	b.n	80169e4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801698c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801698e:	889b      	ldrh	r3, [r3, #4]
 8016990:	b29a      	uxth	r2, r3
 8016992:	693b      	ldr	r3, [r7, #16]
 8016994:	889b      	ldrh	r3, [r3, #4]
 8016996:	b29b      	uxth	r3, r3
 8016998:	429a      	cmp	r2, r3
 801699a:	d102      	bne.n	80169a2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801699c:	f04f 33ff 	mov.w	r3, #4294967295
 80169a0:	e0b6      	b.n	8016b10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80169a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80169a4:	889b      	ldrh	r3, [r3, #4]
 80169a6:	b29a      	uxth	r2, r3
 80169a8:	693b      	ldr	r3, [r7, #16]
 80169aa:	88db      	ldrh	r3, [r3, #6]
 80169ac:	b29b      	uxth	r3, r3
 80169ae:	429a      	cmp	r2, r3
 80169b0:	d202      	bcs.n	80169b8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80169b2:	f04f 33ff 	mov.w	r3, #4294967295
 80169b6:	e0ab      	b.n	8016b10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80169b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80169ba:	2b00      	cmp	r3, #0
 80169bc:	d009      	beq.n	80169d2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80169be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80169c0:	88db      	ldrh	r3, [r3, #6]
 80169c2:	b29a      	uxth	r2, r3
 80169c4:	693b      	ldr	r3, [r7, #16]
 80169c6:	889b      	ldrh	r3, [r3, #4]
 80169c8:	b29b      	uxth	r3, r3
 80169ca:	429a      	cmp	r2, r3
 80169cc:	d001      	beq.n	80169d2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80169ce:	2300      	movs	r3, #0
 80169d0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80169d2:	693b      	ldr	r3, [r7, #16]
 80169d4:	681b      	ldr	r3, [r3, #0]
 80169d6:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 80169d8:	693b      	ldr	r3, [r7, #16]
 80169da:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 80169dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d193      	bne.n	801690a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80169e2:	e000      	b.n	80169e6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80169e4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80169e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80169e8:	2b00      	cmp	r3, #0
 80169ea:	d12d      	bne.n	8016a48 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 80169ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d01c      	beq.n	8016a2c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80169f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80169f4:	88db      	ldrh	r3, [r3, #6]
 80169f6:	b29a      	uxth	r2, r3
 80169f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80169fa:	889b      	ldrh	r3, [r3, #4]
 80169fc:	b29b      	uxth	r3, r3
 80169fe:	429a      	cmp	r2, r3
 8016a00:	d906      	bls.n	8016a10 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8016a02:	4b45      	ldr	r3, [pc, #276]	@ (8016b18 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8016a04:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 8016a08:	4944      	ldr	r1, [pc, #272]	@ (8016b1c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8016a0a:	4845      	ldr	r0, [pc, #276]	@ (8016b20 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016a0c:	f006 fb5e 	bl	801d0cc <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8016a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a12:	68ba      	ldr	r2, [r7, #8]
 8016a14:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8016a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a18:	88db      	ldrh	r3, [r3, #6]
 8016a1a:	b29a      	uxth	r2, r3
 8016a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a1e:	889b      	ldrh	r3, [r3, #4]
 8016a20:	b29b      	uxth	r3, r3
 8016a22:	429a      	cmp	r2, r3
 8016a24:	d010      	beq.n	8016a48 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8016a26:	2300      	movs	r3, #0
 8016a28:	623b      	str	r3, [r7, #32]
 8016a2a:	e00d      	b.n	8016a48 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8016a2c:	68fb      	ldr	r3, [r7, #12]
 8016a2e:	685b      	ldr	r3, [r3, #4]
 8016a30:	2b00      	cmp	r3, #0
 8016a32:	d006      	beq.n	8016a42 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8016a34:	4b38      	ldr	r3, [pc, #224]	@ (8016b18 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8016a36:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 8016a3a:	493a      	ldr	r1, [pc, #232]	@ (8016b24 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8016a3c:	4838      	ldr	r0, [pc, #224]	@ (8016b20 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016a3e:	f006 fb45 	bl	801d0cc <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8016a42:	68fb      	ldr	r3, [r7, #12]
 8016a44:	68ba      	ldr	r2, [r7, #8]
 8016a46:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8016a48:	687b      	ldr	r3, [r7, #4]
 8016a4a:	2b00      	cmp	r3, #0
 8016a4c:	d105      	bne.n	8016a5a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8016a4e:	68fb      	ldr	r3, [r7, #12]
 8016a50:	7f9b      	ldrb	r3, [r3, #30]
 8016a52:	f003 0301 	and.w	r3, r3, #1
 8016a56:	2b00      	cmp	r3, #0
 8016a58:	d059      	beq.n	8016b0e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8016a5a:	6a3b      	ldr	r3, [r7, #32]
 8016a5c:	2b00      	cmp	r3, #0
 8016a5e:	d04f      	beq.n	8016b00 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8016a60:	68fb      	ldr	r3, [r7, #12]
 8016a62:	685b      	ldr	r3, [r3, #4]
 8016a64:	2b00      	cmp	r3, #0
 8016a66:	d006      	beq.n	8016a76 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8016a68:	68fb      	ldr	r3, [r7, #12]
 8016a6a:	685b      	ldr	r3, [r3, #4]
 8016a6c:	685b      	ldr	r3, [r3, #4]
 8016a6e:	889b      	ldrh	r3, [r3, #4]
 8016a70:	b29b      	uxth	r3, r3
 8016a72:	2b00      	cmp	r3, #0
 8016a74:	d002      	beq.n	8016a7c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8016a76:	2300      	movs	r3, #0
 8016a78:	623b      	str	r3, [r7, #32]
 8016a7a:	e041      	b.n	8016b00 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8016a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8016a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a82:	681b      	ldr	r3, [r3, #0]
 8016a84:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8016a86:	e012      	b.n	8016aae <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8016a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a8a:	685b      	ldr	r3, [r3, #4]
 8016a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 8016a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a90:	88db      	ldrh	r3, [r3, #6]
 8016a92:	b29a      	uxth	r2, r3
 8016a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016a96:	889b      	ldrh	r3, [r3, #4]
 8016a98:	b29b      	uxth	r3, r3
 8016a9a:	429a      	cmp	r2, r3
 8016a9c:	d002      	beq.n	8016aa4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8016a9e:	2300      	movs	r3, #0
 8016aa0:	623b      	str	r3, [r7, #32]
            break;
 8016aa2:	e007      	b.n	8016ab4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8016aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 8016aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016aaa:	681b      	ldr	r3, [r3, #0]
 8016aac:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8016aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ab0:	2b00      	cmp	r3, #0
 8016ab2:	d1e9      	bne.n	8016a88 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8016ab4:	6a3b      	ldr	r3, [r7, #32]
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	d022      	beq.n	8016b00 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8016aba:	68fb      	ldr	r3, [r7, #12]
 8016abc:	685b      	ldr	r3, [r3, #4]
 8016abe:	2b00      	cmp	r3, #0
 8016ac0:	d106      	bne.n	8016ad0 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8016ac2:	4b15      	ldr	r3, [pc, #84]	@ (8016b18 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8016ac4:	f240 12df 	movw	r2, #479	@ 0x1df
 8016ac8:	4917      	ldr	r1, [pc, #92]	@ (8016b28 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8016aca:	4815      	ldr	r0, [pc, #84]	@ (8016b20 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016acc:	f006 fafe 	bl	801d0cc <iprintf>
          LWIP_ASSERT("sanity check",
 8016ad0:	68fb      	ldr	r3, [r7, #12]
 8016ad2:	685b      	ldr	r3, [r3, #4]
 8016ad4:	685b      	ldr	r3, [r3, #4]
 8016ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016ad8:	429a      	cmp	r2, r3
 8016ada:	d106      	bne.n	8016aea <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8016adc:	4b0e      	ldr	r3, [pc, #56]	@ (8016b18 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8016ade:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8016ae2:	4911      	ldr	r1, [pc, #68]	@ (8016b28 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8016ae4:	480e      	ldr	r0, [pc, #56]	@ (8016b20 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016ae6:	f006 faf1 	bl	801d0cc <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8016aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016aec:	681b      	ldr	r3, [r3, #0]
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	d006      	beq.n	8016b00 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8016af2:	4b09      	ldr	r3, [pc, #36]	@ (8016b18 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8016af4:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8016af8:	490c      	ldr	r1, [pc, #48]	@ (8016b2c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8016afa:	4809      	ldr	r0, [pc, #36]	@ (8016b20 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8016afc:	f006 fae6 	bl	801d0cc <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8016b00:	6a3b      	ldr	r3, [r7, #32]
 8016b02:	2b00      	cmp	r3, #0
 8016b04:	bf14      	ite	ne
 8016b06:	2301      	movne	r3, #1
 8016b08:	2300      	moveq	r3, #0
 8016b0a:	b2db      	uxtb	r3, r3
 8016b0c:	e000      	b.n	8016b10 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8016b0e:	2300      	movs	r3, #0
}
 8016b10:	4618      	mov	r0, r3
 8016b12:	3730      	adds	r7, #48	@ 0x30
 8016b14:	46bd      	mov	sp, r7
 8016b16:	bd80      	pop	{r7, pc}
 8016b18:	080218d8 	.word	0x080218d8
 8016b1c:	080219e0 	.word	0x080219e0
 8016b20:	08021944 	.word	0x08021944
 8016b24:	08021a00 	.word	0x08021a00
 8016b28:	08021a38 	.word	0x08021a38
 8016b2c:	08021a48 	.word	0x08021a48

08016b30 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8016b30:	b580      	push	{r7, lr}
 8016b32:	b08e      	sub	sp, #56	@ 0x38
 8016b34:	af00      	add	r7, sp, #0
 8016b36:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	685b      	ldr	r3, [r3, #4]
 8016b3c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8016b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b40:	781b      	ldrb	r3, [r3, #0]
 8016b42:	f003 030f 	and.w	r3, r3, #15
 8016b46:	b2db      	uxtb	r3, r3
 8016b48:	009b      	lsls	r3, r3, #2
 8016b4a:	b2db      	uxtb	r3, r3
 8016b4c:	2b14      	cmp	r3, #20
 8016b4e:	f040 8171 	bne.w	8016e34 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8016b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b54:	88db      	ldrh	r3, [r3, #6]
 8016b56:	b29b      	uxth	r3, r3
 8016b58:	4618      	mov	r0, r3
 8016b5a:	f7fd fde3 	bl	8014724 <lwip_htons>
 8016b5e:	4603      	mov	r3, r0
 8016b60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016b64:	b29b      	uxth	r3, r3
 8016b66:	00db      	lsls	r3, r3, #3
 8016b68:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8016b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b6c:	885b      	ldrh	r3, [r3, #2]
 8016b6e:	b29b      	uxth	r3, r3
 8016b70:	4618      	mov	r0, r3
 8016b72:	f7fd fdd7 	bl	8014724 <lwip_htons>
 8016b76:	4603      	mov	r3, r0
 8016b78:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8016b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b7c:	781b      	ldrb	r3, [r3, #0]
 8016b7e:	f003 030f 	and.w	r3, r3, #15
 8016b82:	b2db      	uxtb	r3, r3
 8016b84:	009b      	lsls	r3, r3, #2
 8016b86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 8016b8a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016b8e:	b29b      	uxth	r3, r3
 8016b90:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8016b92:	429a      	cmp	r2, r3
 8016b94:	f0c0 8150 	bcc.w	8016e38 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8016b98:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016b9c:	b29b      	uxth	r3, r3
 8016b9e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8016ba0:	1ad3      	subs	r3, r2, r3
 8016ba2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8016ba4:	6878      	ldr	r0, [r7, #4]
 8016ba6:	f001 ff9d 	bl	8018ae4 <pbuf_clen>
 8016baa:	4603      	mov	r3, r0
 8016bac:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8016bae:	4b8c      	ldr	r3, [pc, #560]	@ (8016de0 <ip4_reass+0x2b0>)
 8016bb0:	881b      	ldrh	r3, [r3, #0]
 8016bb2:	461a      	mov	r2, r3
 8016bb4:	8c3b      	ldrh	r3, [r7, #32]
 8016bb6:	4413      	add	r3, r2
 8016bb8:	2b0a      	cmp	r3, #10
 8016bba:	dd10      	ble.n	8016bde <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8016bbc:	8c3b      	ldrh	r3, [r7, #32]
 8016bbe:	4619      	mov	r1, r3
 8016bc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016bc2:	f7ff fd81 	bl	80166c8 <ip_reass_remove_oldest_datagram>
 8016bc6:	4603      	mov	r3, r0
 8016bc8:	2b00      	cmp	r3, #0
 8016bca:	f000 8137 	beq.w	8016e3c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8016bce:	4b84      	ldr	r3, [pc, #528]	@ (8016de0 <ip4_reass+0x2b0>)
 8016bd0:	881b      	ldrh	r3, [r3, #0]
 8016bd2:	461a      	mov	r2, r3
 8016bd4:	8c3b      	ldrh	r3, [r7, #32]
 8016bd6:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8016bd8:	2b0a      	cmp	r3, #10
 8016bda:	f300 812f 	bgt.w	8016e3c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8016bde:	4b81      	ldr	r3, [pc, #516]	@ (8016de4 <ip4_reass+0x2b4>)
 8016be0:	681b      	ldr	r3, [r3, #0]
 8016be2:	633b      	str	r3, [r7, #48]	@ 0x30
 8016be4:	e015      	b.n	8016c12 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8016be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016be8:	695a      	ldr	r2, [r3, #20]
 8016bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bec:	68db      	ldr	r3, [r3, #12]
 8016bee:	429a      	cmp	r2, r3
 8016bf0:	d10c      	bne.n	8016c0c <ip4_reass+0xdc>
 8016bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016bf4:	699a      	ldr	r2, [r3, #24]
 8016bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016bf8:	691b      	ldr	r3, [r3, #16]
 8016bfa:	429a      	cmp	r2, r3
 8016bfc:	d106      	bne.n	8016c0c <ip4_reass+0xdc>
 8016bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c00:	899a      	ldrh	r2, [r3, #12]
 8016c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c04:	889b      	ldrh	r3, [r3, #4]
 8016c06:	b29b      	uxth	r3, r3
 8016c08:	429a      	cmp	r2, r3
 8016c0a:	d006      	beq.n	8016c1a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8016c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c0e:	681b      	ldr	r3, [r3, #0]
 8016c10:	633b      	str	r3, [r7, #48]	@ 0x30
 8016c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c14:	2b00      	cmp	r3, #0
 8016c16:	d1e6      	bne.n	8016be6 <ip4_reass+0xb6>
 8016c18:	e000      	b.n	8016c1c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8016c1a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8016c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c1e:	2b00      	cmp	r3, #0
 8016c20:	d109      	bne.n	8016c36 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8016c22:	8c3b      	ldrh	r3, [r7, #32]
 8016c24:	4619      	mov	r1, r3
 8016c26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016c28:	f7ff fdb0 	bl	801678c <ip_reass_enqueue_new_datagram>
 8016c2c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8016c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c30:	2b00      	cmp	r3, #0
 8016c32:	d11c      	bne.n	8016c6e <ip4_reass+0x13e>
      goto nullreturn;
 8016c34:	e105      	b.n	8016e42 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8016c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c38:	88db      	ldrh	r3, [r3, #6]
 8016c3a:	b29b      	uxth	r3, r3
 8016c3c:	4618      	mov	r0, r3
 8016c3e:	f7fd fd71 	bl	8014724 <lwip_htons>
 8016c42:	4603      	mov	r3, r0
 8016c44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016c48:	2b00      	cmp	r3, #0
 8016c4a:	d110      	bne.n	8016c6e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8016c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c4e:	89db      	ldrh	r3, [r3, #14]
 8016c50:	4618      	mov	r0, r3
 8016c52:	f7fd fd67 	bl	8014724 <lwip_htons>
 8016c56:	4603      	mov	r3, r0
 8016c58:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8016c5c:	2b00      	cmp	r3, #0
 8016c5e:	d006      	beq.n	8016c6e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8016c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c62:	3308      	adds	r3, #8
 8016c64:	2214      	movs	r2, #20
 8016c66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016c68:	4618      	mov	r0, r3
 8016c6a:	f006 fcfb 	bl	801d664 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8016c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016c70:	88db      	ldrh	r3, [r3, #6]
 8016c72:	b29b      	uxth	r3, r3
 8016c74:	f003 0320 	and.w	r3, r3, #32
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	bf0c      	ite	eq
 8016c7c:	2301      	moveq	r3, #1
 8016c7e:	2300      	movne	r3, #0
 8016c80:	b2db      	uxtb	r3, r3
 8016c82:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8016c84:	69fb      	ldr	r3, [r7, #28]
 8016c86:	2b00      	cmp	r3, #0
 8016c88:	d00e      	beq.n	8016ca8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8016c8a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8016c8c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016c8e:	4413      	add	r3, r2
 8016c90:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8016c92:	8b7a      	ldrh	r2, [r7, #26]
 8016c94:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8016c96:	429a      	cmp	r2, r3
 8016c98:	f0c0 80a0 	bcc.w	8016ddc <ip4_reass+0x2ac>
 8016c9c:	8b7b      	ldrh	r3, [r7, #26]
 8016c9e:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 8016ca2:	4293      	cmp	r3, r2
 8016ca4:	f200 809a 	bhi.w	8016ddc <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8016ca8:	69fa      	ldr	r2, [r7, #28]
 8016caa:	6879      	ldr	r1, [r7, #4]
 8016cac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016cae:	f7ff fdd5 	bl	801685c <ip_reass_chain_frag_into_datagram_and_validate>
 8016cb2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8016cb4:	697b      	ldr	r3, [r7, #20]
 8016cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016cba:	f000 809b 	beq.w	8016df4 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8016cbe:	4b48      	ldr	r3, [pc, #288]	@ (8016de0 <ip4_reass+0x2b0>)
 8016cc0:	881a      	ldrh	r2, [r3, #0]
 8016cc2:	8c3b      	ldrh	r3, [r7, #32]
 8016cc4:	4413      	add	r3, r2
 8016cc6:	b29a      	uxth	r2, r3
 8016cc8:	4b45      	ldr	r3, [pc, #276]	@ (8016de0 <ip4_reass+0x2b0>)
 8016cca:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8016ccc:	69fb      	ldr	r3, [r7, #28]
 8016cce:	2b00      	cmp	r3, #0
 8016cd0:	d00d      	beq.n	8016cee <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8016cd2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8016cd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016cd6:	4413      	add	r3, r2
 8016cd8:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8016cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cdc:	8a7a      	ldrh	r2, [r7, #18]
 8016cde:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8016ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016ce2:	7f9b      	ldrb	r3, [r3, #30]
 8016ce4:	f043 0301 	orr.w	r3, r3, #1
 8016ce8:	b2da      	uxtb	r2, r3
 8016cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cec:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8016cee:	697b      	ldr	r3, [r7, #20]
 8016cf0:	2b01      	cmp	r3, #1
 8016cf2:	d171      	bne.n	8016dd8 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8016cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cf6:	8b9b      	ldrh	r3, [r3, #28]
 8016cf8:	3314      	adds	r3, #20
 8016cfa:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8016cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016cfe:	685b      	ldr	r3, [r3, #4]
 8016d00:	685b      	ldr	r3, [r3, #4]
 8016d02:	681b      	ldr	r3, [r3, #0]
 8016d04:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8016d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d08:	685b      	ldr	r3, [r3, #4]
 8016d0a:	685b      	ldr	r3, [r3, #4]
 8016d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8016d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d10:	3308      	adds	r3, #8
 8016d12:	2214      	movs	r2, #20
 8016d14:	4619      	mov	r1, r3
 8016d16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016d18:	f006 fca4 	bl	801d664 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8016d1c:	8a3b      	ldrh	r3, [r7, #16]
 8016d1e:	4618      	mov	r0, r3
 8016d20:	f7fd fd00 	bl	8014724 <lwip_htons>
 8016d24:	4603      	mov	r3, r0
 8016d26:	461a      	mov	r2, r3
 8016d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d2a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8016d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d2e:	2200      	movs	r2, #0
 8016d30:	719a      	strb	r2, [r3, #6]
 8016d32:	2200      	movs	r2, #0
 8016d34:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8016d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d38:	2200      	movs	r2, #0
 8016d3a:	729a      	strb	r2, [r3, #10]
 8016d3c:	2200      	movs	r2, #0
 8016d3e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8016d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d42:	685b      	ldr	r3, [r3, #4]
 8016d44:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8016d46:	e00d      	b.n	8016d64 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8016d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d4a:	685b      	ldr	r3, [r3, #4]
 8016d4c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8016d4e:	2114      	movs	r1, #20
 8016d50:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8016d52:	f001 fdb3 	bl	80188bc <pbuf_remove_header>
      pbuf_cat(p, r);
 8016d56:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8016d58:	6878      	ldr	r0, [r7, #4]
 8016d5a:	f001 ff03 	bl	8018b64 <pbuf_cat>
      r = iprh->next_pbuf;
 8016d5e:	68fb      	ldr	r3, [r7, #12]
 8016d60:	681b      	ldr	r3, [r3, #0]
 8016d62:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8016d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d66:	2b00      	cmp	r3, #0
 8016d68:	d1ee      	bne.n	8016d48 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8016d6a:	4b1e      	ldr	r3, [pc, #120]	@ (8016de4 <ip4_reass+0x2b4>)
 8016d6c:	681b      	ldr	r3, [r3, #0]
 8016d6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016d70:	429a      	cmp	r2, r3
 8016d72:	d102      	bne.n	8016d7a <ip4_reass+0x24a>
      ipr_prev = NULL;
 8016d74:	2300      	movs	r3, #0
 8016d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016d78:	e010      	b.n	8016d9c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8016d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8016de4 <ip4_reass+0x2b4>)
 8016d7c:	681b      	ldr	r3, [r3, #0]
 8016d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016d80:	e007      	b.n	8016d92 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8016d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d84:	681b      	ldr	r3, [r3, #0]
 8016d86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016d88:	429a      	cmp	r2, r3
 8016d8a:	d006      	beq.n	8016d9a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8016d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d8e:	681b      	ldr	r3, [r3, #0]
 8016d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d94:	2b00      	cmp	r3, #0
 8016d96:	d1f4      	bne.n	8016d82 <ip4_reass+0x252>
 8016d98:	e000      	b.n	8016d9c <ip4_reass+0x26c>
          break;
 8016d9a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8016d9c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8016d9e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016da0:	f7ff fd2e 	bl	8016800 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8016da4:	6878      	ldr	r0, [r7, #4]
 8016da6:	f001 fe9d 	bl	8018ae4 <pbuf_clen>
 8016daa:	4603      	mov	r3, r0
 8016dac:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8016dae:	4b0c      	ldr	r3, [pc, #48]	@ (8016de0 <ip4_reass+0x2b0>)
 8016db0:	881b      	ldrh	r3, [r3, #0]
 8016db2:	8c3a      	ldrh	r2, [r7, #32]
 8016db4:	429a      	cmp	r2, r3
 8016db6:	d906      	bls.n	8016dc6 <ip4_reass+0x296>
 8016db8:	4b0b      	ldr	r3, [pc, #44]	@ (8016de8 <ip4_reass+0x2b8>)
 8016dba:	f240 229b 	movw	r2, #667	@ 0x29b
 8016dbe:	490b      	ldr	r1, [pc, #44]	@ (8016dec <ip4_reass+0x2bc>)
 8016dc0:	480b      	ldr	r0, [pc, #44]	@ (8016df0 <ip4_reass+0x2c0>)
 8016dc2:	f006 f983 	bl	801d0cc <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8016dc6:	4b06      	ldr	r3, [pc, #24]	@ (8016de0 <ip4_reass+0x2b0>)
 8016dc8:	881a      	ldrh	r2, [r3, #0]
 8016dca:	8c3b      	ldrh	r3, [r7, #32]
 8016dcc:	1ad3      	subs	r3, r2, r3
 8016dce:	b29a      	uxth	r2, r3
 8016dd0:	4b03      	ldr	r3, [pc, #12]	@ (8016de0 <ip4_reass+0x2b0>)
 8016dd2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8016dd4:	687b      	ldr	r3, [r7, #4]
 8016dd6:	e038      	b.n	8016e4a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8016dd8:	2300      	movs	r3, #0
 8016dda:	e036      	b.n	8016e4a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8016ddc:	bf00      	nop
 8016dde:	e00a      	b.n	8016df6 <ip4_reass+0x2c6>
 8016de0:	24019d6c 	.word	0x24019d6c
 8016de4:	24019d68 	.word	0x24019d68
 8016de8:	080218d8 	.word	0x080218d8
 8016dec:	08021a6c 	.word	0x08021a6c
 8016df0:	08021944 	.word	0x08021944
    goto nullreturn_ipr;
 8016df4:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8016df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016df8:	2b00      	cmp	r3, #0
 8016dfa:	d106      	bne.n	8016e0a <ip4_reass+0x2da>
 8016dfc:	4b15      	ldr	r3, [pc, #84]	@ (8016e54 <ip4_reass+0x324>)
 8016dfe:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 8016e02:	4915      	ldr	r1, [pc, #84]	@ (8016e58 <ip4_reass+0x328>)
 8016e04:	4815      	ldr	r0, [pc, #84]	@ (8016e5c <ip4_reass+0x32c>)
 8016e06:	f006 f961 	bl	801d0cc <iprintf>
  if (ipr->p == NULL) {
 8016e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e0c:	685b      	ldr	r3, [r3, #4]
 8016e0e:	2b00      	cmp	r3, #0
 8016e10:	d116      	bne.n	8016e40 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8016e12:	4b13      	ldr	r3, [pc, #76]	@ (8016e60 <ip4_reass+0x330>)
 8016e14:	681b      	ldr	r3, [r3, #0]
 8016e16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016e18:	429a      	cmp	r2, r3
 8016e1a:	d006      	beq.n	8016e2a <ip4_reass+0x2fa>
 8016e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8016e54 <ip4_reass+0x324>)
 8016e1e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8016e22:	4910      	ldr	r1, [pc, #64]	@ (8016e64 <ip4_reass+0x334>)
 8016e24:	480d      	ldr	r0, [pc, #52]	@ (8016e5c <ip4_reass+0x32c>)
 8016e26:	f006 f951 	bl	801d0cc <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8016e2a:	2100      	movs	r1, #0
 8016e2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016e2e:	f7ff fce7 	bl	8016800 <ip_reass_dequeue_datagram>
 8016e32:	e006      	b.n	8016e42 <ip4_reass+0x312>
    goto nullreturn;
 8016e34:	bf00      	nop
 8016e36:	e004      	b.n	8016e42 <ip4_reass+0x312>
    goto nullreturn;
 8016e38:	bf00      	nop
 8016e3a:	e002      	b.n	8016e42 <ip4_reass+0x312>
      goto nullreturn;
 8016e3c:	bf00      	nop
 8016e3e:	e000      	b.n	8016e42 <ip4_reass+0x312>
  }

nullreturn:
 8016e40:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8016e42:	6878      	ldr	r0, [r7, #4]
 8016e44:	f001 fdc0 	bl	80189c8 <pbuf_free>
  return NULL;
 8016e48:	2300      	movs	r3, #0
}
 8016e4a:	4618      	mov	r0, r3
 8016e4c:	3738      	adds	r7, #56	@ 0x38
 8016e4e:	46bd      	mov	sp, r7
 8016e50:	bd80      	pop	{r7, pc}
 8016e52:	bf00      	nop
 8016e54:	080218d8 	.word	0x080218d8
 8016e58:	08021a88 	.word	0x08021a88
 8016e5c:	08021944 	.word	0x08021944
 8016e60:	24019d68 	.word	0x24019d68
 8016e64:	08021a94 	.word	0x08021a94

08016e68 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8016e68:	b580      	push	{r7, lr}
 8016e6a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8016e6c:	2002      	movs	r0, #2
 8016e6e:	f000 fe27 	bl	8017ac0 <memp_malloc>
 8016e72:	4603      	mov	r3, r0
}
 8016e74:	4618      	mov	r0, r3
 8016e76:	bd80      	pop	{r7, pc}

08016e78 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8016e78:	b580      	push	{r7, lr}
 8016e7a:	b082      	sub	sp, #8
 8016e7c:	af00      	add	r7, sp, #0
 8016e7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8016e80:	687b      	ldr	r3, [r7, #4]
 8016e82:	2b00      	cmp	r3, #0
 8016e84:	d106      	bne.n	8016e94 <ip_frag_free_pbuf_custom_ref+0x1c>
 8016e86:	4b07      	ldr	r3, [pc, #28]	@ (8016ea4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8016e88:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 8016e8c:	4906      	ldr	r1, [pc, #24]	@ (8016ea8 <ip_frag_free_pbuf_custom_ref+0x30>)
 8016e8e:	4807      	ldr	r0, [pc, #28]	@ (8016eac <ip_frag_free_pbuf_custom_ref+0x34>)
 8016e90:	f006 f91c 	bl	801d0cc <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8016e94:	6879      	ldr	r1, [r7, #4]
 8016e96:	2002      	movs	r0, #2
 8016e98:	f000 fe88 	bl	8017bac <memp_free>
}
 8016e9c:	bf00      	nop
 8016e9e:	3708      	adds	r7, #8
 8016ea0:	46bd      	mov	sp, r7
 8016ea2:	bd80      	pop	{r7, pc}
 8016ea4:	080218d8 	.word	0x080218d8
 8016ea8:	08021ab4 	.word	0x08021ab4
 8016eac:	08021944 	.word	0x08021944

08016eb0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8016eb0:	b580      	push	{r7, lr}
 8016eb2:	b084      	sub	sp, #16
 8016eb4:	af00      	add	r7, sp, #0
 8016eb6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8016eb8:	687b      	ldr	r3, [r7, #4]
 8016eba:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8016ebc:	68fb      	ldr	r3, [r7, #12]
 8016ebe:	2b00      	cmp	r3, #0
 8016ec0:	d106      	bne.n	8016ed0 <ipfrag_free_pbuf_custom+0x20>
 8016ec2:	4b11      	ldr	r3, [pc, #68]	@ (8016f08 <ipfrag_free_pbuf_custom+0x58>)
 8016ec4:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8016ec8:	4910      	ldr	r1, [pc, #64]	@ (8016f0c <ipfrag_free_pbuf_custom+0x5c>)
 8016eca:	4811      	ldr	r0, [pc, #68]	@ (8016f10 <ipfrag_free_pbuf_custom+0x60>)
 8016ecc:	f006 f8fe 	bl	801d0cc <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8016ed0:	68fa      	ldr	r2, [r7, #12]
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	429a      	cmp	r2, r3
 8016ed6:	d006      	beq.n	8016ee6 <ipfrag_free_pbuf_custom+0x36>
 8016ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8016f08 <ipfrag_free_pbuf_custom+0x58>)
 8016eda:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8016ede:	490d      	ldr	r1, [pc, #52]	@ (8016f14 <ipfrag_free_pbuf_custom+0x64>)
 8016ee0:	480b      	ldr	r0, [pc, #44]	@ (8016f10 <ipfrag_free_pbuf_custom+0x60>)
 8016ee2:	f006 f8f3 	bl	801d0cc <iprintf>
  if (pcr->original != NULL) {
 8016ee6:	68fb      	ldr	r3, [r7, #12]
 8016ee8:	695b      	ldr	r3, [r3, #20]
 8016eea:	2b00      	cmp	r3, #0
 8016eec:	d004      	beq.n	8016ef8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8016eee:	68fb      	ldr	r3, [r7, #12]
 8016ef0:	695b      	ldr	r3, [r3, #20]
 8016ef2:	4618      	mov	r0, r3
 8016ef4:	f001 fd68 	bl	80189c8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8016ef8:	68f8      	ldr	r0, [r7, #12]
 8016efa:	f7ff ffbd 	bl	8016e78 <ip_frag_free_pbuf_custom_ref>
}
 8016efe:	bf00      	nop
 8016f00:	3710      	adds	r7, #16
 8016f02:	46bd      	mov	sp, r7
 8016f04:	bd80      	pop	{r7, pc}
 8016f06:	bf00      	nop
 8016f08:	080218d8 	.word	0x080218d8
 8016f0c:	08021ac0 	.word	0x08021ac0
 8016f10:	08021944 	.word	0x08021944
 8016f14:	08021acc 	.word	0x08021acc

08016f18 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8016f18:	b580      	push	{r7, lr}
 8016f1a:	b094      	sub	sp, #80	@ 0x50
 8016f1c:	af02      	add	r7, sp, #8
 8016f1e:	60f8      	str	r0, [r7, #12]
 8016f20:	60b9      	str	r1, [r7, #8]
 8016f22:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8016f24:	2300      	movs	r3, #0
 8016f26:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8016f2a:	68bb      	ldr	r3, [r7, #8]
 8016f2c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8016f2e:	3b14      	subs	r3, #20
 8016f30:	2b00      	cmp	r3, #0
 8016f32:	da00      	bge.n	8016f36 <ip4_frag+0x1e>
 8016f34:	3307      	adds	r3, #7
 8016f36:	10db      	asrs	r3, r3, #3
 8016f38:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8016f3a:	2314      	movs	r3, #20
 8016f3c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8016f3e:	68fb      	ldr	r3, [r7, #12]
 8016f40:	685b      	ldr	r3, [r3, #4]
 8016f42:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8016f44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016f46:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8016f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016f4a:	781b      	ldrb	r3, [r3, #0]
 8016f4c:	f003 030f 	and.w	r3, r3, #15
 8016f50:	b2db      	uxtb	r3, r3
 8016f52:	009b      	lsls	r3, r3, #2
 8016f54:	b2db      	uxtb	r3, r3
 8016f56:	2b14      	cmp	r3, #20
 8016f58:	d002      	beq.n	8016f60 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8016f5a:	f06f 0305 	mvn.w	r3, #5
 8016f5e:	e110      	b.n	8017182 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8016f60:	68fb      	ldr	r3, [r7, #12]
 8016f62:	895b      	ldrh	r3, [r3, #10]
 8016f64:	2b13      	cmp	r3, #19
 8016f66:	d809      	bhi.n	8016f7c <ip4_frag+0x64>
 8016f68:	4b88      	ldr	r3, [pc, #544]	@ (801718c <ip4_frag+0x274>)
 8016f6a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8016f6e:	4988      	ldr	r1, [pc, #544]	@ (8017190 <ip4_frag+0x278>)
 8016f70:	4888      	ldr	r0, [pc, #544]	@ (8017194 <ip4_frag+0x27c>)
 8016f72:	f006 f8ab 	bl	801d0cc <iprintf>
 8016f76:	f06f 0305 	mvn.w	r3, #5
 8016f7a:	e102      	b.n	8017182 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8016f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016f7e:	88db      	ldrh	r3, [r3, #6]
 8016f80:	b29b      	uxth	r3, r3
 8016f82:	4618      	mov	r0, r3
 8016f84:	f7fd fbce 	bl	8014724 <lwip_htons>
 8016f88:	4603      	mov	r3, r0
 8016f8a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8016f8c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8016f8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8016f92:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8016f96:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8016f98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8016f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8016f9e:	68fb      	ldr	r3, [r7, #12]
 8016fa0:	891b      	ldrh	r3, [r3, #8]
 8016fa2:	3b14      	subs	r3, #20
 8016fa4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8016fa8:	e0e1      	b.n	801716e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8016faa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8016fac:	00db      	lsls	r3, r3, #3
 8016fae:	b29b      	uxth	r3, r3
 8016fb0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8016fb4:	4293      	cmp	r3, r2
 8016fb6:	bf28      	it	cs
 8016fb8:	4613      	movcs	r3, r2
 8016fba:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8016fbc:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8016fc0:	2114      	movs	r1, #20
 8016fc2:	200e      	movs	r0, #14
 8016fc4:	f001 fa1e 	bl	8018404 <pbuf_alloc>
 8016fc8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8016fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fcc:	2b00      	cmp	r3, #0
 8016fce:	f000 80d5 	beq.w	801717c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8016fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fd4:	895b      	ldrh	r3, [r3, #10]
 8016fd6:	2b13      	cmp	r3, #19
 8016fd8:	d806      	bhi.n	8016fe8 <ip4_frag+0xd0>
 8016fda:	4b6c      	ldr	r3, [pc, #432]	@ (801718c <ip4_frag+0x274>)
 8016fdc:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8016fe0:	496d      	ldr	r1, [pc, #436]	@ (8017198 <ip4_frag+0x280>)
 8016fe2:	486c      	ldr	r0, [pc, #432]	@ (8017194 <ip4_frag+0x27c>)
 8016fe4:	f006 f872 	bl	801d0cc <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8016fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016fea:	685b      	ldr	r3, [r3, #4]
 8016fec:	2214      	movs	r2, #20
 8016fee:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8016ff0:	4618      	mov	r0, r3
 8016ff2:	f006 fb37 	bl	801d664 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8016ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ff8:	685b      	ldr	r3, [r3, #4]
 8016ffa:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8016ffc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8016ffe:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 8017002:	e064      	b.n	80170ce <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8017004:	68fb      	ldr	r3, [r7, #12]
 8017006:	895a      	ldrh	r2, [r3, #10]
 8017008:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801700a:	1ad3      	subs	r3, r2, r3
 801700c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801700e:	68fb      	ldr	r3, [r7, #12]
 8017010:	895b      	ldrh	r3, [r3, #10]
 8017012:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8017014:	429a      	cmp	r2, r3
 8017016:	d906      	bls.n	8017026 <ip4_frag+0x10e>
 8017018:	4b5c      	ldr	r3, [pc, #368]	@ (801718c <ip4_frag+0x274>)
 801701a:	f240 322d 	movw	r2, #813	@ 0x32d
 801701e:	495f      	ldr	r1, [pc, #380]	@ (801719c <ip4_frag+0x284>)
 8017020:	485c      	ldr	r0, [pc, #368]	@ (8017194 <ip4_frag+0x27c>)
 8017022:	f006 f853 	bl	801d0cc <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8017026:	8bfa      	ldrh	r2, [r7, #30]
 8017028:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801702c:	4293      	cmp	r3, r2
 801702e:	bf28      	it	cs
 8017030:	4613      	movcs	r3, r2
 8017032:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8017036:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801703a:	2b00      	cmp	r3, #0
 801703c:	d105      	bne.n	801704a <ip4_frag+0x132>
        poff = 0;
 801703e:	2300      	movs	r3, #0
 8017040:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8017042:	68fb      	ldr	r3, [r7, #12]
 8017044:	681b      	ldr	r3, [r3, #0]
 8017046:	60fb      	str	r3, [r7, #12]
        continue;
 8017048:	e041      	b.n	80170ce <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801704a:	f7ff ff0d 	bl	8016e68 <ip_frag_alloc_pbuf_custom_ref>
 801704e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8017050:	69bb      	ldr	r3, [r7, #24]
 8017052:	2b00      	cmp	r3, #0
 8017054:	d103      	bne.n	801705e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8017056:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8017058:	f001 fcb6 	bl	80189c8 <pbuf_free>
        goto memerr;
 801705c:	e08f      	b.n	801717e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801705e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8017060:	68fb      	ldr	r3, [r7, #12]
 8017062:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8017064:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8017066:	4413      	add	r3, r2
 8017068:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801706c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8017070:	9201      	str	r2, [sp, #4]
 8017072:	9300      	str	r3, [sp, #0]
 8017074:	4603      	mov	r3, r0
 8017076:	2241      	movs	r2, #65	@ 0x41
 8017078:	2000      	movs	r0, #0
 801707a:	f001 faeb 	bl	8018654 <pbuf_alloced_custom>
 801707e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8017080:	697b      	ldr	r3, [r7, #20]
 8017082:	2b00      	cmp	r3, #0
 8017084:	d106      	bne.n	8017094 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8017086:	69b8      	ldr	r0, [r7, #24]
 8017088:	f7ff fef6 	bl	8016e78 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801708c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801708e:	f001 fc9b 	bl	80189c8 <pbuf_free>
        goto memerr;
 8017092:	e074      	b.n	801717e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8017094:	68f8      	ldr	r0, [r7, #12]
 8017096:	f001 fd3d 	bl	8018b14 <pbuf_ref>
      pcr->original = p;
 801709a:	69bb      	ldr	r3, [r7, #24]
 801709c:	68fa      	ldr	r2, [r7, #12]
 801709e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80170a0:	69bb      	ldr	r3, [r7, #24]
 80170a2:	4a3f      	ldr	r2, [pc, #252]	@ (80171a0 <ip4_frag+0x288>)
 80170a4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80170a6:	6979      	ldr	r1, [r7, #20]
 80170a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80170aa:	f001 fd5b 	bl	8018b64 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80170ae:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80170b2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80170b6:	1ad3      	subs	r3, r2, r3
 80170b8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 80170bc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	d004      	beq.n	80170ce <ip4_frag+0x1b6>
        poff = 0;
 80170c4:	2300      	movs	r3, #0
 80170c6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 80170c8:	68fb      	ldr	r3, [r7, #12]
 80170ca:	681b      	ldr	r3, [r3, #0]
 80170cc:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80170ce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	d196      	bne.n	8017004 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 80170d6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80170d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80170dc:	4413      	add	r3, r2
 80170de:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80170e0:	68bb      	ldr	r3, [r7, #8]
 80170e2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80170e4:	f1a3 0213 	sub.w	r2, r3, #19
 80170e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80170ec:	429a      	cmp	r2, r3
 80170ee:	bfcc      	ite	gt
 80170f0:	2301      	movgt	r3, #1
 80170f2:	2300      	movle	r3, #0
 80170f4:	b2db      	uxtb	r3, r3
 80170f6:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80170f8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80170fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017100:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8017102:	6a3b      	ldr	r3, [r7, #32]
 8017104:	2b00      	cmp	r3, #0
 8017106:	d002      	beq.n	801710e <ip4_frag+0x1f6>
 8017108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801710a:	2b00      	cmp	r3, #0
 801710c:	d003      	beq.n	8017116 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801710e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017110:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8017114:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8017116:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8017118:	4618      	mov	r0, r3
 801711a:	f7fd fb03 	bl	8014724 <lwip_htons>
 801711e:	4603      	mov	r3, r0
 8017120:	461a      	mov	r2, r3
 8017122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017124:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8017126:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017128:	3314      	adds	r3, #20
 801712a:	b29b      	uxth	r3, r3
 801712c:	4618      	mov	r0, r3
 801712e:	f7fd faf9 	bl	8014724 <lwip_htons>
 8017132:	4603      	mov	r3, r0
 8017134:	461a      	mov	r2, r3
 8017136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017138:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801713a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801713c:	2200      	movs	r2, #0
 801713e:	729a      	strb	r2, [r3, #10]
 8017140:	2200      	movs	r2, #0
 8017142:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8017144:	68bb      	ldr	r3, [r7, #8]
 8017146:	695b      	ldr	r3, [r3, #20]
 8017148:	687a      	ldr	r2, [r7, #4]
 801714a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801714c:	68b8      	ldr	r0, [r7, #8]
 801714e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8017150:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8017152:	f001 fc39 	bl	80189c8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8017156:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801715a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801715c:	1ad3      	subs	r3, r2, r3
 801715e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8017162:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8017166:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8017168:	4413      	add	r3, r2
 801716a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801716e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017172:	2b00      	cmp	r3, #0
 8017174:	f47f af19 	bne.w	8016faa <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8017178:	2300      	movs	r3, #0
 801717a:	e002      	b.n	8017182 <ip4_frag+0x26a>
      goto memerr;
 801717c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801717e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017182:	4618      	mov	r0, r3
 8017184:	3748      	adds	r7, #72	@ 0x48
 8017186:	46bd      	mov	sp, r7
 8017188:	bd80      	pop	{r7, pc}
 801718a:	bf00      	nop
 801718c:	080218d8 	.word	0x080218d8
 8017190:	08021ad8 	.word	0x08021ad8
 8017194:	08021944 	.word	0x08021944
 8017198:	08021af4 	.word	0x08021af4
 801719c:	08021b14 	.word	0x08021b14
 80171a0:	08016eb1 	.word	0x08016eb1

080171a4 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 80171a4:	b480      	push	{r7}
 80171a6:	b083      	sub	sp, #12
 80171a8:	af00      	add	r7, sp, #0
 80171aa:	4603      	mov	r3, r0
 80171ac:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 80171ae:	4b05      	ldr	r3, [pc, #20]	@ (80171c4 <ptr_to_mem+0x20>)
 80171b0:	681a      	ldr	r2, [r3, #0]
 80171b2:	88fb      	ldrh	r3, [r7, #6]
 80171b4:	4413      	add	r3, r2
}
 80171b6:	4618      	mov	r0, r3
 80171b8:	370c      	adds	r7, #12
 80171ba:	46bd      	mov	sp, r7
 80171bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171c0:	4770      	bx	lr
 80171c2:	bf00      	nop
 80171c4:	24019d70 	.word	0x24019d70

080171c8 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80171c8:	b480      	push	{r7}
 80171ca:	b083      	sub	sp, #12
 80171cc:	af00      	add	r7, sp, #0
 80171ce:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 80171d0:	4b05      	ldr	r3, [pc, #20]	@ (80171e8 <mem_to_ptr+0x20>)
 80171d2:	681b      	ldr	r3, [r3, #0]
 80171d4:	687a      	ldr	r2, [r7, #4]
 80171d6:	1ad3      	subs	r3, r2, r3
 80171d8:	b29b      	uxth	r3, r3
}
 80171da:	4618      	mov	r0, r3
 80171dc:	370c      	adds	r7, #12
 80171de:	46bd      	mov	sp, r7
 80171e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171e4:	4770      	bx	lr
 80171e6:	bf00      	nop
 80171e8:	24019d70 	.word	0x24019d70

080171ec <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80171ec:	b590      	push	{r4, r7, lr}
 80171ee:	b085      	sub	sp, #20
 80171f0:	af00      	add	r7, sp, #0
 80171f2:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80171f4:	4b45      	ldr	r3, [pc, #276]	@ (801730c <plug_holes+0x120>)
 80171f6:	681b      	ldr	r3, [r3, #0]
 80171f8:	687a      	ldr	r2, [r7, #4]
 80171fa:	429a      	cmp	r2, r3
 80171fc:	d206      	bcs.n	801720c <plug_holes+0x20>
 80171fe:	4b44      	ldr	r3, [pc, #272]	@ (8017310 <plug_holes+0x124>)
 8017200:	f240 12df 	movw	r2, #479	@ 0x1df
 8017204:	4943      	ldr	r1, [pc, #268]	@ (8017314 <plug_holes+0x128>)
 8017206:	4844      	ldr	r0, [pc, #272]	@ (8017318 <plug_holes+0x12c>)
 8017208:	f005 ff60 	bl	801d0cc <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801720c:	4b43      	ldr	r3, [pc, #268]	@ (801731c <plug_holes+0x130>)
 801720e:	681b      	ldr	r3, [r3, #0]
 8017210:	687a      	ldr	r2, [r7, #4]
 8017212:	429a      	cmp	r2, r3
 8017214:	d306      	bcc.n	8017224 <plug_holes+0x38>
 8017216:	4b3e      	ldr	r3, [pc, #248]	@ (8017310 <plug_holes+0x124>)
 8017218:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801721c:	4940      	ldr	r1, [pc, #256]	@ (8017320 <plug_holes+0x134>)
 801721e:	483e      	ldr	r0, [pc, #248]	@ (8017318 <plug_holes+0x12c>)
 8017220:	f005 ff54 	bl	801d0cc <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8017224:	687b      	ldr	r3, [r7, #4]
 8017226:	791b      	ldrb	r3, [r3, #4]
 8017228:	2b00      	cmp	r3, #0
 801722a:	d006      	beq.n	801723a <plug_holes+0x4e>
 801722c:	4b38      	ldr	r3, [pc, #224]	@ (8017310 <plug_holes+0x124>)
 801722e:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8017232:	493c      	ldr	r1, [pc, #240]	@ (8017324 <plug_holes+0x138>)
 8017234:	4838      	ldr	r0, [pc, #224]	@ (8017318 <plug_holes+0x12c>)
 8017236:	f005 ff49 	bl	801d0cc <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801723a:	687b      	ldr	r3, [r7, #4]
 801723c:	881b      	ldrh	r3, [r3, #0]
 801723e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8017242:	d906      	bls.n	8017252 <plug_holes+0x66>
 8017244:	4b32      	ldr	r3, [pc, #200]	@ (8017310 <plug_holes+0x124>)
 8017246:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 801724a:	4937      	ldr	r1, [pc, #220]	@ (8017328 <plug_holes+0x13c>)
 801724c:	4832      	ldr	r0, [pc, #200]	@ (8017318 <plug_holes+0x12c>)
 801724e:	f005 ff3d 	bl	801d0cc <iprintf>

  nmem = ptr_to_mem(mem->next);
 8017252:	687b      	ldr	r3, [r7, #4]
 8017254:	881b      	ldrh	r3, [r3, #0]
 8017256:	4618      	mov	r0, r3
 8017258:	f7ff ffa4 	bl	80171a4 <ptr_to_mem>
 801725c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801725e:	687a      	ldr	r2, [r7, #4]
 8017260:	68fb      	ldr	r3, [r7, #12]
 8017262:	429a      	cmp	r2, r3
 8017264:	d024      	beq.n	80172b0 <plug_holes+0xc4>
 8017266:	68fb      	ldr	r3, [r7, #12]
 8017268:	791b      	ldrb	r3, [r3, #4]
 801726a:	2b00      	cmp	r3, #0
 801726c:	d120      	bne.n	80172b0 <plug_holes+0xc4>
 801726e:	4b2b      	ldr	r3, [pc, #172]	@ (801731c <plug_holes+0x130>)
 8017270:	681b      	ldr	r3, [r3, #0]
 8017272:	68fa      	ldr	r2, [r7, #12]
 8017274:	429a      	cmp	r2, r3
 8017276:	d01b      	beq.n	80172b0 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8017278:	4b2c      	ldr	r3, [pc, #176]	@ (801732c <plug_holes+0x140>)
 801727a:	681b      	ldr	r3, [r3, #0]
 801727c:	68fa      	ldr	r2, [r7, #12]
 801727e:	429a      	cmp	r2, r3
 8017280:	d102      	bne.n	8017288 <plug_holes+0x9c>
      lfree = mem;
 8017282:	4a2a      	ldr	r2, [pc, #168]	@ (801732c <plug_holes+0x140>)
 8017284:	687b      	ldr	r3, [r7, #4]
 8017286:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8017288:	68fb      	ldr	r3, [r7, #12]
 801728a:	881a      	ldrh	r2, [r3, #0]
 801728c:	687b      	ldr	r3, [r7, #4]
 801728e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8017290:	68fb      	ldr	r3, [r7, #12]
 8017292:	881b      	ldrh	r3, [r3, #0]
 8017294:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8017298:	d00a      	beq.n	80172b0 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 801729a:	68fb      	ldr	r3, [r7, #12]
 801729c:	881b      	ldrh	r3, [r3, #0]
 801729e:	4618      	mov	r0, r3
 80172a0:	f7ff ff80 	bl	80171a4 <ptr_to_mem>
 80172a4:	4604      	mov	r4, r0
 80172a6:	6878      	ldr	r0, [r7, #4]
 80172a8:	f7ff ff8e 	bl	80171c8 <mem_to_ptr>
 80172ac:	4603      	mov	r3, r0
 80172ae:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 80172b0:	687b      	ldr	r3, [r7, #4]
 80172b2:	885b      	ldrh	r3, [r3, #2]
 80172b4:	4618      	mov	r0, r3
 80172b6:	f7ff ff75 	bl	80171a4 <ptr_to_mem>
 80172ba:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80172bc:	68ba      	ldr	r2, [r7, #8]
 80172be:	687b      	ldr	r3, [r7, #4]
 80172c0:	429a      	cmp	r2, r3
 80172c2:	d01f      	beq.n	8017304 <plug_holes+0x118>
 80172c4:	68bb      	ldr	r3, [r7, #8]
 80172c6:	791b      	ldrb	r3, [r3, #4]
 80172c8:	2b00      	cmp	r3, #0
 80172ca:	d11b      	bne.n	8017304 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80172cc:	4b17      	ldr	r3, [pc, #92]	@ (801732c <plug_holes+0x140>)
 80172ce:	681b      	ldr	r3, [r3, #0]
 80172d0:	687a      	ldr	r2, [r7, #4]
 80172d2:	429a      	cmp	r2, r3
 80172d4:	d102      	bne.n	80172dc <plug_holes+0xf0>
      lfree = pmem;
 80172d6:	4a15      	ldr	r2, [pc, #84]	@ (801732c <plug_holes+0x140>)
 80172d8:	68bb      	ldr	r3, [r7, #8]
 80172da:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	881a      	ldrh	r2, [r3, #0]
 80172e0:	68bb      	ldr	r3, [r7, #8]
 80172e2:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80172e4:	687b      	ldr	r3, [r7, #4]
 80172e6:	881b      	ldrh	r3, [r3, #0]
 80172e8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80172ec:	d00a      	beq.n	8017304 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80172ee:	687b      	ldr	r3, [r7, #4]
 80172f0:	881b      	ldrh	r3, [r3, #0]
 80172f2:	4618      	mov	r0, r3
 80172f4:	f7ff ff56 	bl	80171a4 <ptr_to_mem>
 80172f8:	4604      	mov	r4, r0
 80172fa:	68b8      	ldr	r0, [r7, #8]
 80172fc:	f7ff ff64 	bl	80171c8 <mem_to_ptr>
 8017300:	4603      	mov	r3, r0
 8017302:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8017304:	bf00      	nop
 8017306:	3714      	adds	r7, #20
 8017308:	46bd      	mov	sp, r7
 801730a:	bd90      	pop	{r4, r7, pc}
 801730c:	24019d70 	.word	0x24019d70
 8017310:	08021b24 	.word	0x08021b24
 8017314:	08021b7c 	.word	0x08021b7c
 8017318:	08021b94 	.word	0x08021b94
 801731c:	24019d74 	.word	0x24019d74
 8017320:	08021bbc 	.word	0x08021bbc
 8017324:	08021bd8 	.word	0x08021bd8
 8017328:	08021bf4 	.word	0x08021bf4
 801732c:	24019d7c 	.word	0x24019d7c

08017330 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8017330:	b580      	push	{r7, lr}
 8017332:	b082      	sub	sp, #8
 8017334:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8017336:	4b1d      	ldr	r3, [pc, #116]	@ (80173ac <mem_init+0x7c>)
 8017338:	4a1d      	ldr	r2, [pc, #116]	@ (80173b0 <mem_init+0x80>)
 801733a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 801733c:	4b1b      	ldr	r3, [pc, #108]	@ (80173ac <mem_init+0x7c>)
 801733e:	681b      	ldr	r3, [r3, #0]
 8017340:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8017348:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	2200      	movs	r2, #0
 801734e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8017350:	687b      	ldr	r3, [r7, #4]
 8017352:	2200      	movs	r2, #0
 8017354:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8017356:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 801735a:	f7ff ff23 	bl	80171a4 <ptr_to_mem>
 801735e:	4603      	mov	r3, r0
 8017360:	4a14      	ldr	r2, [pc, #80]	@ (80173b4 <mem_init+0x84>)
 8017362:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8017364:	4b13      	ldr	r3, [pc, #76]	@ (80173b4 <mem_init+0x84>)
 8017366:	681b      	ldr	r3, [r3, #0]
 8017368:	2201      	movs	r2, #1
 801736a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 801736c:	4b11      	ldr	r3, [pc, #68]	@ (80173b4 <mem_init+0x84>)
 801736e:	681b      	ldr	r3, [r3, #0]
 8017370:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8017374:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8017376:	4b0f      	ldr	r3, [pc, #60]	@ (80173b4 <mem_init+0x84>)
 8017378:	681b      	ldr	r3, [r3, #0]
 801737a:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 801737e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8017380:	4b0a      	ldr	r3, [pc, #40]	@ (80173ac <mem_init+0x7c>)
 8017382:	681b      	ldr	r3, [r3, #0]
 8017384:	4a0c      	ldr	r2, [pc, #48]	@ (80173b8 <mem_init+0x88>)
 8017386:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8017388:	480c      	ldr	r0, [pc, #48]	@ (80173bc <mem_init+0x8c>)
 801738a:	f002 ff5d 	bl	801a248 <sys_mutex_new>
 801738e:	4603      	mov	r3, r0
 8017390:	2b00      	cmp	r3, #0
 8017392:	d006      	beq.n	80173a2 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8017394:	4b0a      	ldr	r3, [pc, #40]	@ (80173c0 <mem_init+0x90>)
 8017396:	f240 221f 	movw	r2, #543	@ 0x21f
 801739a:	490a      	ldr	r1, [pc, #40]	@ (80173c4 <mem_init+0x94>)
 801739c:	480a      	ldr	r0, [pc, #40]	@ (80173c8 <mem_init+0x98>)
 801739e:	f005 fe95 	bl	801d0cc <iprintf>
  }
}
 80173a2:	bf00      	nop
 80173a4:	3708      	adds	r7, #8
 80173a6:	46bd      	mov	sp, r7
 80173a8:	bd80      	pop	{r7, pc}
 80173aa:	bf00      	nop
 80173ac:	24019d70 	.word	0x24019d70
 80173b0:	30004000 	.word	0x30004000
 80173b4:	24019d74 	.word	0x24019d74
 80173b8:	24019d7c 	.word	0x24019d7c
 80173bc:	24019d78 	.word	0x24019d78
 80173c0:	08021b24 	.word	0x08021b24
 80173c4:	08021c20 	.word	0x08021c20
 80173c8:	08021b94 	.word	0x08021b94

080173cc <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80173cc:	b580      	push	{r7, lr}
 80173ce:	b086      	sub	sp, #24
 80173d0:	af00      	add	r7, sp, #0
 80173d2:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80173d4:	6878      	ldr	r0, [r7, #4]
 80173d6:	f7ff fef7 	bl	80171c8 <mem_to_ptr>
 80173da:	4603      	mov	r3, r0
 80173dc:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 80173de:	687b      	ldr	r3, [r7, #4]
 80173e0:	881b      	ldrh	r3, [r3, #0]
 80173e2:	4618      	mov	r0, r3
 80173e4:	f7ff fede 	bl	80171a4 <ptr_to_mem>
 80173e8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	885b      	ldrh	r3, [r3, #2]
 80173ee:	4618      	mov	r0, r3
 80173f0:	f7ff fed8 	bl	80171a4 <ptr_to_mem>
 80173f4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80173f6:	687b      	ldr	r3, [r7, #4]
 80173f8:	881b      	ldrh	r3, [r3, #0]
 80173fa:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80173fe:	d818      	bhi.n	8017432 <mem_link_valid+0x66>
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	885b      	ldrh	r3, [r3, #2]
 8017404:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8017408:	d813      	bhi.n	8017432 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801740a:	687b      	ldr	r3, [r7, #4]
 801740c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801740e:	8afa      	ldrh	r2, [r7, #22]
 8017410:	429a      	cmp	r2, r3
 8017412:	d004      	beq.n	801741e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8017414:	68fb      	ldr	r3, [r7, #12]
 8017416:	881b      	ldrh	r3, [r3, #0]
 8017418:	8afa      	ldrh	r2, [r7, #22]
 801741a:	429a      	cmp	r2, r3
 801741c:	d109      	bne.n	8017432 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801741e:	4b08      	ldr	r3, [pc, #32]	@ (8017440 <mem_link_valid+0x74>)
 8017420:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8017422:	693a      	ldr	r2, [r7, #16]
 8017424:	429a      	cmp	r2, r3
 8017426:	d006      	beq.n	8017436 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8017428:	693b      	ldr	r3, [r7, #16]
 801742a:	885b      	ldrh	r3, [r3, #2]
 801742c:	8afa      	ldrh	r2, [r7, #22]
 801742e:	429a      	cmp	r2, r3
 8017430:	d001      	beq.n	8017436 <mem_link_valid+0x6a>
    return 0;
 8017432:	2300      	movs	r3, #0
 8017434:	e000      	b.n	8017438 <mem_link_valid+0x6c>
  }
  return 1;
 8017436:	2301      	movs	r3, #1
}
 8017438:	4618      	mov	r0, r3
 801743a:	3718      	adds	r7, #24
 801743c:	46bd      	mov	sp, r7
 801743e:	bd80      	pop	{r7, pc}
 8017440:	24019d74 	.word	0x24019d74

08017444 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8017444:	b580      	push	{r7, lr}
 8017446:	b088      	sub	sp, #32
 8017448:	af00      	add	r7, sp, #0
 801744a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801744c:	687b      	ldr	r3, [r7, #4]
 801744e:	2b00      	cmp	r3, #0
 8017450:	d070      	beq.n	8017534 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8017452:	687b      	ldr	r3, [r7, #4]
 8017454:	f003 0303 	and.w	r3, r3, #3
 8017458:	2b00      	cmp	r3, #0
 801745a:	d00d      	beq.n	8017478 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801745c:	4b37      	ldr	r3, [pc, #220]	@ (801753c <mem_free+0xf8>)
 801745e:	f240 2273 	movw	r2, #627	@ 0x273
 8017462:	4937      	ldr	r1, [pc, #220]	@ (8017540 <mem_free+0xfc>)
 8017464:	4837      	ldr	r0, [pc, #220]	@ (8017544 <mem_free+0x100>)
 8017466:	f005 fe31 	bl	801d0cc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801746a:	f002 ff3f 	bl	801a2ec <sys_arch_protect>
 801746e:	60f8      	str	r0, [r7, #12]
 8017470:	68f8      	ldr	r0, [r7, #12]
 8017472:	f002 ff49 	bl	801a308 <sys_arch_unprotect>
    return;
 8017476:	e05e      	b.n	8017536 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8017478:	687b      	ldr	r3, [r7, #4]
 801747a:	3b08      	subs	r3, #8
 801747c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801747e:	4b32      	ldr	r3, [pc, #200]	@ (8017548 <mem_free+0x104>)
 8017480:	681b      	ldr	r3, [r3, #0]
 8017482:	69fa      	ldr	r2, [r7, #28]
 8017484:	429a      	cmp	r2, r3
 8017486:	d306      	bcc.n	8017496 <mem_free+0x52>
 8017488:	687b      	ldr	r3, [r7, #4]
 801748a:	f103 020c 	add.w	r2, r3, #12
 801748e:	4b2f      	ldr	r3, [pc, #188]	@ (801754c <mem_free+0x108>)
 8017490:	681b      	ldr	r3, [r3, #0]
 8017492:	429a      	cmp	r2, r3
 8017494:	d90d      	bls.n	80174b2 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8017496:	4b29      	ldr	r3, [pc, #164]	@ (801753c <mem_free+0xf8>)
 8017498:	f240 227f 	movw	r2, #639	@ 0x27f
 801749c:	492c      	ldr	r1, [pc, #176]	@ (8017550 <mem_free+0x10c>)
 801749e:	4829      	ldr	r0, [pc, #164]	@ (8017544 <mem_free+0x100>)
 80174a0:	f005 fe14 	bl	801d0cc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80174a4:	f002 ff22 	bl	801a2ec <sys_arch_protect>
 80174a8:	6138      	str	r0, [r7, #16]
 80174aa:	6938      	ldr	r0, [r7, #16]
 80174ac:	f002 ff2c 	bl	801a308 <sys_arch_unprotect>
    return;
 80174b0:	e041      	b.n	8017536 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80174b2:	4828      	ldr	r0, [pc, #160]	@ (8017554 <mem_free+0x110>)
 80174b4:	f002 fede 	bl	801a274 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 80174b8:	69fb      	ldr	r3, [r7, #28]
 80174ba:	791b      	ldrb	r3, [r3, #4]
 80174bc:	2b00      	cmp	r3, #0
 80174be:	d110      	bne.n	80174e2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80174c0:	4b1e      	ldr	r3, [pc, #120]	@ (801753c <mem_free+0xf8>)
 80174c2:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 80174c6:	4924      	ldr	r1, [pc, #144]	@ (8017558 <mem_free+0x114>)
 80174c8:	481e      	ldr	r0, [pc, #120]	@ (8017544 <mem_free+0x100>)
 80174ca:	f005 fdff 	bl	801d0cc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80174ce:	4821      	ldr	r0, [pc, #132]	@ (8017554 <mem_free+0x110>)
 80174d0:	f002 fedf 	bl	801a292 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80174d4:	f002 ff0a 	bl	801a2ec <sys_arch_protect>
 80174d8:	6178      	str	r0, [r7, #20]
 80174da:	6978      	ldr	r0, [r7, #20]
 80174dc:	f002 ff14 	bl	801a308 <sys_arch_unprotect>
    return;
 80174e0:	e029      	b.n	8017536 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 80174e2:	69f8      	ldr	r0, [r7, #28]
 80174e4:	f7ff ff72 	bl	80173cc <mem_link_valid>
 80174e8:	4603      	mov	r3, r0
 80174ea:	2b00      	cmp	r3, #0
 80174ec:	d110      	bne.n	8017510 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80174ee:	4b13      	ldr	r3, [pc, #76]	@ (801753c <mem_free+0xf8>)
 80174f0:	f240 2295 	movw	r2, #661	@ 0x295
 80174f4:	4919      	ldr	r1, [pc, #100]	@ (801755c <mem_free+0x118>)
 80174f6:	4813      	ldr	r0, [pc, #76]	@ (8017544 <mem_free+0x100>)
 80174f8:	f005 fde8 	bl	801d0cc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80174fc:	4815      	ldr	r0, [pc, #84]	@ (8017554 <mem_free+0x110>)
 80174fe:	f002 fec8 	bl	801a292 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8017502:	f002 fef3 	bl	801a2ec <sys_arch_protect>
 8017506:	61b8      	str	r0, [r7, #24]
 8017508:	69b8      	ldr	r0, [r7, #24]
 801750a:	f002 fefd 	bl	801a308 <sys_arch_unprotect>
    return;
 801750e:	e012      	b.n	8017536 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8017510:	69fb      	ldr	r3, [r7, #28]
 8017512:	2200      	movs	r2, #0
 8017514:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8017516:	4b12      	ldr	r3, [pc, #72]	@ (8017560 <mem_free+0x11c>)
 8017518:	681b      	ldr	r3, [r3, #0]
 801751a:	69fa      	ldr	r2, [r7, #28]
 801751c:	429a      	cmp	r2, r3
 801751e:	d202      	bcs.n	8017526 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8017520:	4a0f      	ldr	r2, [pc, #60]	@ (8017560 <mem_free+0x11c>)
 8017522:	69fb      	ldr	r3, [r7, #28]
 8017524:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8017526:	69f8      	ldr	r0, [r7, #28]
 8017528:	f7ff fe60 	bl	80171ec <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801752c:	4809      	ldr	r0, [pc, #36]	@ (8017554 <mem_free+0x110>)
 801752e:	f002 feb0 	bl	801a292 <sys_mutex_unlock>
 8017532:	e000      	b.n	8017536 <mem_free+0xf2>
    return;
 8017534:	bf00      	nop
}
 8017536:	3720      	adds	r7, #32
 8017538:	46bd      	mov	sp, r7
 801753a:	bd80      	pop	{r7, pc}
 801753c:	08021b24 	.word	0x08021b24
 8017540:	08021c3c 	.word	0x08021c3c
 8017544:	08021b94 	.word	0x08021b94
 8017548:	24019d70 	.word	0x24019d70
 801754c:	24019d74 	.word	0x24019d74
 8017550:	08021c60 	.word	0x08021c60
 8017554:	24019d78 	.word	0x24019d78
 8017558:	08021c7c 	.word	0x08021c7c
 801755c:	08021ca4 	.word	0x08021ca4
 8017560:	24019d7c 	.word	0x24019d7c

08017564 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8017564:	b580      	push	{r7, lr}
 8017566:	b088      	sub	sp, #32
 8017568:	af00      	add	r7, sp, #0
 801756a:	6078      	str	r0, [r7, #4]
 801756c:	460b      	mov	r3, r1
 801756e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8017570:	887b      	ldrh	r3, [r7, #2]
 8017572:	3303      	adds	r3, #3
 8017574:	b29b      	uxth	r3, r3
 8017576:	f023 0303 	bic.w	r3, r3, #3
 801757a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 801757c:	8bfb      	ldrh	r3, [r7, #30]
 801757e:	2b0b      	cmp	r3, #11
 8017580:	d801      	bhi.n	8017586 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8017582:	230c      	movs	r3, #12
 8017584:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8017586:	8bfb      	ldrh	r3, [r7, #30]
 8017588:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801758c:	d803      	bhi.n	8017596 <mem_trim+0x32>
 801758e:	8bfa      	ldrh	r2, [r7, #30]
 8017590:	887b      	ldrh	r3, [r7, #2]
 8017592:	429a      	cmp	r2, r3
 8017594:	d201      	bcs.n	801759a <mem_trim+0x36>
    return NULL;
 8017596:	2300      	movs	r3, #0
 8017598:	e0d8      	b.n	801774c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801759a:	4b6e      	ldr	r3, [pc, #440]	@ (8017754 <mem_trim+0x1f0>)
 801759c:	681b      	ldr	r3, [r3, #0]
 801759e:	687a      	ldr	r2, [r7, #4]
 80175a0:	429a      	cmp	r2, r3
 80175a2:	d304      	bcc.n	80175ae <mem_trim+0x4a>
 80175a4:	4b6c      	ldr	r3, [pc, #432]	@ (8017758 <mem_trim+0x1f4>)
 80175a6:	681b      	ldr	r3, [r3, #0]
 80175a8:	687a      	ldr	r2, [r7, #4]
 80175aa:	429a      	cmp	r2, r3
 80175ac:	d306      	bcc.n	80175bc <mem_trim+0x58>
 80175ae:	4b6b      	ldr	r3, [pc, #428]	@ (801775c <mem_trim+0x1f8>)
 80175b0:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80175b4:	496a      	ldr	r1, [pc, #424]	@ (8017760 <mem_trim+0x1fc>)
 80175b6:	486b      	ldr	r0, [pc, #428]	@ (8017764 <mem_trim+0x200>)
 80175b8:	f005 fd88 	bl	801d0cc <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80175bc:	4b65      	ldr	r3, [pc, #404]	@ (8017754 <mem_trim+0x1f0>)
 80175be:	681b      	ldr	r3, [r3, #0]
 80175c0:	687a      	ldr	r2, [r7, #4]
 80175c2:	429a      	cmp	r2, r3
 80175c4:	d304      	bcc.n	80175d0 <mem_trim+0x6c>
 80175c6:	4b64      	ldr	r3, [pc, #400]	@ (8017758 <mem_trim+0x1f4>)
 80175c8:	681b      	ldr	r3, [r3, #0]
 80175ca:	687a      	ldr	r2, [r7, #4]
 80175cc:	429a      	cmp	r2, r3
 80175ce:	d307      	bcc.n	80175e0 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80175d0:	f002 fe8c 	bl	801a2ec <sys_arch_protect>
 80175d4:	60b8      	str	r0, [r7, #8]
 80175d6:	68b8      	ldr	r0, [r7, #8]
 80175d8:	f002 fe96 	bl	801a308 <sys_arch_unprotect>
    return rmem;
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	e0b5      	b.n	801774c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80175e0:	687b      	ldr	r3, [r7, #4]
 80175e2:	3b08      	subs	r3, #8
 80175e4:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80175e6:	69b8      	ldr	r0, [r7, #24]
 80175e8:	f7ff fdee 	bl	80171c8 <mem_to_ptr>
 80175ec:	4603      	mov	r3, r0
 80175ee:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80175f0:	69bb      	ldr	r3, [r7, #24]
 80175f2:	881a      	ldrh	r2, [r3, #0]
 80175f4:	8afb      	ldrh	r3, [r7, #22]
 80175f6:	1ad3      	subs	r3, r2, r3
 80175f8:	b29b      	uxth	r3, r3
 80175fa:	3b08      	subs	r3, #8
 80175fc:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80175fe:	8bfa      	ldrh	r2, [r7, #30]
 8017600:	8abb      	ldrh	r3, [r7, #20]
 8017602:	429a      	cmp	r2, r3
 8017604:	d906      	bls.n	8017614 <mem_trim+0xb0>
 8017606:	4b55      	ldr	r3, [pc, #340]	@ (801775c <mem_trim+0x1f8>)
 8017608:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 801760c:	4956      	ldr	r1, [pc, #344]	@ (8017768 <mem_trim+0x204>)
 801760e:	4855      	ldr	r0, [pc, #340]	@ (8017764 <mem_trim+0x200>)
 8017610:	f005 fd5c 	bl	801d0cc <iprintf>
  if (newsize > size) {
 8017614:	8bfa      	ldrh	r2, [r7, #30]
 8017616:	8abb      	ldrh	r3, [r7, #20]
 8017618:	429a      	cmp	r2, r3
 801761a:	d901      	bls.n	8017620 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 801761c:	2300      	movs	r3, #0
 801761e:	e095      	b.n	801774c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8017620:	8bfa      	ldrh	r2, [r7, #30]
 8017622:	8abb      	ldrh	r3, [r7, #20]
 8017624:	429a      	cmp	r2, r3
 8017626:	d101      	bne.n	801762c <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	e08f      	b.n	801774c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801762c:	484f      	ldr	r0, [pc, #316]	@ (801776c <mem_trim+0x208>)
 801762e:	f002 fe21 	bl	801a274 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8017632:	69bb      	ldr	r3, [r7, #24]
 8017634:	881b      	ldrh	r3, [r3, #0]
 8017636:	4618      	mov	r0, r3
 8017638:	f7ff fdb4 	bl	80171a4 <ptr_to_mem>
 801763c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 801763e:	693b      	ldr	r3, [r7, #16]
 8017640:	791b      	ldrb	r3, [r3, #4]
 8017642:	2b00      	cmp	r3, #0
 8017644:	d13f      	bne.n	80176c6 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8017646:	69bb      	ldr	r3, [r7, #24]
 8017648:	881b      	ldrh	r3, [r3, #0]
 801764a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801764e:	d106      	bne.n	801765e <mem_trim+0xfa>
 8017650:	4b42      	ldr	r3, [pc, #264]	@ (801775c <mem_trim+0x1f8>)
 8017652:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8017656:	4946      	ldr	r1, [pc, #280]	@ (8017770 <mem_trim+0x20c>)
 8017658:	4842      	ldr	r0, [pc, #264]	@ (8017764 <mem_trim+0x200>)
 801765a:	f005 fd37 	bl	801d0cc <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 801765e:	693b      	ldr	r3, [r7, #16]
 8017660:	881b      	ldrh	r3, [r3, #0]
 8017662:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8017664:	8afa      	ldrh	r2, [r7, #22]
 8017666:	8bfb      	ldrh	r3, [r7, #30]
 8017668:	4413      	add	r3, r2
 801766a:	b29b      	uxth	r3, r3
 801766c:	3308      	adds	r3, #8
 801766e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8017670:	4b40      	ldr	r3, [pc, #256]	@ (8017774 <mem_trim+0x210>)
 8017672:	681b      	ldr	r3, [r3, #0]
 8017674:	693a      	ldr	r2, [r7, #16]
 8017676:	429a      	cmp	r2, r3
 8017678:	d106      	bne.n	8017688 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 801767a:	89fb      	ldrh	r3, [r7, #14]
 801767c:	4618      	mov	r0, r3
 801767e:	f7ff fd91 	bl	80171a4 <ptr_to_mem>
 8017682:	4603      	mov	r3, r0
 8017684:	4a3b      	ldr	r2, [pc, #236]	@ (8017774 <mem_trim+0x210>)
 8017686:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8017688:	89fb      	ldrh	r3, [r7, #14]
 801768a:	4618      	mov	r0, r3
 801768c:	f7ff fd8a 	bl	80171a4 <ptr_to_mem>
 8017690:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8017692:	693b      	ldr	r3, [r7, #16]
 8017694:	2200      	movs	r2, #0
 8017696:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8017698:	693b      	ldr	r3, [r7, #16]
 801769a:	89ba      	ldrh	r2, [r7, #12]
 801769c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801769e:	693b      	ldr	r3, [r7, #16]
 80176a0:	8afa      	ldrh	r2, [r7, #22]
 80176a2:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 80176a4:	69bb      	ldr	r3, [r7, #24]
 80176a6:	89fa      	ldrh	r2, [r7, #14]
 80176a8:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80176aa:	693b      	ldr	r3, [r7, #16]
 80176ac:	881b      	ldrh	r3, [r3, #0]
 80176ae:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80176b2:	d047      	beq.n	8017744 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80176b4:	693b      	ldr	r3, [r7, #16]
 80176b6:	881b      	ldrh	r3, [r3, #0]
 80176b8:	4618      	mov	r0, r3
 80176ba:	f7ff fd73 	bl	80171a4 <ptr_to_mem>
 80176be:	4602      	mov	r2, r0
 80176c0:	89fb      	ldrh	r3, [r7, #14]
 80176c2:	8053      	strh	r3, [r2, #2]
 80176c4:	e03e      	b.n	8017744 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80176c6:	8bfb      	ldrh	r3, [r7, #30]
 80176c8:	f103 0214 	add.w	r2, r3, #20
 80176cc:	8abb      	ldrh	r3, [r7, #20]
 80176ce:	429a      	cmp	r2, r3
 80176d0:	d838      	bhi.n	8017744 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80176d2:	8afa      	ldrh	r2, [r7, #22]
 80176d4:	8bfb      	ldrh	r3, [r7, #30]
 80176d6:	4413      	add	r3, r2
 80176d8:	b29b      	uxth	r3, r3
 80176da:	3308      	adds	r3, #8
 80176dc:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80176de:	69bb      	ldr	r3, [r7, #24]
 80176e0:	881b      	ldrh	r3, [r3, #0]
 80176e2:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80176e6:	d106      	bne.n	80176f6 <mem_trim+0x192>
 80176e8:	4b1c      	ldr	r3, [pc, #112]	@ (801775c <mem_trim+0x1f8>)
 80176ea:	f240 3216 	movw	r2, #790	@ 0x316
 80176ee:	4920      	ldr	r1, [pc, #128]	@ (8017770 <mem_trim+0x20c>)
 80176f0:	481c      	ldr	r0, [pc, #112]	@ (8017764 <mem_trim+0x200>)
 80176f2:	f005 fceb 	bl	801d0cc <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80176f6:	89fb      	ldrh	r3, [r7, #14]
 80176f8:	4618      	mov	r0, r3
 80176fa:	f7ff fd53 	bl	80171a4 <ptr_to_mem>
 80176fe:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8017700:	4b1c      	ldr	r3, [pc, #112]	@ (8017774 <mem_trim+0x210>)
 8017702:	681b      	ldr	r3, [r3, #0]
 8017704:	693a      	ldr	r2, [r7, #16]
 8017706:	429a      	cmp	r2, r3
 8017708:	d202      	bcs.n	8017710 <mem_trim+0x1ac>
      lfree = mem2;
 801770a:	4a1a      	ldr	r2, [pc, #104]	@ (8017774 <mem_trim+0x210>)
 801770c:	693b      	ldr	r3, [r7, #16]
 801770e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8017710:	693b      	ldr	r3, [r7, #16]
 8017712:	2200      	movs	r2, #0
 8017714:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8017716:	69bb      	ldr	r3, [r7, #24]
 8017718:	881a      	ldrh	r2, [r3, #0]
 801771a:	693b      	ldr	r3, [r7, #16]
 801771c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 801771e:	693b      	ldr	r3, [r7, #16]
 8017720:	8afa      	ldrh	r2, [r7, #22]
 8017722:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8017724:	69bb      	ldr	r3, [r7, #24]
 8017726:	89fa      	ldrh	r2, [r7, #14]
 8017728:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801772a:	693b      	ldr	r3, [r7, #16]
 801772c:	881b      	ldrh	r3, [r3, #0]
 801772e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8017732:	d007      	beq.n	8017744 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8017734:	693b      	ldr	r3, [r7, #16]
 8017736:	881b      	ldrh	r3, [r3, #0]
 8017738:	4618      	mov	r0, r3
 801773a:	f7ff fd33 	bl	80171a4 <ptr_to_mem>
 801773e:	4602      	mov	r2, r0
 8017740:	89fb      	ldrh	r3, [r7, #14]
 8017742:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8017744:	4809      	ldr	r0, [pc, #36]	@ (801776c <mem_trim+0x208>)
 8017746:	f002 fda4 	bl	801a292 <sys_mutex_unlock>
  return rmem;
 801774a:	687b      	ldr	r3, [r7, #4]
}
 801774c:	4618      	mov	r0, r3
 801774e:	3720      	adds	r7, #32
 8017750:	46bd      	mov	sp, r7
 8017752:	bd80      	pop	{r7, pc}
 8017754:	24019d70 	.word	0x24019d70
 8017758:	24019d74 	.word	0x24019d74
 801775c:	08021b24 	.word	0x08021b24
 8017760:	08021cd8 	.word	0x08021cd8
 8017764:	08021b94 	.word	0x08021b94
 8017768:	08021cf0 	.word	0x08021cf0
 801776c:	24019d78 	.word	0x24019d78
 8017770:	08021d10 	.word	0x08021d10
 8017774:	24019d7c 	.word	0x24019d7c

08017778 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8017778:	b580      	push	{r7, lr}
 801777a:	b088      	sub	sp, #32
 801777c:	af00      	add	r7, sp, #0
 801777e:	4603      	mov	r3, r0
 8017780:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8017782:	88fb      	ldrh	r3, [r7, #6]
 8017784:	2b00      	cmp	r3, #0
 8017786:	d101      	bne.n	801778c <mem_malloc+0x14>
    return NULL;
 8017788:	2300      	movs	r3, #0
 801778a:	e0e2      	b.n	8017952 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801778c:	88fb      	ldrh	r3, [r7, #6]
 801778e:	3303      	adds	r3, #3
 8017790:	b29b      	uxth	r3, r3
 8017792:	f023 0303 	bic.w	r3, r3, #3
 8017796:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8017798:	8bbb      	ldrh	r3, [r7, #28]
 801779a:	2b0b      	cmp	r3, #11
 801779c:	d801      	bhi.n	80177a2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801779e:	230c      	movs	r3, #12
 80177a0:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 80177a2:	8bbb      	ldrh	r3, [r7, #28]
 80177a4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80177a8:	d803      	bhi.n	80177b2 <mem_malloc+0x3a>
 80177aa:	8bba      	ldrh	r2, [r7, #28]
 80177ac:	88fb      	ldrh	r3, [r7, #6]
 80177ae:	429a      	cmp	r2, r3
 80177b0:	d201      	bcs.n	80177b6 <mem_malloc+0x3e>
    return NULL;
 80177b2:	2300      	movs	r3, #0
 80177b4:	e0cd      	b.n	8017952 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 80177b6:	4869      	ldr	r0, [pc, #420]	@ (801795c <mem_malloc+0x1e4>)
 80177b8:	f002 fd5c 	bl	801a274 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80177bc:	4b68      	ldr	r3, [pc, #416]	@ (8017960 <mem_malloc+0x1e8>)
 80177be:	681b      	ldr	r3, [r3, #0]
 80177c0:	4618      	mov	r0, r3
 80177c2:	f7ff fd01 	bl	80171c8 <mem_to_ptr>
 80177c6:	4603      	mov	r3, r0
 80177c8:	83fb      	strh	r3, [r7, #30]
 80177ca:	e0b7      	b.n	801793c <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80177cc:	8bfb      	ldrh	r3, [r7, #30]
 80177ce:	4618      	mov	r0, r3
 80177d0:	f7ff fce8 	bl	80171a4 <ptr_to_mem>
 80177d4:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80177d6:	697b      	ldr	r3, [r7, #20]
 80177d8:	791b      	ldrb	r3, [r3, #4]
 80177da:	2b00      	cmp	r3, #0
 80177dc:	f040 80a7 	bne.w	801792e <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80177e0:	697b      	ldr	r3, [r7, #20]
 80177e2:	881b      	ldrh	r3, [r3, #0]
 80177e4:	461a      	mov	r2, r3
 80177e6:	8bfb      	ldrh	r3, [r7, #30]
 80177e8:	1ad3      	subs	r3, r2, r3
 80177ea:	f1a3 0208 	sub.w	r2, r3, #8
 80177ee:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80177f0:	429a      	cmp	r2, r3
 80177f2:	f0c0 809c 	bcc.w	801792e <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80177f6:	697b      	ldr	r3, [r7, #20]
 80177f8:	881b      	ldrh	r3, [r3, #0]
 80177fa:	461a      	mov	r2, r3
 80177fc:	8bfb      	ldrh	r3, [r7, #30]
 80177fe:	1ad3      	subs	r3, r2, r3
 8017800:	f1a3 0208 	sub.w	r2, r3, #8
 8017804:	8bbb      	ldrh	r3, [r7, #28]
 8017806:	3314      	adds	r3, #20
 8017808:	429a      	cmp	r2, r3
 801780a:	d333      	bcc.n	8017874 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801780c:	8bfa      	ldrh	r2, [r7, #30]
 801780e:	8bbb      	ldrh	r3, [r7, #28]
 8017810:	4413      	add	r3, r2
 8017812:	b29b      	uxth	r3, r3
 8017814:	3308      	adds	r3, #8
 8017816:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8017818:	8a7b      	ldrh	r3, [r7, #18]
 801781a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801781e:	d106      	bne.n	801782e <mem_malloc+0xb6>
 8017820:	4b50      	ldr	r3, [pc, #320]	@ (8017964 <mem_malloc+0x1ec>)
 8017822:	f240 3287 	movw	r2, #903	@ 0x387
 8017826:	4950      	ldr	r1, [pc, #320]	@ (8017968 <mem_malloc+0x1f0>)
 8017828:	4850      	ldr	r0, [pc, #320]	@ (801796c <mem_malloc+0x1f4>)
 801782a:	f005 fc4f 	bl	801d0cc <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 801782e:	8a7b      	ldrh	r3, [r7, #18]
 8017830:	4618      	mov	r0, r3
 8017832:	f7ff fcb7 	bl	80171a4 <ptr_to_mem>
 8017836:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8017838:	68fb      	ldr	r3, [r7, #12]
 801783a:	2200      	movs	r2, #0
 801783c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801783e:	697b      	ldr	r3, [r7, #20]
 8017840:	881a      	ldrh	r2, [r3, #0]
 8017842:	68fb      	ldr	r3, [r7, #12]
 8017844:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8017846:	68fb      	ldr	r3, [r7, #12]
 8017848:	8bfa      	ldrh	r2, [r7, #30]
 801784a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801784c:	697b      	ldr	r3, [r7, #20]
 801784e:	8a7a      	ldrh	r2, [r7, #18]
 8017850:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8017852:	697b      	ldr	r3, [r7, #20]
 8017854:	2201      	movs	r2, #1
 8017856:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8017858:	68fb      	ldr	r3, [r7, #12]
 801785a:	881b      	ldrh	r3, [r3, #0]
 801785c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8017860:	d00b      	beq.n	801787a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8017862:	68fb      	ldr	r3, [r7, #12]
 8017864:	881b      	ldrh	r3, [r3, #0]
 8017866:	4618      	mov	r0, r3
 8017868:	f7ff fc9c 	bl	80171a4 <ptr_to_mem>
 801786c:	4602      	mov	r2, r0
 801786e:	8a7b      	ldrh	r3, [r7, #18]
 8017870:	8053      	strh	r3, [r2, #2]
 8017872:	e002      	b.n	801787a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8017874:	697b      	ldr	r3, [r7, #20]
 8017876:	2201      	movs	r2, #1
 8017878:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801787a:	4b39      	ldr	r3, [pc, #228]	@ (8017960 <mem_malloc+0x1e8>)
 801787c:	681b      	ldr	r3, [r3, #0]
 801787e:	697a      	ldr	r2, [r7, #20]
 8017880:	429a      	cmp	r2, r3
 8017882:	d127      	bne.n	80178d4 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8017884:	4b36      	ldr	r3, [pc, #216]	@ (8017960 <mem_malloc+0x1e8>)
 8017886:	681b      	ldr	r3, [r3, #0]
 8017888:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801788a:	e005      	b.n	8017898 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801788c:	69bb      	ldr	r3, [r7, #24]
 801788e:	881b      	ldrh	r3, [r3, #0]
 8017890:	4618      	mov	r0, r3
 8017892:	f7ff fc87 	bl	80171a4 <ptr_to_mem>
 8017896:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8017898:	69bb      	ldr	r3, [r7, #24]
 801789a:	791b      	ldrb	r3, [r3, #4]
 801789c:	2b00      	cmp	r3, #0
 801789e:	d004      	beq.n	80178aa <mem_malloc+0x132>
 80178a0:	4b33      	ldr	r3, [pc, #204]	@ (8017970 <mem_malloc+0x1f8>)
 80178a2:	681b      	ldr	r3, [r3, #0]
 80178a4:	69ba      	ldr	r2, [r7, #24]
 80178a6:	429a      	cmp	r2, r3
 80178a8:	d1f0      	bne.n	801788c <mem_malloc+0x114>
          }
          lfree = cur;
 80178aa:	4a2d      	ldr	r2, [pc, #180]	@ (8017960 <mem_malloc+0x1e8>)
 80178ac:	69bb      	ldr	r3, [r7, #24]
 80178ae:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80178b0:	4b2b      	ldr	r3, [pc, #172]	@ (8017960 <mem_malloc+0x1e8>)
 80178b2:	681a      	ldr	r2, [r3, #0]
 80178b4:	4b2e      	ldr	r3, [pc, #184]	@ (8017970 <mem_malloc+0x1f8>)
 80178b6:	681b      	ldr	r3, [r3, #0]
 80178b8:	429a      	cmp	r2, r3
 80178ba:	d00b      	beq.n	80178d4 <mem_malloc+0x15c>
 80178bc:	4b28      	ldr	r3, [pc, #160]	@ (8017960 <mem_malloc+0x1e8>)
 80178be:	681b      	ldr	r3, [r3, #0]
 80178c0:	791b      	ldrb	r3, [r3, #4]
 80178c2:	2b00      	cmp	r3, #0
 80178c4:	d006      	beq.n	80178d4 <mem_malloc+0x15c>
 80178c6:	4b27      	ldr	r3, [pc, #156]	@ (8017964 <mem_malloc+0x1ec>)
 80178c8:	f240 32b5 	movw	r2, #949	@ 0x3b5
 80178cc:	4929      	ldr	r1, [pc, #164]	@ (8017974 <mem_malloc+0x1fc>)
 80178ce:	4827      	ldr	r0, [pc, #156]	@ (801796c <mem_malloc+0x1f4>)
 80178d0:	f005 fbfc 	bl	801d0cc <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80178d4:	4821      	ldr	r0, [pc, #132]	@ (801795c <mem_malloc+0x1e4>)
 80178d6:	f002 fcdc 	bl	801a292 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80178da:	8bba      	ldrh	r2, [r7, #28]
 80178dc:	697b      	ldr	r3, [r7, #20]
 80178de:	4413      	add	r3, r2
 80178e0:	3308      	adds	r3, #8
 80178e2:	4a23      	ldr	r2, [pc, #140]	@ (8017970 <mem_malloc+0x1f8>)
 80178e4:	6812      	ldr	r2, [r2, #0]
 80178e6:	4293      	cmp	r3, r2
 80178e8:	d906      	bls.n	80178f8 <mem_malloc+0x180>
 80178ea:	4b1e      	ldr	r3, [pc, #120]	@ (8017964 <mem_malloc+0x1ec>)
 80178ec:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80178f0:	4921      	ldr	r1, [pc, #132]	@ (8017978 <mem_malloc+0x200>)
 80178f2:	481e      	ldr	r0, [pc, #120]	@ (801796c <mem_malloc+0x1f4>)
 80178f4:	f005 fbea 	bl	801d0cc <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80178f8:	697b      	ldr	r3, [r7, #20]
 80178fa:	f003 0303 	and.w	r3, r3, #3
 80178fe:	2b00      	cmp	r3, #0
 8017900:	d006      	beq.n	8017910 <mem_malloc+0x198>
 8017902:	4b18      	ldr	r3, [pc, #96]	@ (8017964 <mem_malloc+0x1ec>)
 8017904:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8017908:	491c      	ldr	r1, [pc, #112]	@ (801797c <mem_malloc+0x204>)
 801790a:	4818      	ldr	r0, [pc, #96]	@ (801796c <mem_malloc+0x1f4>)
 801790c:	f005 fbde 	bl	801d0cc <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8017910:	697b      	ldr	r3, [r7, #20]
 8017912:	f003 0303 	and.w	r3, r3, #3
 8017916:	2b00      	cmp	r3, #0
 8017918:	d006      	beq.n	8017928 <mem_malloc+0x1b0>
 801791a:	4b12      	ldr	r3, [pc, #72]	@ (8017964 <mem_malloc+0x1ec>)
 801791c:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8017920:	4917      	ldr	r1, [pc, #92]	@ (8017980 <mem_malloc+0x208>)
 8017922:	4812      	ldr	r0, [pc, #72]	@ (801796c <mem_malloc+0x1f4>)
 8017924:	f005 fbd2 	bl	801d0cc <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8017928:	697b      	ldr	r3, [r7, #20]
 801792a:	3308      	adds	r3, #8
 801792c:	e011      	b.n	8017952 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 801792e:	8bfb      	ldrh	r3, [r7, #30]
 8017930:	4618      	mov	r0, r3
 8017932:	f7ff fc37 	bl	80171a4 <ptr_to_mem>
 8017936:	4603      	mov	r3, r0
 8017938:	881b      	ldrh	r3, [r3, #0]
 801793a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801793c:	8bfa      	ldrh	r2, [r7, #30]
 801793e:	8bbb      	ldrh	r3, [r7, #28]
 8017940:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 8017944:	429a      	cmp	r2, r3
 8017946:	f4ff af41 	bcc.w	80177cc <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 801794a:	4804      	ldr	r0, [pc, #16]	@ (801795c <mem_malloc+0x1e4>)
 801794c:	f002 fca1 	bl	801a292 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8017950:	2300      	movs	r3, #0
}
 8017952:	4618      	mov	r0, r3
 8017954:	3720      	adds	r7, #32
 8017956:	46bd      	mov	sp, r7
 8017958:	bd80      	pop	{r7, pc}
 801795a:	bf00      	nop
 801795c:	24019d78 	.word	0x24019d78
 8017960:	24019d7c 	.word	0x24019d7c
 8017964:	08021b24 	.word	0x08021b24
 8017968:	08021d10 	.word	0x08021d10
 801796c:	08021b94 	.word	0x08021b94
 8017970:	24019d74 	.word	0x24019d74
 8017974:	08021d24 	.word	0x08021d24
 8017978:	08021d40 	.word	0x08021d40
 801797c:	08021d70 	.word	0x08021d70
 8017980:	08021da0 	.word	0x08021da0

08017984 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8017984:	b480      	push	{r7}
 8017986:	b085      	sub	sp, #20
 8017988:	af00      	add	r7, sp, #0
 801798a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801798c:	687b      	ldr	r3, [r7, #4]
 801798e:	689b      	ldr	r3, [r3, #8]
 8017990:	2200      	movs	r2, #0
 8017992:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8017994:	687b      	ldr	r3, [r7, #4]
 8017996:	685b      	ldr	r3, [r3, #4]
 8017998:	3303      	adds	r3, #3
 801799a:	f023 0303 	bic.w	r3, r3, #3
 801799e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 80179a0:	2300      	movs	r3, #0
 80179a2:	60fb      	str	r3, [r7, #12]
 80179a4:	e011      	b.n	80179ca <memp_init_pool+0x46>
    memp->next = *desc->tab;
 80179a6:	687b      	ldr	r3, [r7, #4]
 80179a8:	689b      	ldr	r3, [r3, #8]
 80179aa:	681a      	ldr	r2, [r3, #0]
 80179ac:	68bb      	ldr	r3, [r7, #8]
 80179ae:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80179b0:	687b      	ldr	r3, [r7, #4]
 80179b2:	689b      	ldr	r3, [r3, #8]
 80179b4:	68ba      	ldr	r2, [r7, #8]
 80179b6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80179b8:	687b      	ldr	r3, [r7, #4]
 80179ba:	881b      	ldrh	r3, [r3, #0]
 80179bc:	461a      	mov	r2, r3
 80179be:	68bb      	ldr	r3, [r7, #8]
 80179c0:	4413      	add	r3, r2
 80179c2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80179c4:	68fb      	ldr	r3, [r7, #12]
 80179c6:	3301      	adds	r3, #1
 80179c8:	60fb      	str	r3, [r7, #12]
 80179ca:	687b      	ldr	r3, [r7, #4]
 80179cc:	885b      	ldrh	r3, [r3, #2]
 80179ce:	461a      	mov	r2, r3
 80179d0:	68fb      	ldr	r3, [r7, #12]
 80179d2:	4293      	cmp	r3, r2
 80179d4:	dbe7      	blt.n	80179a6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80179d6:	bf00      	nop
 80179d8:	bf00      	nop
 80179da:	3714      	adds	r7, #20
 80179dc:	46bd      	mov	sp, r7
 80179de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179e2:	4770      	bx	lr

080179e4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80179e4:	b580      	push	{r7, lr}
 80179e6:	b082      	sub	sp, #8
 80179e8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80179ea:	2300      	movs	r3, #0
 80179ec:	80fb      	strh	r3, [r7, #6]
 80179ee:	e009      	b.n	8017a04 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80179f0:	88fb      	ldrh	r3, [r7, #6]
 80179f2:	4a08      	ldr	r2, [pc, #32]	@ (8017a14 <memp_init+0x30>)
 80179f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80179f8:	4618      	mov	r0, r3
 80179fa:	f7ff ffc3 	bl	8017984 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80179fe:	88fb      	ldrh	r3, [r7, #6]
 8017a00:	3301      	adds	r3, #1
 8017a02:	80fb      	strh	r3, [r7, #6]
 8017a04:	88fb      	ldrh	r3, [r7, #6]
 8017a06:	2b09      	cmp	r3, #9
 8017a08:	d9f2      	bls.n	80179f0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8017a0a:	bf00      	nop
 8017a0c:	bf00      	nop
 8017a0e:	3708      	adds	r7, #8
 8017a10:	46bd      	mov	sp, r7
 8017a12:	bd80      	pop	{r7, pc}
 8017a14:	0802330c 	.word	0x0802330c

08017a18 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8017a18:	b580      	push	{r7, lr}
 8017a1a:	b084      	sub	sp, #16
 8017a1c:	af00      	add	r7, sp, #0
 8017a1e:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8017a20:	f002 fc64 	bl	801a2ec <sys_arch_protect>
 8017a24:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8017a26:	687b      	ldr	r3, [r7, #4]
 8017a28:	689b      	ldr	r3, [r3, #8]
 8017a2a:	681b      	ldr	r3, [r3, #0]
 8017a2c:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8017a2e:	68bb      	ldr	r3, [r7, #8]
 8017a30:	2b00      	cmp	r3, #0
 8017a32:	d015      	beq.n	8017a60 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	689b      	ldr	r3, [r3, #8]
 8017a38:	68ba      	ldr	r2, [r7, #8]
 8017a3a:	6812      	ldr	r2, [r2, #0]
 8017a3c:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8017a3e:	68bb      	ldr	r3, [r7, #8]
 8017a40:	f003 0303 	and.w	r3, r3, #3
 8017a44:	2b00      	cmp	r3, #0
 8017a46:	d006      	beq.n	8017a56 <do_memp_malloc_pool+0x3e>
 8017a48:	4b09      	ldr	r3, [pc, #36]	@ (8017a70 <do_memp_malloc_pool+0x58>)
 8017a4a:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8017a4e:	4909      	ldr	r1, [pc, #36]	@ (8017a74 <do_memp_malloc_pool+0x5c>)
 8017a50:	4809      	ldr	r0, [pc, #36]	@ (8017a78 <do_memp_malloc_pool+0x60>)
 8017a52:	f005 fb3b 	bl	801d0cc <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8017a56:	68f8      	ldr	r0, [r7, #12]
 8017a58:	f002 fc56 	bl	801a308 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8017a5c:	68bb      	ldr	r3, [r7, #8]
 8017a5e:	e003      	b.n	8017a68 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8017a60:	68f8      	ldr	r0, [r7, #12]
 8017a62:	f002 fc51 	bl	801a308 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8017a66:	2300      	movs	r3, #0
}
 8017a68:	4618      	mov	r0, r3
 8017a6a:	3710      	adds	r7, #16
 8017a6c:	46bd      	mov	sp, r7
 8017a6e:	bd80      	pop	{r7, pc}
 8017a70:	08021dc4 	.word	0x08021dc4
 8017a74:	08021e1c 	.word	0x08021e1c
 8017a78:	08021e40 	.word	0x08021e40

08017a7c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8017a7c:	b580      	push	{r7, lr}
 8017a7e:	b082      	sub	sp, #8
 8017a80:	af00      	add	r7, sp, #0
 8017a82:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8017a84:	687b      	ldr	r3, [r7, #4]
 8017a86:	2b00      	cmp	r3, #0
 8017a88:	d106      	bne.n	8017a98 <memp_malloc_pool+0x1c>
 8017a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8017ab4 <memp_malloc_pool+0x38>)
 8017a8c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8017a90:	4909      	ldr	r1, [pc, #36]	@ (8017ab8 <memp_malloc_pool+0x3c>)
 8017a92:	480a      	ldr	r0, [pc, #40]	@ (8017abc <memp_malloc_pool+0x40>)
 8017a94:	f005 fb1a 	bl	801d0cc <iprintf>
  if (desc == NULL) {
 8017a98:	687b      	ldr	r3, [r7, #4]
 8017a9a:	2b00      	cmp	r3, #0
 8017a9c:	d101      	bne.n	8017aa2 <memp_malloc_pool+0x26>
    return NULL;
 8017a9e:	2300      	movs	r3, #0
 8017aa0:	e003      	b.n	8017aaa <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8017aa2:	6878      	ldr	r0, [r7, #4]
 8017aa4:	f7ff ffb8 	bl	8017a18 <do_memp_malloc_pool>
 8017aa8:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8017aaa:	4618      	mov	r0, r3
 8017aac:	3708      	adds	r7, #8
 8017aae:	46bd      	mov	sp, r7
 8017ab0:	bd80      	pop	{r7, pc}
 8017ab2:	bf00      	nop
 8017ab4:	08021dc4 	.word	0x08021dc4
 8017ab8:	08021e68 	.word	0x08021e68
 8017abc:	08021e40 	.word	0x08021e40

08017ac0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8017ac0:	b580      	push	{r7, lr}
 8017ac2:	b084      	sub	sp, #16
 8017ac4:	af00      	add	r7, sp, #0
 8017ac6:	4603      	mov	r3, r0
 8017ac8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8017aca:	79fb      	ldrb	r3, [r7, #7]
 8017acc:	2b09      	cmp	r3, #9
 8017ace:	d908      	bls.n	8017ae2 <memp_malloc+0x22>
 8017ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8017afc <memp_malloc+0x3c>)
 8017ad2:	f240 1257 	movw	r2, #343	@ 0x157
 8017ad6:	490a      	ldr	r1, [pc, #40]	@ (8017b00 <memp_malloc+0x40>)
 8017ad8:	480a      	ldr	r0, [pc, #40]	@ (8017b04 <memp_malloc+0x44>)
 8017ada:	f005 faf7 	bl	801d0cc <iprintf>
 8017ade:	2300      	movs	r3, #0
 8017ae0:	e008      	b.n	8017af4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8017ae2:	79fb      	ldrb	r3, [r7, #7]
 8017ae4:	4a08      	ldr	r2, [pc, #32]	@ (8017b08 <memp_malloc+0x48>)
 8017ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017aea:	4618      	mov	r0, r3
 8017aec:	f7ff ff94 	bl	8017a18 <do_memp_malloc_pool>
 8017af0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8017af2:	68fb      	ldr	r3, [r7, #12]
}
 8017af4:	4618      	mov	r0, r3
 8017af6:	3710      	adds	r7, #16
 8017af8:	46bd      	mov	sp, r7
 8017afa:	bd80      	pop	{r7, pc}
 8017afc:	08021dc4 	.word	0x08021dc4
 8017b00:	08021e7c 	.word	0x08021e7c
 8017b04:	08021e40 	.word	0x08021e40
 8017b08:	0802330c 	.word	0x0802330c

08017b0c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8017b0c:	b580      	push	{r7, lr}
 8017b0e:	b084      	sub	sp, #16
 8017b10:	af00      	add	r7, sp, #0
 8017b12:	6078      	str	r0, [r7, #4]
 8017b14:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8017b16:	683b      	ldr	r3, [r7, #0]
 8017b18:	f003 0303 	and.w	r3, r3, #3
 8017b1c:	2b00      	cmp	r3, #0
 8017b1e:	d006      	beq.n	8017b2e <do_memp_free_pool+0x22>
 8017b20:	4b0d      	ldr	r3, [pc, #52]	@ (8017b58 <do_memp_free_pool+0x4c>)
 8017b22:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8017b26:	490d      	ldr	r1, [pc, #52]	@ (8017b5c <do_memp_free_pool+0x50>)
 8017b28:	480d      	ldr	r0, [pc, #52]	@ (8017b60 <do_memp_free_pool+0x54>)
 8017b2a:	f005 facf 	bl	801d0cc <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8017b2e:	683b      	ldr	r3, [r7, #0]
 8017b30:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8017b32:	f002 fbdb 	bl	801a2ec <sys_arch_protect>
 8017b36:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	689b      	ldr	r3, [r3, #8]
 8017b3c:	681a      	ldr	r2, [r3, #0]
 8017b3e:	68fb      	ldr	r3, [r7, #12]
 8017b40:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8017b42:	687b      	ldr	r3, [r7, #4]
 8017b44:	689b      	ldr	r3, [r3, #8]
 8017b46:	68fa      	ldr	r2, [r7, #12]
 8017b48:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8017b4a:	68b8      	ldr	r0, [r7, #8]
 8017b4c:	f002 fbdc 	bl	801a308 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8017b50:	bf00      	nop
 8017b52:	3710      	adds	r7, #16
 8017b54:	46bd      	mov	sp, r7
 8017b56:	bd80      	pop	{r7, pc}
 8017b58:	08021dc4 	.word	0x08021dc4
 8017b5c:	08021e9c 	.word	0x08021e9c
 8017b60:	08021e40 	.word	0x08021e40

08017b64 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8017b64:	b580      	push	{r7, lr}
 8017b66:	b082      	sub	sp, #8
 8017b68:	af00      	add	r7, sp, #0
 8017b6a:	6078      	str	r0, [r7, #4]
 8017b6c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8017b6e:	687b      	ldr	r3, [r7, #4]
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	d106      	bne.n	8017b82 <memp_free_pool+0x1e>
 8017b74:	4b0a      	ldr	r3, [pc, #40]	@ (8017ba0 <memp_free_pool+0x3c>)
 8017b76:	f240 1295 	movw	r2, #405	@ 0x195
 8017b7a:	490a      	ldr	r1, [pc, #40]	@ (8017ba4 <memp_free_pool+0x40>)
 8017b7c:	480a      	ldr	r0, [pc, #40]	@ (8017ba8 <memp_free_pool+0x44>)
 8017b7e:	f005 faa5 	bl	801d0cc <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8017b82:	687b      	ldr	r3, [r7, #4]
 8017b84:	2b00      	cmp	r3, #0
 8017b86:	d007      	beq.n	8017b98 <memp_free_pool+0x34>
 8017b88:	683b      	ldr	r3, [r7, #0]
 8017b8a:	2b00      	cmp	r3, #0
 8017b8c:	d004      	beq.n	8017b98 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8017b8e:	6839      	ldr	r1, [r7, #0]
 8017b90:	6878      	ldr	r0, [r7, #4]
 8017b92:	f7ff ffbb 	bl	8017b0c <do_memp_free_pool>
 8017b96:	e000      	b.n	8017b9a <memp_free_pool+0x36>
    return;
 8017b98:	bf00      	nop
}
 8017b9a:	3708      	adds	r7, #8
 8017b9c:	46bd      	mov	sp, r7
 8017b9e:	bd80      	pop	{r7, pc}
 8017ba0:	08021dc4 	.word	0x08021dc4
 8017ba4:	08021e68 	.word	0x08021e68
 8017ba8:	08021e40 	.word	0x08021e40

08017bac <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8017bac:	b580      	push	{r7, lr}
 8017bae:	b082      	sub	sp, #8
 8017bb0:	af00      	add	r7, sp, #0
 8017bb2:	4603      	mov	r3, r0
 8017bb4:	6039      	str	r1, [r7, #0]
 8017bb6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8017bb8:	79fb      	ldrb	r3, [r7, #7]
 8017bba:	2b09      	cmp	r3, #9
 8017bbc:	d907      	bls.n	8017bce <memp_free+0x22>
 8017bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8017bf0 <memp_free+0x44>)
 8017bc0:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8017bc4:	490b      	ldr	r1, [pc, #44]	@ (8017bf4 <memp_free+0x48>)
 8017bc6:	480c      	ldr	r0, [pc, #48]	@ (8017bf8 <memp_free+0x4c>)
 8017bc8:	f005 fa80 	bl	801d0cc <iprintf>
 8017bcc:	e00c      	b.n	8017be8 <memp_free+0x3c>

  if (mem == NULL) {
 8017bce:	683b      	ldr	r3, [r7, #0]
 8017bd0:	2b00      	cmp	r3, #0
 8017bd2:	d008      	beq.n	8017be6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8017bd4:	79fb      	ldrb	r3, [r7, #7]
 8017bd6:	4a09      	ldr	r2, [pc, #36]	@ (8017bfc <memp_free+0x50>)
 8017bd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017bdc:	6839      	ldr	r1, [r7, #0]
 8017bde:	4618      	mov	r0, r3
 8017be0:	f7ff ff94 	bl	8017b0c <do_memp_free_pool>
 8017be4:	e000      	b.n	8017be8 <memp_free+0x3c>
    return;
 8017be6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8017be8:	3708      	adds	r7, #8
 8017bea:	46bd      	mov	sp, r7
 8017bec:	bd80      	pop	{r7, pc}
 8017bee:	bf00      	nop
 8017bf0:	08021dc4 	.word	0x08021dc4
 8017bf4:	08021ebc 	.word	0x08021ebc
 8017bf8:	08021e40 	.word	0x08021e40
 8017bfc:	0802330c 	.word	0x0802330c

08017c00 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 8017c00:	b580      	push	{r7, lr}
 8017c02:	b082      	sub	sp, #8
 8017c04:	af00      	add	r7, sp, #0
 8017c06:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 8017c08:	687b      	ldr	r3, [r7, #4]
 8017c0a:	2b00      	cmp	r3, #0
 8017c0c:	d013      	beq.n	8017c36 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 8017c0e:	687b      	ldr	r3, [r7, #4]
 8017c10:	681b      	ldr	r3, [r3, #0]
 8017c12:	2b00      	cmp	r3, #0
 8017c14:	d00b      	beq.n	8017c2e <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 8017c16:	687b      	ldr	r3, [r7, #4]
 8017c18:	681b      	ldr	r3, [r3, #0]
 8017c1a:	4618      	mov	r0, r3
 8017c1c:	f000 fed4 	bl	80189c8 <pbuf_free>
      buf->p = buf->ptr = NULL;
 8017c20:	687b      	ldr	r3, [r7, #4]
 8017c22:	2200      	movs	r2, #0
 8017c24:	605a      	str	r2, [r3, #4]
 8017c26:	687b      	ldr	r3, [r7, #4]
 8017c28:	685a      	ldr	r2, [r3, #4]
 8017c2a:	687b      	ldr	r3, [r7, #4]
 8017c2c:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8017c2e:	6879      	ldr	r1, [r7, #4]
 8017c30:	2003      	movs	r0, #3
 8017c32:	f7ff ffbb 	bl	8017bac <memp_free>
  }
}
 8017c36:	bf00      	nop
 8017c38:	3708      	adds	r7, #8
 8017c3a:	46bd      	mov	sp, r7
 8017c3c:	bd80      	pop	{r7, pc}
	...

08017c40 <netbuf_free>:
 *
 * @param buf pointer to the netbuf which contains the packet buffer to free
 */
void
netbuf_free(struct netbuf *buf)
{
 8017c40:	b580      	push	{r7, lr}
 8017c42:	b082      	sub	sp, #8
 8017c44:	af00      	add	r7, sp, #0
 8017c46:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_free: invalid buf", (buf != NULL), return;);
 8017c48:	687b      	ldr	r3, [r7, #4]
 8017c4a:	2b00      	cmp	r3, #0
 8017c4c:	d106      	bne.n	8017c5c <netbuf_free+0x1c>
 8017c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8017c84 <netbuf_free+0x44>)
 8017c50:	2281      	movs	r2, #129	@ 0x81
 8017c52:	490d      	ldr	r1, [pc, #52]	@ (8017c88 <netbuf_free+0x48>)
 8017c54:	480d      	ldr	r0, [pc, #52]	@ (8017c8c <netbuf_free+0x4c>)
 8017c56:	f005 fa39 	bl	801d0cc <iprintf>
 8017c5a:	e00f      	b.n	8017c7c <netbuf_free+0x3c>
  if (buf->p != NULL) {
 8017c5c:	687b      	ldr	r3, [r7, #4]
 8017c5e:	681b      	ldr	r3, [r3, #0]
 8017c60:	2b00      	cmp	r3, #0
 8017c62:	d004      	beq.n	8017c6e <netbuf_free+0x2e>
    pbuf_free(buf->p);
 8017c64:	687b      	ldr	r3, [r7, #4]
 8017c66:	681b      	ldr	r3, [r3, #0]
 8017c68:	4618      	mov	r0, r3
 8017c6a:	f000 fead 	bl	80189c8 <pbuf_free>
  }
  buf->p = buf->ptr = NULL;
 8017c6e:	687b      	ldr	r3, [r7, #4]
 8017c70:	2200      	movs	r2, #0
 8017c72:	605a      	str	r2, [r3, #4]
 8017c74:	687b      	ldr	r3, [r7, #4]
 8017c76:	685a      	ldr	r2, [r3, #4]
 8017c78:	687b      	ldr	r3, [r7, #4]
 8017c7a:	601a      	str	r2, [r3, #0]
#if LWIP_CHECKSUM_ON_COPY
  buf->flags = 0;
  buf->toport_chksum = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
}
 8017c7c:	3708      	adds	r7, #8
 8017c7e:	46bd      	mov	sp, r7
 8017c80:	bd80      	pop	{r7, pc}
 8017c82:	bf00      	nop
 8017c84:	08021ed8 	.word	0x08021ed8
 8017c88:	08021f98 	.word	0x08021f98
 8017c8c:	08021f4c 	.word	0x08021f4c

08017c90 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 8017c90:	b580      	push	{r7, lr}
 8017c92:	b084      	sub	sp, #16
 8017c94:	af00      	add	r7, sp, #0
 8017c96:	60f8      	str	r0, [r7, #12]
 8017c98:	60b9      	str	r1, [r7, #8]
 8017c9a:	4613      	mov	r3, r2
 8017c9c:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 8017c9e:	68fb      	ldr	r3, [r7, #12]
 8017ca0:	2b00      	cmp	r3, #0
 8017ca2:	d108      	bne.n	8017cb6 <netbuf_ref+0x26>
 8017ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8017d18 <netbuf_ref+0x88>)
 8017ca6:	2299      	movs	r2, #153	@ 0x99
 8017ca8:	491c      	ldr	r1, [pc, #112]	@ (8017d1c <netbuf_ref+0x8c>)
 8017caa:	481d      	ldr	r0, [pc, #116]	@ (8017d20 <netbuf_ref+0x90>)
 8017cac:	f005 fa0e 	bl	801d0cc <iprintf>
 8017cb0:	f06f 030f 	mvn.w	r3, #15
 8017cb4:	e02b      	b.n	8017d0e <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 8017cb6:	68fb      	ldr	r3, [r7, #12]
 8017cb8:	681b      	ldr	r3, [r3, #0]
 8017cba:	2b00      	cmp	r3, #0
 8017cbc:	d004      	beq.n	8017cc8 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 8017cbe:	68fb      	ldr	r3, [r7, #12]
 8017cc0:	681b      	ldr	r3, [r3, #0]
 8017cc2:	4618      	mov	r0, r3
 8017cc4:	f000 fe80 	bl	80189c8 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 8017cc8:	2241      	movs	r2, #65	@ 0x41
 8017cca:	2100      	movs	r1, #0
 8017ccc:	2036      	movs	r0, #54	@ 0x36
 8017cce:	f000 fb99 	bl	8018404 <pbuf_alloc>
 8017cd2:	4602      	mov	r2, r0
 8017cd4:	68fb      	ldr	r3, [r7, #12]
 8017cd6:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 8017cd8:	68fb      	ldr	r3, [r7, #12]
 8017cda:	681b      	ldr	r3, [r3, #0]
 8017cdc:	2b00      	cmp	r3, #0
 8017cde:	d105      	bne.n	8017cec <netbuf_ref+0x5c>
    buf->ptr = NULL;
 8017ce0:	68fb      	ldr	r3, [r7, #12]
 8017ce2:	2200      	movs	r2, #0
 8017ce4:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 8017ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8017cea:	e010      	b.n	8017d0e <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 8017cec:	68fb      	ldr	r3, [r7, #12]
 8017cee:	681b      	ldr	r3, [r3, #0]
 8017cf0:	68ba      	ldr	r2, [r7, #8]
 8017cf2:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 8017cf4:	68fb      	ldr	r3, [r7, #12]
 8017cf6:	681b      	ldr	r3, [r3, #0]
 8017cf8:	88fa      	ldrh	r2, [r7, #6]
 8017cfa:	811a      	strh	r2, [r3, #8]
 8017cfc:	68fa      	ldr	r2, [r7, #12]
 8017cfe:	6812      	ldr	r2, [r2, #0]
 8017d00:	891b      	ldrh	r3, [r3, #8]
 8017d02:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 8017d04:	68fb      	ldr	r3, [r7, #12]
 8017d06:	681a      	ldr	r2, [r3, #0]
 8017d08:	68fb      	ldr	r3, [r7, #12]
 8017d0a:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 8017d0c:	2300      	movs	r3, #0
}
 8017d0e:	4618      	mov	r0, r3
 8017d10:	3710      	adds	r7, #16
 8017d12:	46bd      	mov	sp, r7
 8017d14:	bd80      	pop	{r7, pc}
 8017d16:	bf00      	nop
 8017d18:	08021ed8 	.word	0x08021ed8
 8017d1c:	08021fb4 	.word	0x08021fb4
 8017d20:	08021f4c 	.word	0x08021f4c

08017d24 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8017d24:	b480      	push	{r7}
 8017d26:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8017d28:	bf00      	nop
 8017d2a:	46bd      	mov	sp, r7
 8017d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d30:	4770      	bx	lr
	...

08017d34 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8017d34:	b580      	push	{r7, lr}
 8017d36:	b086      	sub	sp, #24
 8017d38:	af00      	add	r7, sp, #0
 8017d3a:	60f8      	str	r0, [r7, #12]
 8017d3c:	60b9      	str	r1, [r7, #8]
 8017d3e:	607a      	str	r2, [r7, #4]
 8017d40:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8017d42:	68fb      	ldr	r3, [r7, #12]
 8017d44:	2b00      	cmp	r3, #0
 8017d46:	d108      	bne.n	8017d5a <netif_add+0x26>
 8017d48:	4b57      	ldr	r3, [pc, #348]	@ (8017ea8 <netif_add+0x174>)
 8017d4a:	f240 1227 	movw	r2, #295	@ 0x127
 8017d4e:	4957      	ldr	r1, [pc, #348]	@ (8017eac <netif_add+0x178>)
 8017d50:	4857      	ldr	r0, [pc, #348]	@ (8017eb0 <netif_add+0x17c>)
 8017d52:	f005 f9bb 	bl	801d0cc <iprintf>
 8017d56:	2300      	movs	r3, #0
 8017d58:	e0a2      	b.n	8017ea0 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8017d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d5c:	2b00      	cmp	r3, #0
 8017d5e:	d108      	bne.n	8017d72 <netif_add+0x3e>
 8017d60:	4b51      	ldr	r3, [pc, #324]	@ (8017ea8 <netif_add+0x174>)
 8017d62:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8017d66:	4953      	ldr	r1, [pc, #332]	@ (8017eb4 <netif_add+0x180>)
 8017d68:	4851      	ldr	r0, [pc, #324]	@ (8017eb0 <netif_add+0x17c>)
 8017d6a:	f005 f9af 	bl	801d0cc <iprintf>
 8017d6e:	2300      	movs	r3, #0
 8017d70:	e096      	b.n	8017ea0 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8017d72:	68bb      	ldr	r3, [r7, #8]
 8017d74:	2b00      	cmp	r3, #0
 8017d76:	d101      	bne.n	8017d7c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8017d78:	4b4f      	ldr	r3, [pc, #316]	@ (8017eb8 <netif_add+0x184>)
 8017d7a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8017d7c:	687b      	ldr	r3, [r7, #4]
 8017d7e:	2b00      	cmp	r3, #0
 8017d80:	d101      	bne.n	8017d86 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8017d82:	4b4d      	ldr	r3, [pc, #308]	@ (8017eb8 <netif_add+0x184>)
 8017d84:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8017d86:	683b      	ldr	r3, [r7, #0]
 8017d88:	2b00      	cmp	r3, #0
 8017d8a:	d101      	bne.n	8017d90 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8017d8c:	4b4a      	ldr	r3, [pc, #296]	@ (8017eb8 <netif_add+0x184>)
 8017d8e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8017d90:	68fb      	ldr	r3, [r7, #12]
 8017d92:	2200      	movs	r2, #0
 8017d94:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8017d96:	68fb      	ldr	r3, [r7, #12]
 8017d98:	2200      	movs	r2, #0
 8017d9a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8017d9c:	68fb      	ldr	r3, [r7, #12]
 8017d9e:	2200      	movs	r2, #0
 8017da0:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8017da2:	68fb      	ldr	r3, [r7, #12]
 8017da4:	4a45      	ldr	r2, [pc, #276]	@ (8017ebc <netif_add+0x188>)
 8017da6:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8017da8:	68fb      	ldr	r3, [r7, #12]
 8017daa:	2200      	movs	r2, #0
 8017dac:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8017dae:	68fb      	ldr	r3, [r7, #12]
 8017db0:	2200      	movs	r2, #0
 8017db2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8017db6:	68fb      	ldr	r3, [r7, #12]
 8017db8:	2200      	movs	r2, #0
 8017dba:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8017dbc:	68fb      	ldr	r3, [r7, #12]
 8017dbe:	6a3a      	ldr	r2, [r7, #32]
 8017dc0:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8017dc2:	4b3f      	ldr	r3, [pc, #252]	@ (8017ec0 <netif_add+0x18c>)
 8017dc4:	781a      	ldrb	r2, [r3, #0]
 8017dc6:	68fb      	ldr	r3, [r7, #12]
 8017dc8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8017dcc:	68fb      	ldr	r3, [r7, #12]
 8017dce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017dd0:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8017dd2:	683b      	ldr	r3, [r7, #0]
 8017dd4:	687a      	ldr	r2, [r7, #4]
 8017dd6:	68b9      	ldr	r1, [r7, #8]
 8017dd8:	68f8      	ldr	r0, [r7, #12]
 8017dda:	f000 f90f 	bl	8017ffc <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8017dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017de0:	68f8      	ldr	r0, [r7, #12]
 8017de2:	4798      	blx	r3
 8017de4:	4603      	mov	r3, r0
 8017de6:	2b00      	cmp	r3, #0
 8017de8:	d001      	beq.n	8017dee <netif_add+0xba>
    return NULL;
 8017dea:	2300      	movs	r3, #0
 8017dec:	e058      	b.n	8017ea0 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8017dee:	68fb      	ldr	r3, [r7, #12]
 8017df0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017df4:	2bff      	cmp	r3, #255	@ 0xff
 8017df6:	d103      	bne.n	8017e00 <netif_add+0xcc>
        netif->num = 0;
 8017df8:	68fb      	ldr	r3, [r7, #12]
 8017dfa:	2200      	movs	r2, #0
 8017dfc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8017e00:	2300      	movs	r3, #0
 8017e02:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8017e04:	4b2f      	ldr	r3, [pc, #188]	@ (8017ec4 <netif_add+0x190>)
 8017e06:	681b      	ldr	r3, [r3, #0]
 8017e08:	617b      	str	r3, [r7, #20]
 8017e0a:	e02b      	b.n	8017e64 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8017e0c:	697a      	ldr	r2, [r7, #20]
 8017e0e:	68fb      	ldr	r3, [r7, #12]
 8017e10:	429a      	cmp	r2, r3
 8017e12:	d106      	bne.n	8017e22 <netif_add+0xee>
 8017e14:	4b24      	ldr	r3, [pc, #144]	@ (8017ea8 <netif_add+0x174>)
 8017e16:	f240 128b 	movw	r2, #395	@ 0x18b
 8017e1a:	492b      	ldr	r1, [pc, #172]	@ (8017ec8 <netif_add+0x194>)
 8017e1c:	4824      	ldr	r0, [pc, #144]	@ (8017eb0 <netif_add+0x17c>)
 8017e1e:	f005 f955 	bl	801d0cc <iprintf>
        num_netifs++;
 8017e22:	693b      	ldr	r3, [r7, #16]
 8017e24:	3301      	adds	r3, #1
 8017e26:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8017e28:	693b      	ldr	r3, [r7, #16]
 8017e2a:	2bff      	cmp	r3, #255	@ 0xff
 8017e2c:	dd06      	ble.n	8017e3c <netif_add+0x108>
 8017e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8017ea8 <netif_add+0x174>)
 8017e30:	f240 128d 	movw	r2, #397	@ 0x18d
 8017e34:	4925      	ldr	r1, [pc, #148]	@ (8017ecc <netif_add+0x198>)
 8017e36:	481e      	ldr	r0, [pc, #120]	@ (8017eb0 <netif_add+0x17c>)
 8017e38:	f005 f948 	bl	801d0cc <iprintf>
        if (netif2->num == netif->num) {
 8017e3c:	697b      	ldr	r3, [r7, #20]
 8017e3e:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8017e42:	68fb      	ldr	r3, [r7, #12]
 8017e44:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017e48:	429a      	cmp	r2, r3
 8017e4a:	d108      	bne.n	8017e5e <netif_add+0x12a>
          netif->num++;
 8017e4c:	68fb      	ldr	r3, [r7, #12]
 8017e4e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017e52:	3301      	adds	r3, #1
 8017e54:	b2da      	uxtb	r2, r3
 8017e56:	68fb      	ldr	r3, [r7, #12]
 8017e58:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8017e5c:	e005      	b.n	8017e6a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8017e5e:	697b      	ldr	r3, [r7, #20]
 8017e60:	681b      	ldr	r3, [r3, #0]
 8017e62:	617b      	str	r3, [r7, #20]
 8017e64:	697b      	ldr	r3, [r7, #20]
 8017e66:	2b00      	cmp	r3, #0
 8017e68:	d1d0      	bne.n	8017e0c <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8017e6a:	697b      	ldr	r3, [r7, #20]
 8017e6c:	2b00      	cmp	r3, #0
 8017e6e:	d1be      	bne.n	8017dee <netif_add+0xba>
  }
  if (netif->num == 254) {
 8017e70:	68fb      	ldr	r3, [r7, #12]
 8017e72:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017e76:	2bfe      	cmp	r3, #254	@ 0xfe
 8017e78:	d103      	bne.n	8017e82 <netif_add+0x14e>
    netif_num = 0;
 8017e7a:	4b11      	ldr	r3, [pc, #68]	@ (8017ec0 <netif_add+0x18c>)
 8017e7c:	2200      	movs	r2, #0
 8017e7e:	701a      	strb	r2, [r3, #0]
 8017e80:	e006      	b.n	8017e90 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8017e82:	68fb      	ldr	r3, [r7, #12]
 8017e84:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017e88:	3301      	adds	r3, #1
 8017e8a:	b2da      	uxtb	r2, r3
 8017e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8017ec0 <netif_add+0x18c>)
 8017e8e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8017e90:	4b0c      	ldr	r3, [pc, #48]	@ (8017ec4 <netif_add+0x190>)
 8017e92:	681a      	ldr	r2, [r3, #0]
 8017e94:	68fb      	ldr	r3, [r7, #12]
 8017e96:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8017e98:	4a0a      	ldr	r2, [pc, #40]	@ (8017ec4 <netif_add+0x190>)
 8017e9a:	68fb      	ldr	r3, [r7, #12]
 8017e9c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8017e9e:	68fb      	ldr	r3, [r7, #12]
}
 8017ea0:	4618      	mov	r0, r3
 8017ea2:	3718      	adds	r7, #24
 8017ea4:	46bd      	mov	sp, r7
 8017ea6:	bd80      	pop	{r7, pc}
 8017ea8:	08022094 	.word	0x08022094
 8017eac:	0802214c 	.word	0x0802214c
 8017eb0:	08022108 	.word	0x08022108
 8017eb4:	08022168 	.word	0x08022168
 8017eb8:	08023290 	.word	0x08023290
 8017ebc:	080182d7 	.word	0x080182d7
 8017ec0:	2401c920 	.word	0x2401c920
 8017ec4:	2401c918 	.word	0x2401c918
 8017ec8:	0802218c 	.word	0x0802218c
 8017ecc:	080221a0 	.word	0x080221a0

08017ed0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8017ed0:	b580      	push	{r7, lr}
 8017ed2:	b082      	sub	sp, #8
 8017ed4:	af00      	add	r7, sp, #0
 8017ed6:	6078      	str	r0, [r7, #4]
 8017ed8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8017eda:	6839      	ldr	r1, [r7, #0]
 8017edc:	6878      	ldr	r0, [r7, #4]
 8017ede:	f003 f9c9 	bl	801b274 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8017ee2:	bf00      	nop
 8017ee4:	3708      	adds	r7, #8
 8017ee6:	46bd      	mov	sp, r7
 8017ee8:	bd80      	pop	{r7, pc}
	...

08017eec <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8017eec:	b580      	push	{r7, lr}
 8017eee:	b086      	sub	sp, #24
 8017ef0:	af00      	add	r7, sp, #0
 8017ef2:	60f8      	str	r0, [r7, #12]
 8017ef4:	60b9      	str	r1, [r7, #8]
 8017ef6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8017ef8:	68bb      	ldr	r3, [r7, #8]
 8017efa:	2b00      	cmp	r3, #0
 8017efc:	d106      	bne.n	8017f0c <netif_do_set_ipaddr+0x20>
 8017efe:	4b1d      	ldr	r3, [pc, #116]	@ (8017f74 <netif_do_set_ipaddr+0x88>)
 8017f00:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8017f04:	491c      	ldr	r1, [pc, #112]	@ (8017f78 <netif_do_set_ipaddr+0x8c>)
 8017f06:	481d      	ldr	r0, [pc, #116]	@ (8017f7c <netif_do_set_ipaddr+0x90>)
 8017f08:	f005 f8e0 	bl	801d0cc <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8017f0c:	687b      	ldr	r3, [r7, #4]
 8017f0e:	2b00      	cmp	r3, #0
 8017f10:	d106      	bne.n	8017f20 <netif_do_set_ipaddr+0x34>
 8017f12:	4b18      	ldr	r3, [pc, #96]	@ (8017f74 <netif_do_set_ipaddr+0x88>)
 8017f14:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8017f18:	4917      	ldr	r1, [pc, #92]	@ (8017f78 <netif_do_set_ipaddr+0x8c>)
 8017f1a:	4818      	ldr	r0, [pc, #96]	@ (8017f7c <netif_do_set_ipaddr+0x90>)
 8017f1c:	f005 f8d6 	bl	801d0cc <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8017f20:	68bb      	ldr	r3, [r7, #8]
 8017f22:	681a      	ldr	r2, [r3, #0]
 8017f24:	68fb      	ldr	r3, [r7, #12]
 8017f26:	3304      	adds	r3, #4
 8017f28:	681b      	ldr	r3, [r3, #0]
 8017f2a:	429a      	cmp	r2, r3
 8017f2c:	d01c      	beq.n	8017f68 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8017f2e:	68bb      	ldr	r3, [r7, #8]
 8017f30:	681b      	ldr	r3, [r3, #0]
 8017f32:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8017f34:	68fb      	ldr	r3, [r7, #12]
 8017f36:	3304      	adds	r3, #4
 8017f38:	681a      	ldr	r2, [r3, #0]
 8017f3a:	687b      	ldr	r3, [r7, #4]
 8017f3c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8017f3e:	f107 0314 	add.w	r3, r7, #20
 8017f42:	4619      	mov	r1, r3
 8017f44:	6878      	ldr	r0, [r7, #4]
 8017f46:	f7ff ffc3 	bl	8017ed0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8017f4a:	68bb      	ldr	r3, [r7, #8]
 8017f4c:	2b00      	cmp	r3, #0
 8017f4e:	d002      	beq.n	8017f56 <netif_do_set_ipaddr+0x6a>
 8017f50:	68bb      	ldr	r3, [r7, #8]
 8017f52:	681b      	ldr	r3, [r3, #0]
 8017f54:	e000      	b.n	8017f58 <netif_do_set_ipaddr+0x6c>
 8017f56:	2300      	movs	r3, #0
 8017f58:	68fa      	ldr	r2, [r7, #12]
 8017f5a:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8017f5c:	2101      	movs	r1, #1
 8017f5e:	68f8      	ldr	r0, [r7, #12]
 8017f60:	f000 f8d2 	bl	8018108 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8017f64:	2301      	movs	r3, #1
 8017f66:	e000      	b.n	8017f6a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8017f68:	2300      	movs	r3, #0
}
 8017f6a:	4618      	mov	r0, r3
 8017f6c:	3718      	adds	r7, #24
 8017f6e:	46bd      	mov	sp, r7
 8017f70:	bd80      	pop	{r7, pc}
 8017f72:	bf00      	nop
 8017f74:	08022094 	.word	0x08022094
 8017f78:	080221d0 	.word	0x080221d0
 8017f7c:	08022108 	.word	0x08022108

08017f80 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8017f80:	b480      	push	{r7}
 8017f82:	b085      	sub	sp, #20
 8017f84:	af00      	add	r7, sp, #0
 8017f86:	60f8      	str	r0, [r7, #12]
 8017f88:	60b9      	str	r1, [r7, #8]
 8017f8a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8017f8c:	68bb      	ldr	r3, [r7, #8]
 8017f8e:	681a      	ldr	r2, [r3, #0]
 8017f90:	68fb      	ldr	r3, [r7, #12]
 8017f92:	3308      	adds	r3, #8
 8017f94:	681b      	ldr	r3, [r3, #0]
 8017f96:	429a      	cmp	r2, r3
 8017f98:	d00a      	beq.n	8017fb0 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8017f9a:	68bb      	ldr	r3, [r7, #8]
 8017f9c:	2b00      	cmp	r3, #0
 8017f9e:	d002      	beq.n	8017fa6 <netif_do_set_netmask+0x26>
 8017fa0:	68bb      	ldr	r3, [r7, #8]
 8017fa2:	681b      	ldr	r3, [r3, #0]
 8017fa4:	e000      	b.n	8017fa8 <netif_do_set_netmask+0x28>
 8017fa6:	2300      	movs	r3, #0
 8017fa8:	68fa      	ldr	r2, [r7, #12]
 8017faa:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8017fac:	2301      	movs	r3, #1
 8017fae:	e000      	b.n	8017fb2 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8017fb0:	2300      	movs	r3, #0
}
 8017fb2:	4618      	mov	r0, r3
 8017fb4:	3714      	adds	r7, #20
 8017fb6:	46bd      	mov	sp, r7
 8017fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fbc:	4770      	bx	lr

08017fbe <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8017fbe:	b480      	push	{r7}
 8017fc0:	b085      	sub	sp, #20
 8017fc2:	af00      	add	r7, sp, #0
 8017fc4:	60f8      	str	r0, [r7, #12]
 8017fc6:	60b9      	str	r1, [r7, #8]
 8017fc8:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8017fca:	68bb      	ldr	r3, [r7, #8]
 8017fcc:	681a      	ldr	r2, [r3, #0]
 8017fce:	68fb      	ldr	r3, [r7, #12]
 8017fd0:	330c      	adds	r3, #12
 8017fd2:	681b      	ldr	r3, [r3, #0]
 8017fd4:	429a      	cmp	r2, r3
 8017fd6:	d00a      	beq.n	8017fee <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8017fd8:	68bb      	ldr	r3, [r7, #8]
 8017fda:	2b00      	cmp	r3, #0
 8017fdc:	d002      	beq.n	8017fe4 <netif_do_set_gw+0x26>
 8017fde:	68bb      	ldr	r3, [r7, #8]
 8017fe0:	681b      	ldr	r3, [r3, #0]
 8017fe2:	e000      	b.n	8017fe6 <netif_do_set_gw+0x28>
 8017fe4:	2300      	movs	r3, #0
 8017fe6:	68fa      	ldr	r2, [r7, #12]
 8017fe8:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8017fea:	2301      	movs	r3, #1
 8017fec:	e000      	b.n	8017ff0 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8017fee:	2300      	movs	r3, #0
}
 8017ff0:	4618      	mov	r0, r3
 8017ff2:	3714      	adds	r7, #20
 8017ff4:	46bd      	mov	sp, r7
 8017ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ffa:	4770      	bx	lr

08017ffc <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8017ffc:	b580      	push	{r7, lr}
 8017ffe:	b088      	sub	sp, #32
 8018000:	af00      	add	r7, sp, #0
 8018002:	60f8      	str	r0, [r7, #12]
 8018004:	60b9      	str	r1, [r7, #8]
 8018006:	607a      	str	r2, [r7, #4]
 8018008:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801800a:	2300      	movs	r3, #0
 801800c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 801800e:	2300      	movs	r3, #0
 8018010:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8018012:	68bb      	ldr	r3, [r7, #8]
 8018014:	2b00      	cmp	r3, #0
 8018016:	d101      	bne.n	801801c <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8018018:	4b1c      	ldr	r3, [pc, #112]	@ (801808c <netif_set_addr+0x90>)
 801801a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801801c:	687b      	ldr	r3, [r7, #4]
 801801e:	2b00      	cmp	r3, #0
 8018020:	d101      	bne.n	8018026 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8018022:	4b1a      	ldr	r3, [pc, #104]	@ (801808c <netif_set_addr+0x90>)
 8018024:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8018026:	683b      	ldr	r3, [r7, #0]
 8018028:	2b00      	cmp	r3, #0
 801802a:	d101      	bne.n	8018030 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 801802c:	4b17      	ldr	r3, [pc, #92]	@ (801808c <netif_set_addr+0x90>)
 801802e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8018030:	68bb      	ldr	r3, [r7, #8]
 8018032:	2b00      	cmp	r3, #0
 8018034:	d003      	beq.n	801803e <netif_set_addr+0x42>
 8018036:	68bb      	ldr	r3, [r7, #8]
 8018038:	681b      	ldr	r3, [r3, #0]
 801803a:	2b00      	cmp	r3, #0
 801803c:	d101      	bne.n	8018042 <netif_set_addr+0x46>
 801803e:	2301      	movs	r3, #1
 8018040:	e000      	b.n	8018044 <netif_set_addr+0x48>
 8018042:	2300      	movs	r3, #0
 8018044:	617b      	str	r3, [r7, #20]
  if (remove) {
 8018046:	697b      	ldr	r3, [r7, #20]
 8018048:	2b00      	cmp	r3, #0
 801804a:	d006      	beq.n	801805a <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801804c:	f107 0310 	add.w	r3, r7, #16
 8018050:	461a      	mov	r2, r3
 8018052:	68b9      	ldr	r1, [r7, #8]
 8018054:	68f8      	ldr	r0, [r7, #12]
 8018056:	f7ff ff49 	bl	8017eec <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801805a:	69fa      	ldr	r2, [r7, #28]
 801805c:	6879      	ldr	r1, [r7, #4]
 801805e:	68f8      	ldr	r0, [r7, #12]
 8018060:	f7ff ff8e 	bl	8017f80 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8018064:	69ba      	ldr	r2, [r7, #24]
 8018066:	6839      	ldr	r1, [r7, #0]
 8018068:	68f8      	ldr	r0, [r7, #12]
 801806a:	f7ff ffa8 	bl	8017fbe <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 801806e:	697b      	ldr	r3, [r7, #20]
 8018070:	2b00      	cmp	r3, #0
 8018072:	d106      	bne.n	8018082 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8018074:	f107 0310 	add.w	r3, r7, #16
 8018078:	461a      	mov	r2, r3
 801807a:	68b9      	ldr	r1, [r7, #8]
 801807c:	68f8      	ldr	r0, [r7, #12]
 801807e:	f7ff ff35 	bl	8017eec <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8018082:	bf00      	nop
 8018084:	3720      	adds	r7, #32
 8018086:	46bd      	mov	sp, r7
 8018088:	bd80      	pop	{r7, pc}
 801808a:	bf00      	nop
 801808c:	08023290 	.word	0x08023290

08018090 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8018090:	b480      	push	{r7}
 8018092:	b083      	sub	sp, #12
 8018094:	af00      	add	r7, sp, #0
 8018096:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8018098:	4a04      	ldr	r2, [pc, #16]	@ (80180ac <netif_set_default+0x1c>)
 801809a:	687b      	ldr	r3, [r7, #4]
 801809c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801809e:	bf00      	nop
 80180a0:	370c      	adds	r7, #12
 80180a2:	46bd      	mov	sp, r7
 80180a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180a8:	4770      	bx	lr
 80180aa:	bf00      	nop
 80180ac:	2401c91c 	.word	0x2401c91c

080180b0 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80180b0:	b580      	push	{r7, lr}
 80180b2:	b082      	sub	sp, #8
 80180b4:	af00      	add	r7, sp, #0
 80180b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80180b8:	687b      	ldr	r3, [r7, #4]
 80180ba:	2b00      	cmp	r3, #0
 80180bc:	d107      	bne.n	80180ce <netif_set_up+0x1e>
 80180be:	4b0f      	ldr	r3, [pc, #60]	@ (80180fc <netif_set_up+0x4c>)
 80180c0:	f44f 7254 	mov.w	r2, #848	@ 0x350
 80180c4:	490e      	ldr	r1, [pc, #56]	@ (8018100 <netif_set_up+0x50>)
 80180c6:	480f      	ldr	r0, [pc, #60]	@ (8018104 <netif_set_up+0x54>)
 80180c8:	f005 f800 	bl	801d0cc <iprintf>
 80180cc:	e013      	b.n	80180f6 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80180ce:	687b      	ldr	r3, [r7, #4]
 80180d0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80180d4:	f003 0301 	and.w	r3, r3, #1
 80180d8:	2b00      	cmp	r3, #0
 80180da:	d10c      	bne.n	80180f6 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80180e2:	f043 0301 	orr.w	r3, r3, #1
 80180e6:	b2da      	uxtb	r2, r3
 80180e8:	687b      	ldr	r3, [r7, #4]
 80180ea:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80180ee:	2103      	movs	r1, #3
 80180f0:	6878      	ldr	r0, [r7, #4]
 80180f2:	f000 f809 	bl	8018108 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80180f6:	3708      	adds	r7, #8
 80180f8:	46bd      	mov	sp, r7
 80180fa:	bd80      	pop	{r7, pc}
 80180fc:	08022094 	.word	0x08022094
 8018100:	08022240 	.word	0x08022240
 8018104:	08022108 	.word	0x08022108

08018108 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8018108:	b580      	push	{r7, lr}
 801810a:	b082      	sub	sp, #8
 801810c:	af00      	add	r7, sp, #0
 801810e:	6078      	str	r0, [r7, #4]
 8018110:	460b      	mov	r3, r1
 8018112:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8018114:	687b      	ldr	r3, [r7, #4]
 8018116:	2b00      	cmp	r3, #0
 8018118:	d106      	bne.n	8018128 <netif_issue_reports+0x20>
 801811a:	4b18      	ldr	r3, [pc, #96]	@ (801817c <netif_issue_reports+0x74>)
 801811c:	f240 326d 	movw	r2, #877	@ 0x36d
 8018120:	4917      	ldr	r1, [pc, #92]	@ (8018180 <netif_issue_reports+0x78>)
 8018122:	4818      	ldr	r0, [pc, #96]	@ (8018184 <netif_issue_reports+0x7c>)
 8018124:	f004 ffd2 	bl	801d0cc <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8018128:	687b      	ldr	r3, [r7, #4]
 801812a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801812e:	f003 0304 	and.w	r3, r3, #4
 8018132:	2b00      	cmp	r3, #0
 8018134:	d01e      	beq.n	8018174 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8018136:	687b      	ldr	r3, [r7, #4]
 8018138:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801813c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8018140:	2b00      	cmp	r3, #0
 8018142:	d017      	beq.n	8018174 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8018144:	78fb      	ldrb	r3, [r7, #3]
 8018146:	f003 0301 	and.w	r3, r3, #1
 801814a:	2b00      	cmp	r3, #0
 801814c:	d013      	beq.n	8018176 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801814e:	687b      	ldr	r3, [r7, #4]
 8018150:	3304      	adds	r3, #4
 8018152:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8018154:	2b00      	cmp	r3, #0
 8018156:	d00e      	beq.n	8018176 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8018158:	687b      	ldr	r3, [r7, #4]
 801815a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801815e:	f003 0308 	and.w	r3, r3, #8
 8018162:	2b00      	cmp	r3, #0
 8018164:	d007      	beq.n	8018176 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8018166:	687b      	ldr	r3, [r7, #4]
 8018168:	3304      	adds	r3, #4
 801816a:	4619      	mov	r1, r3
 801816c:	6878      	ldr	r0, [r7, #4]
 801816e:	f7fd fa61 	bl	8015634 <etharp_request>
 8018172:	e000      	b.n	8018176 <netif_issue_reports+0x6e>
    return;
 8018174:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8018176:	3708      	adds	r7, #8
 8018178:	46bd      	mov	sp, r7
 801817a:	bd80      	pop	{r7, pc}
 801817c:	08022094 	.word	0x08022094
 8018180:	0802225c 	.word	0x0802225c
 8018184:	08022108 	.word	0x08022108

08018188 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8018188:	b580      	push	{r7, lr}
 801818a:	b082      	sub	sp, #8
 801818c:	af00      	add	r7, sp, #0
 801818e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8018190:	687b      	ldr	r3, [r7, #4]
 8018192:	2b00      	cmp	r3, #0
 8018194:	d107      	bne.n	80181a6 <netif_set_down+0x1e>
 8018196:	4b12      	ldr	r3, [pc, #72]	@ (80181e0 <netif_set_down+0x58>)
 8018198:	f240 329b 	movw	r2, #923	@ 0x39b
 801819c:	4911      	ldr	r1, [pc, #68]	@ (80181e4 <netif_set_down+0x5c>)
 801819e:	4812      	ldr	r0, [pc, #72]	@ (80181e8 <netif_set_down+0x60>)
 80181a0:	f004 ff94 	bl	801d0cc <iprintf>
 80181a4:	e019      	b.n	80181da <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 80181a6:	687b      	ldr	r3, [r7, #4]
 80181a8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80181ac:	f003 0301 	and.w	r3, r3, #1
 80181b0:	2b00      	cmp	r3, #0
 80181b2:	d012      	beq.n	80181da <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 80181b4:	687b      	ldr	r3, [r7, #4]
 80181b6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80181ba:	f023 0301 	bic.w	r3, r3, #1
 80181be:	b2da      	uxtb	r2, r3
 80181c0:	687b      	ldr	r3, [r7, #4]
 80181c2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80181c6:	687b      	ldr	r3, [r7, #4]
 80181c8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80181cc:	f003 0308 	and.w	r3, r3, #8
 80181d0:	2b00      	cmp	r3, #0
 80181d2:	d002      	beq.n	80181da <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80181d4:	6878      	ldr	r0, [r7, #4]
 80181d6:	f7fc fdeb 	bl	8014db0 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80181da:	3708      	adds	r7, #8
 80181dc:	46bd      	mov	sp, r7
 80181de:	bd80      	pop	{r7, pc}
 80181e0:	08022094 	.word	0x08022094
 80181e4:	08022280 	.word	0x08022280
 80181e8:	08022108 	.word	0x08022108

080181ec <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80181ec:	b580      	push	{r7, lr}
 80181ee:	b082      	sub	sp, #8
 80181f0:	af00      	add	r7, sp, #0
 80181f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80181f4:	687b      	ldr	r3, [r7, #4]
 80181f6:	2b00      	cmp	r3, #0
 80181f8:	d107      	bne.n	801820a <netif_set_link_up+0x1e>
 80181fa:	4b13      	ldr	r3, [pc, #76]	@ (8018248 <netif_set_link_up+0x5c>)
 80181fc:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8018200:	4912      	ldr	r1, [pc, #72]	@ (801824c <netif_set_link_up+0x60>)
 8018202:	4813      	ldr	r0, [pc, #76]	@ (8018250 <netif_set_link_up+0x64>)
 8018204:	f004 ff62 	bl	801d0cc <iprintf>
 8018208:	e01b      	b.n	8018242 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801820a:	687b      	ldr	r3, [r7, #4]
 801820c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018210:	f003 0304 	and.w	r3, r3, #4
 8018214:	2b00      	cmp	r3, #0
 8018216:	d114      	bne.n	8018242 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8018218:	687b      	ldr	r3, [r7, #4]
 801821a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801821e:	f043 0304 	orr.w	r3, r3, #4
 8018222:	b2da      	uxtb	r2, r3
 8018224:	687b      	ldr	r3, [r7, #4]
 8018226:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801822a:	2103      	movs	r1, #3
 801822c:	6878      	ldr	r0, [r7, #4]
 801822e:	f7ff ff6b 	bl	8018108 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8018232:	687b      	ldr	r3, [r7, #4]
 8018234:	69db      	ldr	r3, [r3, #28]
 8018236:	2b00      	cmp	r3, #0
 8018238:	d003      	beq.n	8018242 <netif_set_link_up+0x56>
 801823a:	687b      	ldr	r3, [r7, #4]
 801823c:	69db      	ldr	r3, [r3, #28]
 801823e:	6878      	ldr	r0, [r7, #4]
 8018240:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8018242:	3708      	adds	r7, #8
 8018244:	46bd      	mov	sp, r7
 8018246:	bd80      	pop	{r7, pc}
 8018248:	08022094 	.word	0x08022094
 801824c:	080222a0 	.word	0x080222a0
 8018250:	08022108 	.word	0x08022108

08018254 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8018254:	b580      	push	{r7, lr}
 8018256:	b082      	sub	sp, #8
 8018258:	af00      	add	r7, sp, #0
 801825a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801825c:	687b      	ldr	r3, [r7, #4]
 801825e:	2b00      	cmp	r3, #0
 8018260:	d107      	bne.n	8018272 <netif_set_link_down+0x1e>
 8018262:	4b11      	ldr	r3, [pc, #68]	@ (80182a8 <netif_set_link_down+0x54>)
 8018264:	f240 4206 	movw	r2, #1030	@ 0x406
 8018268:	4910      	ldr	r1, [pc, #64]	@ (80182ac <netif_set_link_down+0x58>)
 801826a:	4811      	ldr	r0, [pc, #68]	@ (80182b0 <netif_set_link_down+0x5c>)
 801826c:	f004 ff2e 	bl	801d0cc <iprintf>
 8018270:	e017      	b.n	80182a2 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8018272:	687b      	ldr	r3, [r7, #4]
 8018274:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018278:	f003 0304 	and.w	r3, r3, #4
 801827c:	2b00      	cmp	r3, #0
 801827e:	d010      	beq.n	80182a2 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8018280:	687b      	ldr	r3, [r7, #4]
 8018282:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018286:	f023 0304 	bic.w	r3, r3, #4
 801828a:	b2da      	uxtb	r2, r3
 801828c:	687b      	ldr	r3, [r7, #4]
 801828e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 8018292:	687b      	ldr	r3, [r7, #4]
 8018294:	69db      	ldr	r3, [r3, #28]
 8018296:	2b00      	cmp	r3, #0
 8018298:	d003      	beq.n	80182a2 <netif_set_link_down+0x4e>
 801829a:	687b      	ldr	r3, [r7, #4]
 801829c:	69db      	ldr	r3, [r3, #28]
 801829e:	6878      	ldr	r0, [r7, #4]
 80182a0:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80182a2:	3708      	adds	r7, #8
 80182a4:	46bd      	mov	sp, r7
 80182a6:	bd80      	pop	{r7, pc}
 80182a8:	08022094 	.word	0x08022094
 80182ac:	080222c4 	.word	0x080222c4
 80182b0:	08022108 	.word	0x08022108

080182b4 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80182b4:	b480      	push	{r7}
 80182b6:	b083      	sub	sp, #12
 80182b8:	af00      	add	r7, sp, #0
 80182ba:	6078      	str	r0, [r7, #4]
 80182bc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	2b00      	cmp	r3, #0
 80182c2:	d002      	beq.n	80182ca <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80182c4:	687b      	ldr	r3, [r7, #4]
 80182c6:	683a      	ldr	r2, [r7, #0]
 80182c8:	61da      	str	r2, [r3, #28]
  }
}
 80182ca:	bf00      	nop
 80182cc:	370c      	adds	r7, #12
 80182ce:	46bd      	mov	sp, r7
 80182d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182d4:	4770      	bx	lr

080182d6 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80182d6:	b480      	push	{r7}
 80182d8:	b085      	sub	sp, #20
 80182da:	af00      	add	r7, sp, #0
 80182dc:	60f8      	str	r0, [r7, #12]
 80182de:	60b9      	str	r1, [r7, #8]
 80182e0:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80182e2:	f06f 030b 	mvn.w	r3, #11
}
 80182e6:	4618      	mov	r0, r3
 80182e8:	3714      	adds	r7, #20
 80182ea:	46bd      	mov	sp, r7
 80182ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182f0:	4770      	bx	lr
	...

080182f4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80182f4:	b480      	push	{r7}
 80182f6:	b085      	sub	sp, #20
 80182f8:	af00      	add	r7, sp, #0
 80182fa:	4603      	mov	r3, r0
 80182fc:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80182fe:	79fb      	ldrb	r3, [r7, #7]
 8018300:	2b00      	cmp	r3, #0
 8018302:	d013      	beq.n	801832c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8018304:	4b0d      	ldr	r3, [pc, #52]	@ (801833c <netif_get_by_index+0x48>)
 8018306:	681b      	ldr	r3, [r3, #0]
 8018308:	60fb      	str	r3, [r7, #12]
 801830a:	e00c      	b.n	8018326 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 801830c:	68fb      	ldr	r3, [r7, #12]
 801830e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018312:	3301      	adds	r3, #1
 8018314:	b2db      	uxtb	r3, r3
 8018316:	79fa      	ldrb	r2, [r7, #7]
 8018318:	429a      	cmp	r2, r3
 801831a:	d101      	bne.n	8018320 <netif_get_by_index+0x2c>
        return netif; /* found! */
 801831c:	68fb      	ldr	r3, [r7, #12]
 801831e:	e006      	b.n	801832e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8018320:	68fb      	ldr	r3, [r7, #12]
 8018322:	681b      	ldr	r3, [r3, #0]
 8018324:	60fb      	str	r3, [r7, #12]
 8018326:	68fb      	ldr	r3, [r7, #12]
 8018328:	2b00      	cmp	r3, #0
 801832a:	d1ef      	bne.n	801830c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 801832c:	2300      	movs	r3, #0
}
 801832e:	4618      	mov	r0, r3
 8018330:	3714      	adds	r7, #20
 8018332:	46bd      	mov	sp, r7
 8018334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018338:	4770      	bx	lr
 801833a:	bf00      	nop
 801833c:	2401c918 	.word	0x2401c918

08018340 <netif_find>:
 * @param name the name of the netif (like netif->name) plus concatenated number
 * in ascii representation (e.g. 'en0')
 */
struct netif *
netif_find(const char *name)
{
 8018340:	b580      	push	{r7, lr}
 8018342:	b084      	sub	sp, #16
 8018344:	af00      	add	r7, sp, #0
 8018346:	6078      	str	r0, [r7, #4]
  struct netif *netif;
  u8_t num;

  LWIP_ASSERT_CORE_LOCKED();

  if (name == NULL) {
 8018348:	687b      	ldr	r3, [r7, #4]
 801834a:	2b00      	cmp	r3, #0
 801834c:	d101      	bne.n	8018352 <netif_find+0x12>
    return NULL;
 801834e:	2300      	movs	r3, #0
 8018350:	e028      	b.n	80183a4 <netif_find+0x64>
  }

  num = (u8_t)atoi(&name[2]);
 8018352:	687b      	ldr	r3, [r7, #4]
 8018354:	3302      	adds	r3, #2
 8018356:	4618      	mov	r0, r3
 8018358:	f002 ffbc 	bl	801b2d4 <atoi>
 801835c:	4603      	mov	r3, r0
 801835e:	72fb      	strb	r3, [r7, #11]

  NETIF_FOREACH(netif) {
 8018360:	4b12      	ldr	r3, [pc, #72]	@ (80183ac <netif_find+0x6c>)
 8018362:	681b      	ldr	r3, [r3, #0]
 8018364:	60fb      	str	r3, [r7, #12]
 8018366:	e019      	b.n	801839c <netif_find+0x5c>
    if (num == netif->num &&
 8018368:	68fb      	ldr	r3, [r7, #12]
 801836a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801836e:	7afa      	ldrb	r2, [r7, #11]
 8018370:	429a      	cmp	r2, r3
 8018372:	d110      	bne.n	8018396 <netif_find+0x56>
        name[0] == netif->name[0] &&
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	781a      	ldrb	r2, [r3, #0]
 8018378:	68fb      	ldr	r3, [r7, #12]
 801837a:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
    if (num == netif->num &&
 801837e:	429a      	cmp	r2, r3
 8018380:	d109      	bne.n	8018396 <netif_find+0x56>
        name[1] == netif->name[1]) {
 8018382:	687b      	ldr	r3, [r7, #4]
 8018384:	3301      	adds	r3, #1
 8018386:	781a      	ldrb	r2, [r3, #0]
 8018388:	68fb      	ldr	r3, [r7, #12]
 801838a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
        name[0] == netif->name[0] &&
 801838e:	429a      	cmp	r2, r3
 8018390:	d101      	bne.n	8018396 <netif_find+0x56>
      LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: found %c%c\n", name[0], name[1]));
      return netif;
 8018392:	68fb      	ldr	r3, [r7, #12]
 8018394:	e006      	b.n	80183a4 <netif_find+0x64>
  NETIF_FOREACH(netif) {
 8018396:	68fb      	ldr	r3, [r7, #12]
 8018398:	681b      	ldr	r3, [r3, #0]
 801839a:	60fb      	str	r3, [r7, #12]
 801839c:	68fb      	ldr	r3, [r7, #12]
 801839e:	2b00      	cmp	r3, #0
 80183a0:	d1e2      	bne.n	8018368 <netif_find+0x28>
    }
  }
  LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: didn't find %c%c\n", name[0], name[1]));
  return NULL;
 80183a2:	2300      	movs	r3, #0
}
 80183a4:	4618      	mov	r0, r3
 80183a6:	3710      	adds	r7, #16
 80183a8:	46bd      	mov	sp, r7
 80183aa:	bd80      	pop	{r7, pc}
 80183ac:	2401c918 	.word	0x2401c918

080183b0 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80183b0:	b480      	push	{r7}
 80183b2:	b085      	sub	sp, #20
 80183b4:	af00      	add	r7, sp, #0
 80183b6:	60f8      	str	r0, [r7, #12]
 80183b8:	60b9      	str	r1, [r7, #8]
 80183ba:	4611      	mov	r1, r2
 80183bc:	461a      	mov	r2, r3
 80183be:	460b      	mov	r3, r1
 80183c0:	80fb      	strh	r3, [r7, #6]
 80183c2:	4613      	mov	r3, r2
 80183c4:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80183c6:	68fb      	ldr	r3, [r7, #12]
 80183c8:	2200      	movs	r2, #0
 80183ca:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80183cc:	68fb      	ldr	r3, [r7, #12]
 80183ce:	68ba      	ldr	r2, [r7, #8]
 80183d0:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80183d2:	68fb      	ldr	r3, [r7, #12]
 80183d4:	88fa      	ldrh	r2, [r7, #6]
 80183d6:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80183d8:	68fb      	ldr	r3, [r7, #12]
 80183da:	88ba      	ldrh	r2, [r7, #4]
 80183dc:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80183de:	8b3b      	ldrh	r3, [r7, #24]
 80183e0:	b2da      	uxtb	r2, r3
 80183e2:	68fb      	ldr	r3, [r7, #12]
 80183e4:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80183e6:	68fb      	ldr	r3, [r7, #12]
 80183e8:	7f3a      	ldrb	r2, [r7, #28]
 80183ea:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80183ec:	68fb      	ldr	r3, [r7, #12]
 80183ee:	2201      	movs	r2, #1
 80183f0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80183f2:	68fb      	ldr	r3, [r7, #12]
 80183f4:	2200      	movs	r2, #0
 80183f6:	73da      	strb	r2, [r3, #15]
}
 80183f8:	bf00      	nop
 80183fa:	3714      	adds	r7, #20
 80183fc:	46bd      	mov	sp, r7
 80183fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018402:	4770      	bx	lr

08018404 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8018404:	b580      	push	{r7, lr}
 8018406:	b08c      	sub	sp, #48	@ 0x30
 8018408:	af02      	add	r7, sp, #8
 801840a:	4603      	mov	r3, r0
 801840c:	71fb      	strb	r3, [r7, #7]
 801840e:	460b      	mov	r3, r1
 8018410:	80bb      	strh	r3, [r7, #4]
 8018412:	4613      	mov	r3, r2
 8018414:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8018416:	79fb      	ldrb	r3, [r7, #7]
 8018418:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801841a:	887b      	ldrh	r3, [r7, #2]
 801841c:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8018420:	d07d      	beq.n	801851e <pbuf_alloc+0x11a>
 8018422:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8018426:	f300 80c6 	bgt.w	80185b6 <pbuf_alloc+0x1b2>
 801842a:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 801842e:	d010      	beq.n	8018452 <pbuf_alloc+0x4e>
 8018430:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8018434:	f300 80bf 	bgt.w	80185b6 <pbuf_alloc+0x1b2>
 8018438:	2b01      	cmp	r3, #1
 801843a:	d002      	beq.n	8018442 <pbuf_alloc+0x3e>
 801843c:	2b41      	cmp	r3, #65	@ 0x41
 801843e:	f040 80ba 	bne.w	80185b6 <pbuf_alloc+0x1b2>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8018442:	887a      	ldrh	r2, [r7, #2]
 8018444:	88bb      	ldrh	r3, [r7, #4]
 8018446:	4619      	mov	r1, r3
 8018448:	2000      	movs	r0, #0
 801844a:	f000 f8cf 	bl	80185ec <pbuf_alloc_reference>
 801844e:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8018450:	e0bb      	b.n	80185ca <pbuf_alloc+0x1c6>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8018452:	2300      	movs	r3, #0
 8018454:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8018456:	2300      	movs	r3, #0
 8018458:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801845a:	88bb      	ldrh	r3, [r7, #4]
 801845c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801845e:	2009      	movs	r0, #9
 8018460:	f7ff fb2e 	bl	8017ac0 <memp_malloc>
 8018464:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8018466:	693b      	ldr	r3, [r7, #16]
 8018468:	2b00      	cmp	r3, #0
 801846a:	d107      	bne.n	801847c <pbuf_alloc+0x78>
          PBUF_POOL_IS_EMPTY();
          /* free chain so far allocated */
          if (p) {
 801846c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801846e:	2b00      	cmp	r3, #0
 8018470:	d002      	beq.n	8018478 <pbuf_alloc+0x74>
            pbuf_free(p);
 8018472:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018474:	f000 faa8 	bl	80189c8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8018478:	2300      	movs	r3, #0
 801847a:	e0a7      	b.n	80185cc <pbuf_alloc+0x1c8>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801847c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801847e:	3303      	adds	r3, #3
 8018480:	b29b      	uxth	r3, r3
 8018482:	f023 0303 	bic.w	r3, r3, #3
 8018486:	b29b      	uxth	r3, r3
 8018488:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 801848c:	b29b      	uxth	r3, r3
 801848e:	8b7a      	ldrh	r2, [r7, #26]
 8018490:	4293      	cmp	r3, r2
 8018492:	bf28      	it	cs
 8018494:	4613      	movcs	r3, r2
 8018496:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8018498:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801849a:	3310      	adds	r3, #16
 801849c:	693a      	ldr	r2, [r7, #16]
 801849e:	4413      	add	r3, r2
 80184a0:	3303      	adds	r3, #3
 80184a2:	f023 0303 	bic.w	r3, r3, #3
 80184a6:	4618      	mov	r0, r3
 80184a8:	89f9      	ldrh	r1, [r7, #14]
 80184aa:	8b7a      	ldrh	r2, [r7, #26]
 80184ac:	2300      	movs	r3, #0
 80184ae:	9301      	str	r3, [sp, #4]
 80184b0:	887b      	ldrh	r3, [r7, #2]
 80184b2:	9300      	str	r3, [sp, #0]
 80184b4:	460b      	mov	r3, r1
 80184b6:	4601      	mov	r1, r0
 80184b8:	6938      	ldr	r0, [r7, #16]
 80184ba:	f7ff ff79 	bl	80183b0 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80184be:	693b      	ldr	r3, [r7, #16]
 80184c0:	685b      	ldr	r3, [r3, #4]
 80184c2:	f003 0303 	and.w	r3, r3, #3
 80184c6:	2b00      	cmp	r3, #0
 80184c8:	d006      	beq.n	80184d8 <pbuf_alloc+0xd4>
 80184ca:	4b42      	ldr	r3, [pc, #264]	@ (80185d4 <pbuf_alloc+0x1d0>)
 80184cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80184d0:	4941      	ldr	r1, [pc, #260]	@ (80185d8 <pbuf_alloc+0x1d4>)
 80184d2:	4842      	ldr	r0, [pc, #264]	@ (80185dc <pbuf_alloc+0x1d8>)
 80184d4:	f004 fdfa 	bl	801d0cc <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80184d8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80184da:	3303      	adds	r3, #3
 80184dc:	f023 0303 	bic.w	r3, r3, #3
 80184e0:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 80184e4:	d106      	bne.n	80184f4 <pbuf_alloc+0xf0>
 80184e6:	4b3b      	ldr	r3, [pc, #236]	@ (80185d4 <pbuf_alloc+0x1d0>)
 80184e8:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80184ec:	493c      	ldr	r1, [pc, #240]	@ (80185e0 <pbuf_alloc+0x1dc>)
 80184ee:	483b      	ldr	r0, [pc, #236]	@ (80185dc <pbuf_alloc+0x1d8>)
 80184f0:	f004 fdec 	bl	801d0cc <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80184f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184f6:	2b00      	cmp	r3, #0
 80184f8:	d102      	bne.n	8018500 <pbuf_alloc+0xfc>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80184fa:	693b      	ldr	r3, [r7, #16]
 80184fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80184fe:	e002      	b.n	8018506 <pbuf_alloc+0x102>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8018500:	69fb      	ldr	r3, [r7, #28]
 8018502:	693a      	ldr	r2, [r7, #16]
 8018504:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8018506:	693b      	ldr	r3, [r7, #16]
 8018508:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801850a:	8b7a      	ldrh	r2, [r7, #26]
 801850c:	89fb      	ldrh	r3, [r7, #14]
 801850e:	1ad3      	subs	r3, r2, r3
 8018510:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8018512:	2300      	movs	r3, #0
 8018514:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8018516:	8b7b      	ldrh	r3, [r7, #26]
 8018518:	2b00      	cmp	r3, #0
 801851a:	d1a0      	bne.n	801845e <pbuf_alloc+0x5a>
      break;
 801851c:	e055      	b.n	80185ca <pbuf_alloc+0x1c6>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801851e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018520:	3303      	adds	r3, #3
 8018522:	b29b      	uxth	r3, r3
 8018524:	f023 0303 	bic.w	r3, r3, #3
 8018528:	b29a      	uxth	r2, r3
 801852a:	88bb      	ldrh	r3, [r7, #4]
 801852c:	3303      	adds	r3, #3
 801852e:	b29b      	uxth	r3, r3
 8018530:	f023 0303 	bic.w	r3, r3, #3
 8018534:	b29b      	uxth	r3, r3
 8018536:	4413      	add	r3, r2
 8018538:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801853a:	8b3b      	ldrh	r3, [r7, #24]
 801853c:	3310      	adds	r3, #16
 801853e:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8018540:	8b3a      	ldrh	r2, [r7, #24]
 8018542:	88bb      	ldrh	r3, [r7, #4]
 8018544:	3303      	adds	r3, #3
 8018546:	f023 0303 	bic.w	r3, r3, #3
 801854a:	429a      	cmp	r2, r3
 801854c:	d306      	bcc.n	801855c <pbuf_alloc+0x158>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801854e:	8afa      	ldrh	r2, [r7, #22]
 8018550:	88bb      	ldrh	r3, [r7, #4]
 8018552:	3303      	adds	r3, #3
 8018554:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8018558:	429a      	cmp	r2, r3
 801855a:	d201      	bcs.n	8018560 <pbuf_alloc+0x15c>
        return NULL;
 801855c:	2300      	movs	r3, #0
 801855e:	e035      	b.n	80185cc <pbuf_alloc+0x1c8>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8018560:	8afb      	ldrh	r3, [r7, #22]
 8018562:	4618      	mov	r0, r3
 8018564:	f7ff f908 	bl	8017778 <mem_malloc>
 8018568:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 801856a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801856c:	2b00      	cmp	r3, #0
 801856e:	d101      	bne.n	8018574 <pbuf_alloc+0x170>
        return NULL;
 8018570:	2300      	movs	r3, #0
 8018572:	e02b      	b.n	80185cc <pbuf_alloc+0x1c8>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8018574:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018576:	3310      	adds	r3, #16
 8018578:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801857a:	4413      	add	r3, r2
 801857c:	3303      	adds	r3, #3
 801857e:	f023 0303 	bic.w	r3, r3, #3
 8018582:	4618      	mov	r0, r3
 8018584:	88b9      	ldrh	r1, [r7, #4]
 8018586:	88ba      	ldrh	r2, [r7, #4]
 8018588:	2300      	movs	r3, #0
 801858a:	9301      	str	r3, [sp, #4]
 801858c:	887b      	ldrh	r3, [r7, #2]
 801858e:	9300      	str	r3, [sp, #0]
 8018590:	460b      	mov	r3, r1
 8018592:	4601      	mov	r1, r0
 8018594:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018596:	f7ff ff0b 	bl	80183b0 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 801859a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801859c:	685b      	ldr	r3, [r3, #4]
 801859e:	f003 0303 	and.w	r3, r3, #3
 80185a2:	2b00      	cmp	r3, #0
 80185a4:	d010      	beq.n	80185c8 <pbuf_alloc+0x1c4>
 80185a6:	4b0b      	ldr	r3, [pc, #44]	@ (80185d4 <pbuf_alloc+0x1d0>)
 80185a8:	f44f 7291 	mov.w	r2, #290	@ 0x122
 80185ac:	490d      	ldr	r1, [pc, #52]	@ (80185e4 <pbuf_alloc+0x1e0>)
 80185ae:	480b      	ldr	r0, [pc, #44]	@ (80185dc <pbuf_alloc+0x1d8>)
 80185b0:	f004 fd8c 	bl	801d0cc <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80185b4:	e008      	b.n	80185c8 <pbuf_alloc+0x1c4>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80185b6:	4b07      	ldr	r3, [pc, #28]	@ (80185d4 <pbuf_alloc+0x1d0>)
 80185b8:	f240 1227 	movw	r2, #295	@ 0x127
 80185bc:	490a      	ldr	r1, [pc, #40]	@ (80185e8 <pbuf_alloc+0x1e4>)
 80185be:	4807      	ldr	r0, [pc, #28]	@ (80185dc <pbuf_alloc+0x1d8>)
 80185c0:	f004 fd84 	bl	801d0cc <iprintf>
      return NULL;
 80185c4:	2300      	movs	r3, #0
 80185c6:	e001      	b.n	80185cc <pbuf_alloc+0x1c8>
      break;
 80185c8:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80185ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80185cc:	4618      	mov	r0, r3
 80185ce:	3728      	adds	r7, #40	@ 0x28
 80185d0:	46bd      	mov	sp, r7
 80185d2:	bd80      	pop	{r7, pc}
 80185d4:	080222e8 	.word	0x080222e8
 80185d8:	08022340 	.word	0x08022340
 80185dc:	08022370 	.word	0x08022370
 80185e0:	08022398 	.word	0x08022398
 80185e4:	080223cc 	.word	0x080223cc
 80185e8:	080223f8 	.word	0x080223f8

080185ec <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80185ec:	b580      	push	{r7, lr}
 80185ee:	b086      	sub	sp, #24
 80185f0:	af02      	add	r7, sp, #8
 80185f2:	6078      	str	r0, [r7, #4]
 80185f4:	460b      	mov	r3, r1
 80185f6:	807b      	strh	r3, [r7, #2]
 80185f8:	4613      	mov	r3, r2
 80185fa:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80185fc:	883b      	ldrh	r3, [r7, #0]
 80185fe:	2b41      	cmp	r3, #65	@ 0x41
 8018600:	d009      	beq.n	8018616 <pbuf_alloc_reference+0x2a>
 8018602:	883b      	ldrh	r3, [r7, #0]
 8018604:	2b01      	cmp	r3, #1
 8018606:	d006      	beq.n	8018616 <pbuf_alloc_reference+0x2a>
 8018608:	4b0f      	ldr	r3, [pc, #60]	@ (8018648 <pbuf_alloc_reference+0x5c>)
 801860a:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 801860e:	490f      	ldr	r1, [pc, #60]	@ (801864c <pbuf_alloc_reference+0x60>)
 8018610:	480f      	ldr	r0, [pc, #60]	@ (8018650 <pbuf_alloc_reference+0x64>)
 8018612:	f004 fd5b 	bl	801d0cc <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8018616:	2008      	movs	r0, #8
 8018618:	f7ff fa52 	bl	8017ac0 <memp_malloc>
 801861c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801861e:	68fb      	ldr	r3, [r7, #12]
 8018620:	2b00      	cmp	r3, #0
 8018622:	d101      	bne.n	8018628 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8018624:	2300      	movs	r3, #0
 8018626:	e00b      	b.n	8018640 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8018628:	8879      	ldrh	r1, [r7, #2]
 801862a:	887a      	ldrh	r2, [r7, #2]
 801862c:	2300      	movs	r3, #0
 801862e:	9301      	str	r3, [sp, #4]
 8018630:	883b      	ldrh	r3, [r7, #0]
 8018632:	9300      	str	r3, [sp, #0]
 8018634:	460b      	mov	r3, r1
 8018636:	6879      	ldr	r1, [r7, #4]
 8018638:	68f8      	ldr	r0, [r7, #12]
 801863a:	f7ff feb9 	bl	80183b0 <pbuf_init_alloced_pbuf>
  return p;
 801863e:	68fb      	ldr	r3, [r7, #12]
}
 8018640:	4618      	mov	r0, r3
 8018642:	3710      	adds	r7, #16
 8018644:	46bd      	mov	sp, r7
 8018646:	bd80      	pop	{r7, pc}
 8018648:	080222e8 	.word	0x080222e8
 801864c:	08022414 	.word	0x08022414
 8018650:	08022370 	.word	0x08022370

08018654 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8018654:	b580      	push	{r7, lr}
 8018656:	b088      	sub	sp, #32
 8018658:	af02      	add	r7, sp, #8
 801865a:	607b      	str	r3, [r7, #4]
 801865c:	4603      	mov	r3, r0
 801865e:	73fb      	strb	r3, [r7, #15]
 8018660:	460b      	mov	r3, r1
 8018662:	81bb      	strh	r3, [r7, #12]
 8018664:	4613      	mov	r3, r2
 8018666:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8018668:	7bfb      	ldrb	r3, [r7, #15]
 801866a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801866c:	8a7b      	ldrh	r3, [r7, #18]
 801866e:	3303      	adds	r3, #3
 8018670:	f023 0203 	bic.w	r2, r3, #3
 8018674:	89bb      	ldrh	r3, [r7, #12]
 8018676:	441a      	add	r2, r3
 8018678:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801867a:	429a      	cmp	r2, r3
 801867c:	d901      	bls.n	8018682 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801867e:	2300      	movs	r3, #0
 8018680:	e018      	b.n	80186b4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8018682:	6a3b      	ldr	r3, [r7, #32]
 8018684:	2b00      	cmp	r3, #0
 8018686:	d007      	beq.n	8018698 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8018688:	8a7b      	ldrh	r3, [r7, #18]
 801868a:	3303      	adds	r3, #3
 801868c:	f023 0303 	bic.w	r3, r3, #3
 8018690:	6a3a      	ldr	r2, [r7, #32]
 8018692:	4413      	add	r3, r2
 8018694:	617b      	str	r3, [r7, #20]
 8018696:	e001      	b.n	801869c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8018698:	2300      	movs	r3, #0
 801869a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 801869c:	6878      	ldr	r0, [r7, #4]
 801869e:	89b9      	ldrh	r1, [r7, #12]
 80186a0:	89ba      	ldrh	r2, [r7, #12]
 80186a2:	2302      	movs	r3, #2
 80186a4:	9301      	str	r3, [sp, #4]
 80186a6:	897b      	ldrh	r3, [r7, #10]
 80186a8:	9300      	str	r3, [sp, #0]
 80186aa:	460b      	mov	r3, r1
 80186ac:	6979      	ldr	r1, [r7, #20]
 80186ae:	f7ff fe7f 	bl	80183b0 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80186b2:	687b      	ldr	r3, [r7, #4]
}
 80186b4:	4618      	mov	r0, r3
 80186b6:	3718      	adds	r7, #24
 80186b8:	46bd      	mov	sp, r7
 80186ba:	bd80      	pop	{r7, pc}

080186bc <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80186bc:	b580      	push	{r7, lr}
 80186be:	b084      	sub	sp, #16
 80186c0:	af00      	add	r7, sp, #0
 80186c2:	6078      	str	r0, [r7, #4]
 80186c4:	460b      	mov	r3, r1
 80186c6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80186c8:	687b      	ldr	r3, [r7, #4]
 80186ca:	2b00      	cmp	r3, #0
 80186cc:	d106      	bne.n	80186dc <pbuf_realloc+0x20>
 80186ce:	4b3a      	ldr	r3, [pc, #232]	@ (80187b8 <pbuf_realloc+0xfc>)
 80186d0:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 80186d4:	4939      	ldr	r1, [pc, #228]	@ (80187bc <pbuf_realloc+0x100>)
 80186d6:	483a      	ldr	r0, [pc, #232]	@ (80187c0 <pbuf_realloc+0x104>)
 80186d8:	f004 fcf8 	bl	801d0cc <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80186dc:	687b      	ldr	r3, [r7, #4]
 80186de:	891b      	ldrh	r3, [r3, #8]
 80186e0:	887a      	ldrh	r2, [r7, #2]
 80186e2:	429a      	cmp	r2, r3
 80186e4:	d263      	bcs.n	80187ae <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80186e6:	687b      	ldr	r3, [r7, #4]
 80186e8:	891a      	ldrh	r2, [r3, #8]
 80186ea:	887b      	ldrh	r3, [r7, #2]
 80186ec:	1ad3      	subs	r3, r2, r3
 80186ee:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80186f0:	887b      	ldrh	r3, [r7, #2]
 80186f2:	817b      	strh	r3, [r7, #10]
  q = p;
 80186f4:	687b      	ldr	r3, [r7, #4]
 80186f6:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80186f8:	e018      	b.n	801872c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80186fa:	68fb      	ldr	r3, [r7, #12]
 80186fc:	895b      	ldrh	r3, [r3, #10]
 80186fe:	897a      	ldrh	r2, [r7, #10]
 8018700:	1ad3      	subs	r3, r2, r3
 8018702:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8018704:	68fb      	ldr	r3, [r7, #12]
 8018706:	891a      	ldrh	r2, [r3, #8]
 8018708:	893b      	ldrh	r3, [r7, #8]
 801870a:	1ad3      	subs	r3, r2, r3
 801870c:	b29a      	uxth	r2, r3
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8018712:	68fb      	ldr	r3, [r7, #12]
 8018714:	681b      	ldr	r3, [r3, #0]
 8018716:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8018718:	68fb      	ldr	r3, [r7, #12]
 801871a:	2b00      	cmp	r3, #0
 801871c:	d106      	bne.n	801872c <pbuf_realloc+0x70>
 801871e:	4b26      	ldr	r3, [pc, #152]	@ (80187b8 <pbuf_realloc+0xfc>)
 8018720:	f240 12af 	movw	r2, #431	@ 0x1af
 8018724:	4927      	ldr	r1, [pc, #156]	@ (80187c4 <pbuf_realloc+0x108>)
 8018726:	4826      	ldr	r0, [pc, #152]	@ (80187c0 <pbuf_realloc+0x104>)
 8018728:	f004 fcd0 	bl	801d0cc <iprintf>
  while (rem_len > q->len) {
 801872c:	68fb      	ldr	r3, [r7, #12]
 801872e:	895b      	ldrh	r3, [r3, #10]
 8018730:	897a      	ldrh	r2, [r7, #10]
 8018732:	429a      	cmp	r2, r3
 8018734:	d8e1      	bhi.n	80186fa <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8018736:	68fb      	ldr	r3, [r7, #12]
 8018738:	7b1b      	ldrb	r3, [r3, #12]
 801873a:	f003 030f 	and.w	r3, r3, #15
 801873e:	2b00      	cmp	r3, #0
 8018740:	d121      	bne.n	8018786 <pbuf_realloc+0xca>
 8018742:	68fb      	ldr	r3, [r7, #12]
 8018744:	895b      	ldrh	r3, [r3, #10]
 8018746:	897a      	ldrh	r2, [r7, #10]
 8018748:	429a      	cmp	r2, r3
 801874a:	d01c      	beq.n	8018786 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801874c:	68fb      	ldr	r3, [r7, #12]
 801874e:	7b5b      	ldrb	r3, [r3, #13]
 8018750:	f003 0302 	and.w	r3, r3, #2
 8018754:	2b00      	cmp	r3, #0
 8018756:	d116      	bne.n	8018786 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8018758:	68fb      	ldr	r3, [r7, #12]
 801875a:	685a      	ldr	r2, [r3, #4]
 801875c:	68fb      	ldr	r3, [r7, #12]
 801875e:	1ad3      	subs	r3, r2, r3
 8018760:	b29a      	uxth	r2, r3
 8018762:	897b      	ldrh	r3, [r7, #10]
 8018764:	4413      	add	r3, r2
 8018766:	b29b      	uxth	r3, r3
 8018768:	4619      	mov	r1, r3
 801876a:	68f8      	ldr	r0, [r7, #12]
 801876c:	f7fe fefa 	bl	8017564 <mem_trim>
 8018770:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8018772:	68fb      	ldr	r3, [r7, #12]
 8018774:	2b00      	cmp	r3, #0
 8018776:	d106      	bne.n	8018786 <pbuf_realloc+0xca>
 8018778:	4b0f      	ldr	r3, [pc, #60]	@ (80187b8 <pbuf_realloc+0xfc>)
 801877a:	f240 12bd 	movw	r2, #445	@ 0x1bd
 801877e:	4912      	ldr	r1, [pc, #72]	@ (80187c8 <pbuf_realloc+0x10c>)
 8018780:	480f      	ldr	r0, [pc, #60]	@ (80187c0 <pbuf_realloc+0x104>)
 8018782:	f004 fca3 	bl	801d0cc <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8018786:	68fb      	ldr	r3, [r7, #12]
 8018788:	897a      	ldrh	r2, [r7, #10]
 801878a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 801878c:	68fb      	ldr	r3, [r7, #12]
 801878e:	895a      	ldrh	r2, [r3, #10]
 8018790:	68fb      	ldr	r3, [r7, #12]
 8018792:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8018794:	68fb      	ldr	r3, [r7, #12]
 8018796:	681b      	ldr	r3, [r3, #0]
 8018798:	2b00      	cmp	r3, #0
 801879a:	d004      	beq.n	80187a6 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 801879c:	68fb      	ldr	r3, [r7, #12]
 801879e:	681b      	ldr	r3, [r3, #0]
 80187a0:	4618      	mov	r0, r3
 80187a2:	f000 f911 	bl	80189c8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80187a6:	68fb      	ldr	r3, [r7, #12]
 80187a8:	2200      	movs	r2, #0
 80187aa:	601a      	str	r2, [r3, #0]
 80187ac:	e000      	b.n	80187b0 <pbuf_realloc+0xf4>
    return;
 80187ae:	bf00      	nop

}
 80187b0:	3710      	adds	r7, #16
 80187b2:	46bd      	mov	sp, r7
 80187b4:	bd80      	pop	{r7, pc}
 80187b6:	bf00      	nop
 80187b8:	080222e8 	.word	0x080222e8
 80187bc:	08022428 	.word	0x08022428
 80187c0:	08022370 	.word	0x08022370
 80187c4:	08022440 	.word	0x08022440
 80187c8:	08022458 	.word	0x08022458

080187cc <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80187cc:	b580      	push	{r7, lr}
 80187ce:	b086      	sub	sp, #24
 80187d0:	af00      	add	r7, sp, #0
 80187d2:	60f8      	str	r0, [r7, #12]
 80187d4:	60b9      	str	r1, [r7, #8]
 80187d6:	4613      	mov	r3, r2
 80187d8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80187da:	68fb      	ldr	r3, [r7, #12]
 80187dc:	2b00      	cmp	r3, #0
 80187de:	d106      	bne.n	80187ee <pbuf_add_header_impl+0x22>
 80187e0:	4b2b      	ldr	r3, [pc, #172]	@ (8018890 <pbuf_add_header_impl+0xc4>)
 80187e2:	f240 12df 	movw	r2, #479	@ 0x1df
 80187e6:	492b      	ldr	r1, [pc, #172]	@ (8018894 <pbuf_add_header_impl+0xc8>)
 80187e8:	482b      	ldr	r0, [pc, #172]	@ (8018898 <pbuf_add_header_impl+0xcc>)
 80187ea:	f004 fc6f 	bl	801d0cc <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80187ee:	68fb      	ldr	r3, [r7, #12]
 80187f0:	2b00      	cmp	r3, #0
 80187f2:	d003      	beq.n	80187fc <pbuf_add_header_impl+0x30>
 80187f4:	68bb      	ldr	r3, [r7, #8]
 80187f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80187fa:	d301      	bcc.n	8018800 <pbuf_add_header_impl+0x34>
    return 1;
 80187fc:	2301      	movs	r3, #1
 80187fe:	e043      	b.n	8018888 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8018800:	68bb      	ldr	r3, [r7, #8]
 8018802:	2b00      	cmp	r3, #0
 8018804:	d101      	bne.n	801880a <pbuf_add_header_impl+0x3e>
    return 0;
 8018806:	2300      	movs	r3, #0
 8018808:	e03e      	b.n	8018888 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801880a:	68bb      	ldr	r3, [r7, #8]
 801880c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801880e:	68fb      	ldr	r3, [r7, #12]
 8018810:	891a      	ldrh	r2, [r3, #8]
 8018812:	8a7b      	ldrh	r3, [r7, #18]
 8018814:	4413      	add	r3, r2
 8018816:	b29b      	uxth	r3, r3
 8018818:	8a7a      	ldrh	r2, [r7, #18]
 801881a:	429a      	cmp	r2, r3
 801881c:	d901      	bls.n	8018822 <pbuf_add_header_impl+0x56>
    return 1;
 801881e:	2301      	movs	r3, #1
 8018820:	e032      	b.n	8018888 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8018822:	68fb      	ldr	r3, [r7, #12]
 8018824:	7b1b      	ldrb	r3, [r3, #12]
 8018826:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8018828:	8a3b      	ldrh	r3, [r7, #16]
 801882a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801882e:	2b00      	cmp	r3, #0
 8018830:	d00c      	beq.n	801884c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8018832:	68fb      	ldr	r3, [r7, #12]
 8018834:	685a      	ldr	r2, [r3, #4]
 8018836:	68bb      	ldr	r3, [r7, #8]
 8018838:	425b      	negs	r3, r3
 801883a:	4413      	add	r3, r2
 801883c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801883e:	68fb      	ldr	r3, [r7, #12]
 8018840:	3310      	adds	r3, #16
 8018842:	697a      	ldr	r2, [r7, #20]
 8018844:	429a      	cmp	r2, r3
 8018846:	d20d      	bcs.n	8018864 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8018848:	2301      	movs	r3, #1
 801884a:	e01d      	b.n	8018888 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 801884c:	79fb      	ldrb	r3, [r7, #7]
 801884e:	2b00      	cmp	r3, #0
 8018850:	d006      	beq.n	8018860 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8018852:	68fb      	ldr	r3, [r7, #12]
 8018854:	685a      	ldr	r2, [r3, #4]
 8018856:	68bb      	ldr	r3, [r7, #8]
 8018858:	425b      	negs	r3, r3
 801885a:	4413      	add	r3, r2
 801885c:	617b      	str	r3, [r7, #20]
 801885e:	e001      	b.n	8018864 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8018860:	2301      	movs	r3, #1
 8018862:	e011      	b.n	8018888 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8018864:	68fb      	ldr	r3, [r7, #12]
 8018866:	697a      	ldr	r2, [r7, #20]
 8018868:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801886a:	68fb      	ldr	r3, [r7, #12]
 801886c:	895a      	ldrh	r2, [r3, #10]
 801886e:	8a7b      	ldrh	r3, [r7, #18]
 8018870:	4413      	add	r3, r2
 8018872:	b29a      	uxth	r2, r3
 8018874:	68fb      	ldr	r3, [r7, #12]
 8018876:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8018878:	68fb      	ldr	r3, [r7, #12]
 801887a:	891a      	ldrh	r2, [r3, #8]
 801887c:	8a7b      	ldrh	r3, [r7, #18]
 801887e:	4413      	add	r3, r2
 8018880:	b29a      	uxth	r2, r3
 8018882:	68fb      	ldr	r3, [r7, #12]
 8018884:	811a      	strh	r2, [r3, #8]


  return 0;
 8018886:	2300      	movs	r3, #0
}
 8018888:	4618      	mov	r0, r3
 801888a:	3718      	adds	r7, #24
 801888c:	46bd      	mov	sp, r7
 801888e:	bd80      	pop	{r7, pc}
 8018890:	080222e8 	.word	0x080222e8
 8018894:	08022474 	.word	0x08022474
 8018898:	08022370 	.word	0x08022370

0801889c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 801889c:	b580      	push	{r7, lr}
 801889e:	b082      	sub	sp, #8
 80188a0:	af00      	add	r7, sp, #0
 80188a2:	6078      	str	r0, [r7, #4]
 80188a4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80188a6:	2200      	movs	r2, #0
 80188a8:	6839      	ldr	r1, [r7, #0]
 80188aa:	6878      	ldr	r0, [r7, #4]
 80188ac:	f7ff ff8e 	bl	80187cc <pbuf_add_header_impl>
 80188b0:	4603      	mov	r3, r0
}
 80188b2:	4618      	mov	r0, r3
 80188b4:	3708      	adds	r7, #8
 80188b6:	46bd      	mov	sp, r7
 80188b8:	bd80      	pop	{r7, pc}
	...

080188bc <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80188bc:	b580      	push	{r7, lr}
 80188be:	b084      	sub	sp, #16
 80188c0:	af00      	add	r7, sp, #0
 80188c2:	6078      	str	r0, [r7, #4]
 80188c4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80188c6:	687b      	ldr	r3, [r7, #4]
 80188c8:	2b00      	cmp	r3, #0
 80188ca:	d106      	bne.n	80188da <pbuf_remove_header+0x1e>
 80188cc:	4b20      	ldr	r3, [pc, #128]	@ (8018950 <pbuf_remove_header+0x94>)
 80188ce:	f240 224b 	movw	r2, #587	@ 0x24b
 80188d2:	4920      	ldr	r1, [pc, #128]	@ (8018954 <pbuf_remove_header+0x98>)
 80188d4:	4820      	ldr	r0, [pc, #128]	@ (8018958 <pbuf_remove_header+0x9c>)
 80188d6:	f004 fbf9 	bl	801d0cc <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80188da:	687b      	ldr	r3, [r7, #4]
 80188dc:	2b00      	cmp	r3, #0
 80188de:	d003      	beq.n	80188e8 <pbuf_remove_header+0x2c>
 80188e0:	683b      	ldr	r3, [r7, #0]
 80188e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80188e6:	d301      	bcc.n	80188ec <pbuf_remove_header+0x30>
    return 1;
 80188e8:	2301      	movs	r3, #1
 80188ea:	e02c      	b.n	8018946 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80188ec:	683b      	ldr	r3, [r7, #0]
 80188ee:	2b00      	cmp	r3, #0
 80188f0:	d101      	bne.n	80188f6 <pbuf_remove_header+0x3a>
    return 0;
 80188f2:	2300      	movs	r3, #0
 80188f4:	e027      	b.n	8018946 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80188f6:	683b      	ldr	r3, [r7, #0]
 80188f8:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80188fa:	687b      	ldr	r3, [r7, #4]
 80188fc:	895b      	ldrh	r3, [r3, #10]
 80188fe:	89fa      	ldrh	r2, [r7, #14]
 8018900:	429a      	cmp	r2, r3
 8018902:	d908      	bls.n	8018916 <pbuf_remove_header+0x5a>
 8018904:	4b12      	ldr	r3, [pc, #72]	@ (8018950 <pbuf_remove_header+0x94>)
 8018906:	f240 2255 	movw	r2, #597	@ 0x255
 801890a:	4914      	ldr	r1, [pc, #80]	@ (801895c <pbuf_remove_header+0xa0>)
 801890c:	4812      	ldr	r0, [pc, #72]	@ (8018958 <pbuf_remove_header+0x9c>)
 801890e:	f004 fbdd 	bl	801d0cc <iprintf>
 8018912:	2301      	movs	r3, #1
 8018914:	e017      	b.n	8018946 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8018916:	687b      	ldr	r3, [r7, #4]
 8018918:	685b      	ldr	r3, [r3, #4]
 801891a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801891c:	687b      	ldr	r3, [r7, #4]
 801891e:	685a      	ldr	r2, [r3, #4]
 8018920:	683b      	ldr	r3, [r7, #0]
 8018922:	441a      	add	r2, r3
 8018924:	687b      	ldr	r3, [r7, #4]
 8018926:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8018928:	687b      	ldr	r3, [r7, #4]
 801892a:	895a      	ldrh	r2, [r3, #10]
 801892c:	89fb      	ldrh	r3, [r7, #14]
 801892e:	1ad3      	subs	r3, r2, r3
 8018930:	b29a      	uxth	r2, r3
 8018932:	687b      	ldr	r3, [r7, #4]
 8018934:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8018936:	687b      	ldr	r3, [r7, #4]
 8018938:	891a      	ldrh	r2, [r3, #8]
 801893a:	89fb      	ldrh	r3, [r7, #14]
 801893c:	1ad3      	subs	r3, r2, r3
 801893e:	b29a      	uxth	r2, r3
 8018940:	687b      	ldr	r3, [r7, #4]
 8018942:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8018944:	2300      	movs	r3, #0
}
 8018946:	4618      	mov	r0, r3
 8018948:	3710      	adds	r7, #16
 801894a:	46bd      	mov	sp, r7
 801894c:	bd80      	pop	{r7, pc}
 801894e:	bf00      	nop
 8018950:	080222e8 	.word	0x080222e8
 8018954:	08022474 	.word	0x08022474
 8018958:	08022370 	.word	0x08022370
 801895c:	08022480 	.word	0x08022480

08018960 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8018960:	b580      	push	{r7, lr}
 8018962:	b082      	sub	sp, #8
 8018964:	af00      	add	r7, sp, #0
 8018966:	6078      	str	r0, [r7, #4]
 8018968:	460b      	mov	r3, r1
 801896a:	807b      	strh	r3, [r7, #2]
 801896c:	4613      	mov	r3, r2
 801896e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8018970:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018974:	2b00      	cmp	r3, #0
 8018976:	da08      	bge.n	801898a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8018978:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801897c:	425b      	negs	r3, r3
 801897e:	4619      	mov	r1, r3
 8018980:	6878      	ldr	r0, [r7, #4]
 8018982:	f7ff ff9b 	bl	80188bc <pbuf_remove_header>
 8018986:	4603      	mov	r3, r0
 8018988:	e007      	b.n	801899a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801898a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801898e:	787a      	ldrb	r2, [r7, #1]
 8018990:	4619      	mov	r1, r3
 8018992:	6878      	ldr	r0, [r7, #4]
 8018994:	f7ff ff1a 	bl	80187cc <pbuf_add_header_impl>
 8018998:	4603      	mov	r3, r0
  }
}
 801899a:	4618      	mov	r0, r3
 801899c:	3708      	adds	r7, #8
 801899e:	46bd      	mov	sp, r7
 80189a0:	bd80      	pop	{r7, pc}

080189a2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80189a2:	b580      	push	{r7, lr}
 80189a4:	b082      	sub	sp, #8
 80189a6:	af00      	add	r7, sp, #0
 80189a8:	6078      	str	r0, [r7, #4]
 80189aa:	460b      	mov	r3, r1
 80189ac:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80189ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80189b2:	2201      	movs	r2, #1
 80189b4:	4619      	mov	r1, r3
 80189b6:	6878      	ldr	r0, [r7, #4]
 80189b8:	f7ff ffd2 	bl	8018960 <pbuf_header_impl>
 80189bc:	4603      	mov	r3, r0
}
 80189be:	4618      	mov	r0, r3
 80189c0:	3708      	adds	r7, #8
 80189c2:	46bd      	mov	sp, r7
 80189c4:	bd80      	pop	{r7, pc}
	...

080189c8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80189c8:	b580      	push	{r7, lr}
 80189ca:	b088      	sub	sp, #32
 80189cc:	af00      	add	r7, sp, #0
 80189ce:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80189d0:	687b      	ldr	r3, [r7, #4]
 80189d2:	2b00      	cmp	r3, #0
 80189d4:	d10b      	bne.n	80189ee <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80189d6:	687b      	ldr	r3, [r7, #4]
 80189d8:	2b00      	cmp	r3, #0
 80189da:	d106      	bne.n	80189ea <pbuf_free+0x22>
 80189dc:	4b3b      	ldr	r3, [pc, #236]	@ (8018acc <pbuf_free+0x104>)
 80189de:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80189e2:	493b      	ldr	r1, [pc, #236]	@ (8018ad0 <pbuf_free+0x108>)
 80189e4:	483b      	ldr	r0, [pc, #236]	@ (8018ad4 <pbuf_free+0x10c>)
 80189e6:	f004 fb71 	bl	801d0cc <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80189ea:	2300      	movs	r3, #0
 80189ec:	e069      	b.n	8018ac2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80189ee:	2300      	movs	r3, #0
 80189f0:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80189f2:	e062      	b.n	8018aba <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80189f4:	f001 fc7a 	bl	801a2ec <sys_arch_protect>
 80189f8:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80189fa:	687b      	ldr	r3, [r7, #4]
 80189fc:	7b9b      	ldrb	r3, [r3, #14]
 80189fe:	2b00      	cmp	r3, #0
 8018a00:	d106      	bne.n	8018a10 <pbuf_free+0x48>
 8018a02:	4b32      	ldr	r3, [pc, #200]	@ (8018acc <pbuf_free+0x104>)
 8018a04:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8018a08:	4933      	ldr	r1, [pc, #204]	@ (8018ad8 <pbuf_free+0x110>)
 8018a0a:	4832      	ldr	r0, [pc, #200]	@ (8018ad4 <pbuf_free+0x10c>)
 8018a0c:	f004 fb5e 	bl	801d0cc <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8018a10:	687b      	ldr	r3, [r7, #4]
 8018a12:	7b9b      	ldrb	r3, [r3, #14]
 8018a14:	3b01      	subs	r3, #1
 8018a16:	b2da      	uxtb	r2, r3
 8018a18:	687b      	ldr	r3, [r7, #4]
 8018a1a:	739a      	strb	r2, [r3, #14]
 8018a1c:	687b      	ldr	r3, [r7, #4]
 8018a1e:	7b9b      	ldrb	r3, [r3, #14]
 8018a20:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8018a22:	69b8      	ldr	r0, [r7, #24]
 8018a24:	f001 fc70 	bl	801a308 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8018a28:	7dfb      	ldrb	r3, [r7, #23]
 8018a2a:	2b00      	cmp	r3, #0
 8018a2c:	d143      	bne.n	8018ab6 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8018a2e:	687b      	ldr	r3, [r7, #4]
 8018a30:	681b      	ldr	r3, [r3, #0]
 8018a32:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8018a34:	687b      	ldr	r3, [r7, #4]
 8018a36:	7b1b      	ldrb	r3, [r3, #12]
 8018a38:	f003 030f 	and.w	r3, r3, #15
 8018a3c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8018a3e:	687b      	ldr	r3, [r7, #4]
 8018a40:	7b5b      	ldrb	r3, [r3, #13]
 8018a42:	f003 0302 	and.w	r3, r3, #2
 8018a46:	2b00      	cmp	r3, #0
 8018a48:	d011      	beq.n	8018a6e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8018a4a:	687b      	ldr	r3, [r7, #4]
 8018a4c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8018a4e:	68bb      	ldr	r3, [r7, #8]
 8018a50:	691b      	ldr	r3, [r3, #16]
 8018a52:	2b00      	cmp	r3, #0
 8018a54:	d106      	bne.n	8018a64 <pbuf_free+0x9c>
 8018a56:	4b1d      	ldr	r3, [pc, #116]	@ (8018acc <pbuf_free+0x104>)
 8018a58:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8018a5c:	491f      	ldr	r1, [pc, #124]	@ (8018adc <pbuf_free+0x114>)
 8018a5e:	481d      	ldr	r0, [pc, #116]	@ (8018ad4 <pbuf_free+0x10c>)
 8018a60:	f004 fb34 	bl	801d0cc <iprintf>
        pc->custom_free_function(p);
 8018a64:	68bb      	ldr	r3, [r7, #8]
 8018a66:	691b      	ldr	r3, [r3, #16]
 8018a68:	6878      	ldr	r0, [r7, #4]
 8018a6a:	4798      	blx	r3
 8018a6c:	e01d      	b.n	8018aaa <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8018a6e:	7bfb      	ldrb	r3, [r7, #15]
 8018a70:	2b02      	cmp	r3, #2
 8018a72:	d104      	bne.n	8018a7e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8018a74:	6879      	ldr	r1, [r7, #4]
 8018a76:	2009      	movs	r0, #9
 8018a78:	f7ff f898 	bl	8017bac <memp_free>
 8018a7c:	e015      	b.n	8018aaa <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8018a7e:	7bfb      	ldrb	r3, [r7, #15]
 8018a80:	2b01      	cmp	r3, #1
 8018a82:	d104      	bne.n	8018a8e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8018a84:	6879      	ldr	r1, [r7, #4]
 8018a86:	2008      	movs	r0, #8
 8018a88:	f7ff f890 	bl	8017bac <memp_free>
 8018a8c:	e00d      	b.n	8018aaa <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8018a8e:	7bfb      	ldrb	r3, [r7, #15]
 8018a90:	2b00      	cmp	r3, #0
 8018a92:	d103      	bne.n	8018a9c <pbuf_free+0xd4>
          mem_free(p);
 8018a94:	6878      	ldr	r0, [r7, #4]
 8018a96:	f7fe fcd5 	bl	8017444 <mem_free>
 8018a9a:	e006      	b.n	8018aaa <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8018a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8018acc <pbuf_free+0x104>)
 8018a9e:	f240 320f 	movw	r2, #783	@ 0x30f
 8018aa2:	490f      	ldr	r1, [pc, #60]	@ (8018ae0 <pbuf_free+0x118>)
 8018aa4:	480b      	ldr	r0, [pc, #44]	@ (8018ad4 <pbuf_free+0x10c>)
 8018aa6:	f004 fb11 	bl	801d0cc <iprintf>
        }
      }
      count++;
 8018aaa:	7ffb      	ldrb	r3, [r7, #31]
 8018aac:	3301      	adds	r3, #1
 8018aae:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8018ab0:	693b      	ldr	r3, [r7, #16]
 8018ab2:	607b      	str	r3, [r7, #4]
 8018ab4:	e001      	b.n	8018aba <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8018ab6:	2300      	movs	r3, #0
 8018ab8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8018aba:	687b      	ldr	r3, [r7, #4]
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d199      	bne.n	80189f4 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8018ac0:	7ffb      	ldrb	r3, [r7, #31]
}
 8018ac2:	4618      	mov	r0, r3
 8018ac4:	3720      	adds	r7, #32
 8018ac6:	46bd      	mov	sp, r7
 8018ac8:	bd80      	pop	{r7, pc}
 8018aca:	bf00      	nop
 8018acc:	080222e8 	.word	0x080222e8
 8018ad0:	08022474 	.word	0x08022474
 8018ad4:	08022370 	.word	0x08022370
 8018ad8:	080224a0 	.word	0x080224a0
 8018adc:	080224b8 	.word	0x080224b8
 8018ae0:	080224dc 	.word	0x080224dc

08018ae4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8018ae4:	b480      	push	{r7}
 8018ae6:	b085      	sub	sp, #20
 8018ae8:	af00      	add	r7, sp, #0
 8018aea:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8018aec:	2300      	movs	r3, #0
 8018aee:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8018af0:	e005      	b.n	8018afe <pbuf_clen+0x1a>
    ++len;
 8018af2:	89fb      	ldrh	r3, [r7, #14]
 8018af4:	3301      	adds	r3, #1
 8018af6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8018af8:	687b      	ldr	r3, [r7, #4]
 8018afa:	681b      	ldr	r3, [r3, #0]
 8018afc:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8018afe:	687b      	ldr	r3, [r7, #4]
 8018b00:	2b00      	cmp	r3, #0
 8018b02:	d1f6      	bne.n	8018af2 <pbuf_clen+0xe>
  }
  return len;
 8018b04:	89fb      	ldrh	r3, [r7, #14]
}
 8018b06:	4618      	mov	r0, r3
 8018b08:	3714      	adds	r7, #20
 8018b0a:	46bd      	mov	sp, r7
 8018b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b10:	4770      	bx	lr
	...

08018b14 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8018b14:	b580      	push	{r7, lr}
 8018b16:	b084      	sub	sp, #16
 8018b18:	af00      	add	r7, sp, #0
 8018b1a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8018b1c:	687b      	ldr	r3, [r7, #4]
 8018b1e:	2b00      	cmp	r3, #0
 8018b20:	d016      	beq.n	8018b50 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8018b22:	f001 fbe3 	bl	801a2ec <sys_arch_protect>
 8018b26:	60f8      	str	r0, [r7, #12]
 8018b28:	687b      	ldr	r3, [r7, #4]
 8018b2a:	7b9b      	ldrb	r3, [r3, #14]
 8018b2c:	3301      	adds	r3, #1
 8018b2e:	b2da      	uxtb	r2, r3
 8018b30:	687b      	ldr	r3, [r7, #4]
 8018b32:	739a      	strb	r2, [r3, #14]
 8018b34:	68f8      	ldr	r0, [r7, #12]
 8018b36:	f001 fbe7 	bl	801a308 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8018b3a:	687b      	ldr	r3, [r7, #4]
 8018b3c:	7b9b      	ldrb	r3, [r3, #14]
 8018b3e:	2b00      	cmp	r3, #0
 8018b40:	d106      	bne.n	8018b50 <pbuf_ref+0x3c>
 8018b42:	4b05      	ldr	r3, [pc, #20]	@ (8018b58 <pbuf_ref+0x44>)
 8018b44:	f240 3242 	movw	r2, #834	@ 0x342
 8018b48:	4904      	ldr	r1, [pc, #16]	@ (8018b5c <pbuf_ref+0x48>)
 8018b4a:	4805      	ldr	r0, [pc, #20]	@ (8018b60 <pbuf_ref+0x4c>)
 8018b4c:	f004 fabe 	bl	801d0cc <iprintf>
  }
}
 8018b50:	bf00      	nop
 8018b52:	3710      	adds	r7, #16
 8018b54:	46bd      	mov	sp, r7
 8018b56:	bd80      	pop	{r7, pc}
 8018b58:	080222e8 	.word	0x080222e8
 8018b5c:	080224f0 	.word	0x080224f0
 8018b60:	08022370 	.word	0x08022370

08018b64 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8018b64:	b580      	push	{r7, lr}
 8018b66:	b084      	sub	sp, #16
 8018b68:	af00      	add	r7, sp, #0
 8018b6a:	6078      	str	r0, [r7, #4]
 8018b6c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8018b6e:	687b      	ldr	r3, [r7, #4]
 8018b70:	2b00      	cmp	r3, #0
 8018b72:	d002      	beq.n	8018b7a <pbuf_cat+0x16>
 8018b74:	683b      	ldr	r3, [r7, #0]
 8018b76:	2b00      	cmp	r3, #0
 8018b78:	d107      	bne.n	8018b8a <pbuf_cat+0x26>
 8018b7a:	4b20      	ldr	r3, [pc, #128]	@ (8018bfc <pbuf_cat+0x98>)
 8018b7c:	f240 3259 	movw	r2, #857	@ 0x359
 8018b80:	491f      	ldr	r1, [pc, #124]	@ (8018c00 <pbuf_cat+0x9c>)
 8018b82:	4820      	ldr	r0, [pc, #128]	@ (8018c04 <pbuf_cat+0xa0>)
 8018b84:	f004 faa2 	bl	801d0cc <iprintf>
 8018b88:	e034      	b.n	8018bf4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8018b8a:	687b      	ldr	r3, [r7, #4]
 8018b8c:	60fb      	str	r3, [r7, #12]
 8018b8e:	e00a      	b.n	8018ba6 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8018b90:	68fb      	ldr	r3, [r7, #12]
 8018b92:	891a      	ldrh	r2, [r3, #8]
 8018b94:	683b      	ldr	r3, [r7, #0]
 8018b96:	891b      	ldrh	r3, [r3, #8]
 8018b98:	4413      	add	r3, r2
 8018b9a:	b29a      	uxth	r2, r3
 8018b9c:	68fb      	ldr	r3, [r7, #12]
 8018b9e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8018ba0:	68fb      	ldr	r3, [r7, #12]
 8018ba2:	681b      	ldr	r3, [r3, #0]
 8018ba4:	60fb      	str	r3, [r7, #12]
 8018ba6:	68fb      	ldr	r3, [r7, #12]
 8018ba8:	681b      	ldr	r3, [r3, #0]
 8018baa:	2b00      	cmp	r3, #0
 8018bac:	d1f0      	bne.n	8018b90 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8018bae:	68fb      	ldr	r3, [r7, #12]
 8018bb0:	891a      	ldrh	r2, [r3, #8]
 8018bb2:	68fb      	ldr	r3, [r7, #12]
 8018bb4:	895b      	ldrh	r3, [r3, #10]
 8018bb6:	429a      	cmp	r2, r3
 8018bb8:	d006      	beq.n	8018bc8 <pbuf_cat+0x64>
 8018bba:	4b10      	ldr	r3, [pc, #64]	@ (8018bfc <pbuf_cat+0x98>)
 8018bbc:	f240 3262 	movw	r2, #866	@ 0x362
 8018bc0:	4911      	ldr	r1, [pc, #68]	@ (8018c08 <pbuf_cat+0xa4>)
 8018bc2:	4810      	ldr	r0, [pc, #64]	@ (8018c04 <pbuf_cat+0xa0>)
 8018bc4:	f004 fa82 	bl	801d0cc <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8018bc8:	68fb      	ldr	r3, [r7, #12]
 8018bca:	681b      	ldr	r3, [r3, #0]
 8018bcc:	2b00      	cmp	r3, #0
 8018bce:	d006      	beq.n	8018bde <pbuf_cat+0x7a>
 8018bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8018bfc <pbuf_cat+0x98>)
 8018bd2:	f240 3263 	movw	r2, #867	@ 0x363
 8018bd6:	490d      	ldr	r1, [pc, #52]	@ (8018c0c <pbuf_cat+0xa8>)
 8018bd8:	480a      	ldr	r0, [pc, #40]	@ (8018c04 <pbuf_cat+0xa0>)
 8018bda:	f004 fa77 	bl	801d0cc <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8018bde:	68fb      	ldr	r3, [r7, #12]
 8018be0:	891a      	ldrh	r2, [r3, #8]
 8018be2:	683b      	ldr	r3, [r7, #0]
 8018be4:	891b      	ldrh	r3, [r3, #8]
 8018be6:	4413      	add	r3, r2
 8018be8:	b29a      	uxth	r2, r3
 8018bea:	68fb      	ldr	r3, [r7, #12]
 8018bec:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8018bee:	68fb      	ldr	r3, [r7, #12]
 8018bf0:	683a      	ldr	r2, [r7, #0]
 8018bf2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8018bf4:	3710      	adds	r7, #16
 8018bf6:	46bd      	mov	sp, r7
 8018bf8:	bd80      	pop	{r7, pc}
 8018bfa:	bf00      	nop
 8018bfc:	080222e8 	.word	0x080222e8
 8018c00:	08022504 	.word	0x08022504
 8018c04:	08022370 	.word	0x08022370
 8018c08:	0802253c 	.word	0x0802253c
 8018c0c:	0802256c 	.word	0x0802256c

08018c10 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8018c10:	b580      	push	{r7, lr}
 8018c12:	b082      	sub	sp, #8
 8018c14:	af00      	add	r7, sp, #0
 8018c16:	6078      	str	r0, [r7, #4]
 8018c18:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8018c1a:	6839      	ldr	r1, [r7, #0]
 8018c1c:	6878      	ldr	r0, [r7, #4]
 8018c1e:	f7ff ffa1 	bl	8018b64 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8018c22:	6838      	ldr	r0, [r7, #0]
 8018c24:	f7ff ff76 	bl	8018b14 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8018c28:	bf00      	nop
 8018c2a:	3708      	adds	r7, #8
 8018c2c:	46bd      	mov	sp, r7
 8018c2e:	bd80      	pop	{r7, pc}

08018c30 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8018c30:	b580      	push	{r7, lr}
 8018c32:	b086      	sub	sp, #24
 8018c34:	af00      	add	r7, sp, #0
 8018c36:	6078      	str	r0, [r7, #4]
 8018c38:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8018c3a:	2300      	movs	r3, #0
 8018c3c:	617b      	str	r3, [r7, #20]
 8018c3e:	2300      	movs	r3, #0
 8018c40:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8018c42:	687b      	ldr	r3, [r7, #4]
 8018c44:	2b00      	cmp	r3, #0
 8018c46:	d008      	beq.n	8018c5a <pbuf_copy+0x2a>
 8018c48:	683b      	ldr	r3, [r7, #0]
 8018c4a:	2b00      	cmp	r3, #0
 8018c4c:	d005      	beq.n	8018c5a <pbuf_copy+0x2a>
 8018c4e:	687b      	ldr	r3, [r7, #4]
 8018c50:	891a      	ldrh	r2, [r3, #8]
 8018c52:	683b      	ldr	r3, [r7, #0]
 8018c54:	891b      	ldrh	r3, [r3, #8]
 8018c56:	429a      	cmp	r2, r3
 8018c58:	d209      	bcs.n	8018c6e <pbuf_copy+0x3e>
 8018c5a:	4b57      	ldr	r3, [pc, #348]	@ (8018db8 <pbuf_copy+0x188>)
 8018c5c:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8018c60:	4956      	ldr	r1, [pc, #344]	@ (8018dbc <pbuf_copy+0x18c>)
 8018c62:	4857      	ldr	r0, [pc, #348]	@ (8018dc0 <pbuf_copy+0x190>)
 8018c64:	f004 fa32 	bl	801d0cc <iprintf>
 8018c68:	f06f 030f 	mvn.w	r3, #15
 8018c6c:	e09f      	b.n	8018dae <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8018c6e:	687b      	ldr	r3, [r7, #4]
 8018c70:	895b      	ldrh	r3, [r3, #10]
 8018c72:	461a      	mov	r2, r3
 8018c74:	697b      	ldr	r3, [r7, #20]
 8018c76:	1ad2      	subs	r2, r2, r3
 8018c78:	683b      	ldr	r3, [r7, #0]
 8018c7a:	895b      	ldrh	r3, [r3, #10]
 8018c7c:	4619      	mov	r1, r3
 8018c7e:	693b      	ldr	r3, [r7, #16]
 8018c80:	1acb      	subs	r3, r1, r3
 8018c82:	429a      	cmp	r2, r3
 8018c84:	d306      	bcc.n	8018c94 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8018c86:	683b      	ldr	r3, [r7, #0]
 8018c88:	895b      	ldrh	r3, [r3, #10]
 8018c8a:	461a      	mov	r2, r3
 8018c8c:	693b      	ldr	r3, [r7, #16]
 8018c8e:	1ad3      	subs	r3, r2, r3
 8018c90:	60fb      	str	r3, [r7, #12]
 8018c92:	e005      	b.n	8018ca0 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8018c94:	687b      	ldr	r3, [r7, #4]
 8018c96:	895b      	ldrh	r3, [r3, #10]
 8018c98:	461a      	mov	r2, r3
 8018c9a:	697b      	ldr	r3, [r7, #20]
 8018c9c:	1ad3      	subs	r3, r2, r3
 8018c9e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8018ca0:	687b      	ldr	r3, [r7, #4]
 8018ca2:	685a      	ldr	r2, [r3, #4]
 8018ca4:	697b      	ldr	r3, [r7, #20]
 8018ca6:	18d0      	adds	r0, r2, r3
 8018ca8:	683b      	ldr	r3, [r7, #0]
 8018caa:	685a      	ldr	r2, [r3, #4]
 8018cac:	693b      	ldr	r3, [r7, #16]
 8018cae:	4413      	add	r3, r2
 8018cb0:	68fa      	ldr	r2, [r7, #12]
 8018cb2:	4619      	mov	r1, r3
 8018cb4:	f004 fcd6 	bl	801d664 <memcpy>
    offset_to += len;
 8018cb8:	697a      	ldr	r2, [r7, #20]
 8018cba:	68fb      	ldr	r3, [r7, #12]
 8018cbc:	4413      	add	r3, r2
 8018cbe:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8018cc0:	693a      	ldr	r2, [r7, #16]
 8018cc2:	68fb      	ldr	r3, [r7, #12]
 8018cc4:	4413      	add	r3, r2
 8018cc6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8018cc8:	687b      	ldr	r3, [r7, #4]
 8018cca:	895b      	ldrh	r3, [r3, #10]
 8018ccc:	461a      	mov	r2, r3
 8018cce:	697b      	ldr	r3, [r7, #20]
 8018cd0:	4293      	cmp	r3, r2
 8018cd2:	d906      	bls.n	8018ce2 <pbuf_copy+0xb2>
 8018cd4:	4b38      	ldr	r3, [pc, #224]	@ (8018db8 <pbuf_copy+0x188>)
 8018cd6:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8018cda:	493a      	ldr	r1, [pc, #232]	@ (8018dc4 <pbuf_copy+0x194>)
 8018cdc:	4838      	ldr	r0, [pc, #224]	@ (8018dc0 <pbuf_copy+0x190>)
 8018cde:	f004 f9f5 	bl	801d0cc <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8018ce2:	683b      	ldr	r3, [r7, #0]
 8018ce4:	895b      	ldrh	r3, [r3, #10]
 8018ce6:	461a      	mov	r2, r3
 8018ce8:	693b      	ldr	r3, [r7, #16]
 8018cea:	4293      	cmp	r3, r2
 8018cec:	d906      	bls.n	8018cfc <pbuf_copy+0xcc>
 8018cee:	4b32      	ldr	r3, [pc, #200]	@ (8018db8 <pbuf_copy+0x188>)
 8018cf0:	f240 32da 	movw	r2, #986	@ 0x3da
 8018cf4:	4934      	ldr	r1, [pc, #208]	@ (8018dc8 <pbuf_copy+0x198>)
 8018cf6:	4832      	ldr	r0, [pc, #200]	@ (8018dc0 <pbuf_copy+0x190>)
 8018cf8:	f004 f9e8 	bl	801d0cc <iprintf>
    if (offset_from >= p_from->len) {
 8018cfc:	683b      	ldr	r3, [r7, #0]
 8018cfe:	895b      	ldrh	r3, [r3, #10]
 8018d00:	461a      	mov	r2, r3
 8018d02:	693b      	ldr	r3, [r7, #16]
 8018d04:	4293      	cmp	r3, r2
 8018d06:	d304      	bcc.n	8018d12 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8018d08:	2300      	movs	r3, #0
 8018d0a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8018d0c:	683b      	ldr	r3, [r7, #0]
 8018d0e:	681b      	ldr	r3, [r3, #0]
 8018d10:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8018d12:	687b      	ldr	r3, [r7, #4]
 8018d14:	895b      	ldrh	r3, [r3, #10]
 8018d16:	461a      	mov	r2, r3
 8018d18:	697b      	ldr	r3, [r7, #20]
 8018d1a:	4293      	cmp	r3, r2
 8018d1c:	d114      	bne.n	8018d48 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8018d1e:	2300      	movs	r3, #0
 8018d20:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8018d22:	687b      	ldr	r3, [r7, #4]
 8018d24:	681b      	ldr	r3, [r3, #0]
 8018d26:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8018d28:	687b      	ldr	r3, [r7, #4]
 8018d2a:	2b00      	cmp	r3, #0
 8018d2c:	d10c      	bne.n	8018d48 <pbuf_copy+0x118>
 8018d2e:	683b      	ldr	r3, [r7, #0]
 8018d30:	2b00      	cmp	r3, #0
 8018d32:	d009      	beq.n	8018d48 <pbuf_copy+0x118>
 8018d34:	4b20      	ldr	r3, [pc, #128]	@ (8018db8 <pbuf_copy+0x188>)
 8018d36:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8018d3a:	4924      	ldr	r1, [pc, #144]	@ (8018dcc <pbuf_copy+0x19c>)
 8018d3c:	4820      	ldr	r0, [pc, #128]	@ (8018dc0 <pbuf_copy+0x190>)
 8018d3e:	f004 f9c5 	bl	801d0cc <iprintf>
 8018d42:	f06f 030f 	mvn.w	r3, #15
 8018d46:	e032      	b.n	8018dae <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8018d48:	683b      	ldr	r3, [r7, #0]
 8018d4a:	2b00      	cmp	r3, #0
 8018d4c:	d013      	beq.n	8018d76 <pbuf_copy+0x146>
 8018d4e:	683b      	ldr	r3, [r7, #0]
 8018d50:	895a      	ldrh	r2, [r3, #10]
 8018d52:	683b      	ldr	r3, [r7, #0]
 8018d54:	891b      	ldrh	r3, [r3, #8]
 8018d56:	429a      	cmp	r2, r3
 8018d58:	d10d      	bne.n	8018d76 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8018d5a:	683b      	ldr	r3, [r7, #0]
 8018d5c:	681b      	ldr	r3, [r3, #0]
 8018d5e:	2b00      	cmp	r3, #0
 8018d60:	d009      	beq.n	8018d76 <pbuf_copy+0x146>
 8018d62:	4b15      	ldr	r3, [pc, #84]	@ (8018db8 <pbuf_copy+0x188>)
 8018d64:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8018d68:	4919      	ldr	r1, [pc, #100]	@ (8018dd0 <pbuf_copy+0x1a0>)
 8018d6a:	4815      	ldr	r0, [pc, #84]	@ (8018dc0 <pbuf_copy+0x190>)
 8018d6c:	f004 f9ae 	bl	801d0cc <iprintf>
 8018d70:	f06f 0305 	mvn.w	r3, #5
 8018d74:	e01b      	b.n	8018dae <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8018d76:	687b      	ldr	r3, [r7, #4]
 8018d78:	2b00      	cmp	r3, #0
 8018d7a:	d013      	beq.n	8018da4 <pbuf_copy+0x174>
 8018d7c:	687b      	ldr	r3, [r7, #4]
 8018d7e:	895a      	ldrh	r2, [r3, #10]
 8018d80:	687b      	ldr	r3, [r7, #4]
 8018d82:	891b      	ldrh	r3, [r3, #8]
 8018d84:	429a      	cmp	r2, r3
 8018d86:	d10d      	bne.n	8018da4 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8018d88:	687b      	ldr	r3, [r7, #4]
 8018d8a:	681b      	ldr	r3, [r3, #0]
 8018d8c:	2b00      	cmp	r3, #0
 8018d8e:	d009      	beq.n	8018da4 <pbuf_copy+0x174>
 8018d90:	4b09      	ldr	r3, [pc, #36]	@ (8018db8 <pbuf_copy+0x188>)
 8018d92:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8018d96:	490e      	ldr	r1, [pc, #56]	@ (8018dd0 <pbuf_copy+0x1a0>)
 8018d98:	4809      	ldr	r0, [pc, #36]	@ (8018dc0 <pbuf_copy+0x190>)
 8018d9a:	f004 f997 	bl	801d0cc <iprintf>
 8018d9e:	f06f 0305 	mvn.w	r3, #5
 8018da2:	e004      	b.n	8018dae <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8018da4:	683b      	ldr	r3, [r7, #0]
 8018da6:	2b00      	cmp	r3, #0
 8018da8:	f47f af61 	bne.w	8018c6e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8018dac:	2300      	movs	r3, #0
}
 8018dae:	4618      	mov	r0, r3
 8018db0:	3718      	adds	r7, #24
 8018db2:	46bd      	mov	sp, r7
 8018db4:	bd80      	pop	{r7, pc}
 8018db6:	bf00      	nop
 8018db8:	080222e8 	.word	0x080222e8
 8018dbc:	080225b8 	.word	0x080225b8
 8018dc0:	08022370 	.word	0x08022370
 8018dc4:	080225e8 	.word	0x080225e8
 8018dc8:	08022600 	.word	0x08022600
 8018dcc:	0802261c 	.word	0x0802261c
 8018dd0:	0802262c 	.word	0x0802262c

08018dd4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8018dd4:	b580      	push	{r7, lr}
 8018dd6:	b088      	sub	sp, #32
 8018dd8:	af00      	add	r7, sp, #0
 8018dda:	60f8      	str	r0, [r7, #12]
 8018ddc:	60b9      	str	r1, [r7, #8]
 8018dde:	4611      	mov	r1, r2
 8018de0:	461a      	mov	r2, r3
 8018de2:	460b      	mov	r3, r1
 8018de4:	80fb      	strh	r3, [r7, #6]
 8018de6:	4613      	mov	r3, r2
 8018de8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8018dea:	2300      	movs	r3, #0
 8018dec:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8018dee:	2300      	movs	r3, #0
 8018df0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8018df2:	68fb      	ldr	r3, [r7, #12]
 8018df4:	2b00      	cmp	r3, #0
 8018df6:	d108      	bne.n	8018e0a <pbuf_copy_partial+0x36>
 8018df8:	4b2b      	ldr	r3, [pc, #172]	@ (8018ea8 <pbuf_copy_partial+0xd4>)
 8018dfa:	f240 420a 	movw	r2, #1034	@ 0x40a
 8018dfe:	492b      	ldr	r1, [pc, #172]	@ (8018eac <pbuf_copy_partial+0xd8>)
 8018e00:	482b      	ldr	r0, [pc, #172]	@ (8018eb0 <pbuf_copy_partial+0xdc>)
 8018e02:	f004 f963 	bl	801d0cc <iprintf>
 8018e06:	2300      	movs	r3, #0
 8018e08:	e04a      	b.n	8018ea0 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8018e0a:	68bb      	ldr	r3, [r7, #8]
 8018e0c:	2b00      	cmp	r3, #0
 8018e0e:	d108      	bne.n	8018e22 <pbuf_copy_partial+0x4e>
 8018e10:	4b25      	ldr	r3, [pc, #148]	@ (8018ea8 <pbuf_copy_partial+0xd4>)
 8018e12:	f240 420b 	movw	r2, #1035	@ 0x40b
 8018e16:	4927      	ldr	r1, [pc, #156]	@ (8018eb4 <pbuf_copy_partial+0xe0>)
 8018e18:	4825      	ldr	r0, [pc, #148]	@ (8018eb0 <pbuf_copy_partial+0xdc>)
 8018e1a:	f004 f957 	bl	801d0cc <iprintf>
 8018e1e:	2300      	movs	r3, #0
 8018e20:	e03e      	b.n	8018ea0 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8018e22:	68fb      	ldr	r3, [r7, #12]
 8018e24:	61fb      	str	r3, [r7, #28]
 8018e26:	e034      	b.n	8018e92 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8018e28:	88bb      	ldrh	r3, [r7, #4]
 8018e2a:	2b00      	cmp	r3, #0
 8018e2c:	d00a      	beq.n	8018e44 <pbuf_copy_partial+0x70>
 8018e2e:	69fb      	ldr	r3, [r7, #28]
 8018e30:	895b      	ldrh	r3, [r3, #10]
 8018e32:	88ba      	ldrh	r2, [r7, #4]
 8018e34:	429a      	cmp	r2, r3
 8018e36:	d305      	bcc.n	8018e44 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8018e38:	69fb      	ldr	r3, [r7, #28]
 8018e3a:	895b      	ldrh	r3, [r3, #10]
 8018e3c:	88ba      	ldrh	r2, [r7, #4]
 8018e3e:	1ad3      	subs	r3, r2, r3
 8018e40:	80bb      	strh	r3, [r7, #4]
 8018e42:	e023      	b.n	8018e8c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8018e44:	69fb      	ldr	r3, [r7, #28]
 8018e46:	895a      	ldrh	r2, [r3, #10]
 8018e48:	88bb      	ldrh	r3, [r7, #4]
 8018e4a:	1ad3      	subs	r3, r2, r3
 8018e4c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8018e4e:	8b3a      	ldrh	r2, [r7, #24]
 8018e50:	88fb      	ldrh	r3, [r7, #6]
 8018e52:	429a      	cmp	r2, r3
 8018e54:	d901      	bls.n	8018e5a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8018e56:	88fb      	ldrh	r3, [r7, #6]
 8018e58:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8018e5a:	8b7b      	ldrh	r3, [r7, #26]
 8018e5c:	68ba      	ldr	r2, [r7, #8]
 8018e5e:	18d0      	adds	r0, r2, r3
 8018e60:	69fb      	ldr	r3, [r7, #28]
 8018e62:	685a      	ldr	r2, [r3, #4]
 8018e64:	88bb      	ldrh	r3, [r7, #4]
 8018e66:	4413      	add	r3, r2
 8018e68:	8b3a      	ldrh	r2, [r7, #24]
 8018e6a:	4619      	mov	r1, r3
 8018e6c:	f004 fbfa 	bl	801d664 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8018e70:	8afa      	ldrh	r2, [r7, #22]
 8018e72:	8b3b      	ldrh	r3, [r7, #24]
 8018e74:	4413      	add	r3, r2
 8018e76:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8018e78:	8b7a      	ldrh	r2, [r7, #26]
 8018e7a:	8b3b      	ldrh	r3, [r7, #24]
 8018e7c:	4413      	add	r3, r2
 8018e7e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8018e80:	88fa      	ldrh	r2, [r7, #6]
 8018e82:	8b3b      	ldrh	r3, [r7, #24]
 8018e84:	1ad3      	subs	r3, r2, r3
 8018e86:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8018e88:	2300      	movs	r3, #0
 8018e8a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8018e8c:	69fb      	ldr	r3, [r7, #28]
 8018e8e:	681b      	ldr	r3, [r3, #0]
 8018e90:	61fb      	str	r3, [r7, #28]
 8018e92:	88fb      	ldrh	r3, [r7, #6]
 8018e94:	2b00      	cmp	r3, #0
 8018e96:	d002      	beq.n	8018e9e <pbuf_copy_partial+0xca>
 8018e98:	69fb      	ldr	r3, [r7, #28]
 8018e9a:	2b00      	cmp	r3, #0
 8018e9c:	d1c4      	bne.n	8018e28 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8018e9e:	8afb      	ldrh	r3, [r7, #22]
}
 8018ea0:	4618      	mov	r0, r3
 8018ea2:	3720      	adds	r7, #32
 8018ea4:	46bd      	mov	sp, r7
 8018ea6:	bd80      	pop	{r7, pc}
 8018ea8:	080222e8 	.word	0x080222e8
 8018eac:	08022658 	.word	0x08022658
 8018eb0:	08022370 	.word	0x08022370
 8018eb4:	08022678 	.word	0x08022678

08018eb8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8018eb8:	b580      	push	{r7, lr}
 8018eba:	b084      	sub	sp, #16
 8018ebc:	af00      	add	r7, sp, #0
 8018ebe:	4603      	mov	r3, r0
 8018ec0:	603a      	str	r2, [r7, #0]
 8018ec2:	71fb      	strb	r3, [r7, #7]
 8018ec4:	460b      	mov	r3, r1
 8018ec6:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8018ec8:	683b      	ldr	r3, [r7, #0]
 8018eca:	8919      	ldrh	r1, [r3, #8]
 8018ecc:	88ba      	ldrh	r2, [r7, #4]
 8018ece:	79fb      	ldrb	r3, [r7, #7]
 8018ed0:	4618      	mov	r0, r3
 8018ed2:	f7ff fa97 	bl	8018404 <pbuf_alloc>
 8018ed6:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8018ed8:	68fb      	ldr	r3, [r7, #12]
 8018eda:	2b00      	cmp	r3, #0
 8018edc:	d101      	bne.n	8018ee2 <pbuf_clone+0x2a>
    return NULL;
 8018ede:	2300      	movs	r3, #0
 8018ee0:	e011      	b.n	8018f06 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8018ee2:	6839      	ldr	r1, [r7, #0]
 8018ee4:	68f8      	ldr	r0, [r7, #12]
 8018ee6:	f7ff fea3 	bl	8018c30 <pbuf_copy>
 8018eea:	4603      	mov	r3, r0
 8018eec:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8018eee:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8018ef2:	2b00      	cmp	r3, #0
 8018ef4:	d006      	beq.n	8018f04 <pbuf_clone+0x4c>
 8018ef6:	4b06      	ldr	r3, [pc, #24]	@ (8018f10 <pbuf_clone+0x58>)
 8018ef8:	f240 5224 	movw	r2, #1316	@ 0x524
 8018efc:	4905      	ldr	r1, [pc, #20]	@ (8018f14 <pbuf_clone+0x5c>)
 8018efe:	4806      	ldr	r0, [pc, #24]	@ (8018f18 <pbuf_clone+0x60>)
 8018f00:	f004 f8e4 	bl	801d0cc <iprintf>
  return q;
 8018f04:	68fb      	ldr	r3, [r7, #12]
}
 8018f06:	4618      	mov	r0, r3
 8018f08:	3710      	adds	r7, #16
 8018f0a:	46bd      	mov	sp, r7
 8018f0c:	bd80      	pop	{r7, pc}
 8018f0e:	bf00      	nop
 8018f10:	080222e8 	.word	0x080222e8
 8018f14:	08022784 	.word	0x08022784
 8018f18:	08022370 	.word	0x08022370

08018f1c <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 8018f1c:	b480      	push	{r7}
 8018f1e:	b085      	sub	sp, #20
 8018f20:	af00      	add	r7, sp, #0
 8018f22:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 8018f24:	687b      	ldr	r3, [r7, #4]
 8018f26:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 8018f28:	68fb      	ldr	r3, [r7, #12]
 8018f2a:	2b00      	cmp	r3, #0
 8018f2c:	db02      	blt.n	8018f34 <tryget_socket_unconn_nouse+0x18>
 8018f2e:	68fb      	ldr	r3, [r7, #12]
 8018f30:	2b03      	cmp	r3, #3
 8018f32:	dd01      	ble.n	8018f38 <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 8018f34:	2300      	movs	r3, #0
 8018f36:	e003      	b.n	8018f40 <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 8018f38:	68fb      	ldr	r3, [r7, #12]
 8018f3a:	011b      	lsls	r3, r3, #4
 8018f3c:	4a03      	ldr	r2, [pc, #12]	@ (8018f4c <tryget_socket_unconn_nouse+0x30>)
 8018f3e:	4413      	add	r3, r2
}
 8018f40:	4618      	mov	r0, r3
 8018f42:	3714      	adds	r7, #20
 8018f44:	46bd      	mov	sp, r7
 8018f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f4a:	4770      	bx	lr
 8018f4c:	2401c924 	.word	0x2401c924

08018f50 <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 8018f50:	b580      	push	{r7, lr}
 8018f52:	b084      	sub	sp, #16
 8018f54:	af00      	add	r7, sp, #0
 8018f56:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 8018f58:	6878      	ldr	r0, [r7, #4]
 8018f5a:	f7ff ffdf 	bl	8018f1c <tryget_socket_unconn_nouse>
 8018f5e:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 8018f60:	68fb      	ldr	r3, [r7, #12]
}
 8018f62:	4618      	mov	r0, r3
 8018f64:	3710      	adds	r7, #16
 8018f66:	46bd      	mov	sp, r7
 8018f68:	bd80      	pop	{r7, pc}

08018f6a <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 8018f6a:	b580      	push	{r7, lr}
 8018f6c:	b084      	sub	sp, #16
 8018f6e:	af00      	add	r7, sp, #0
 8018f70:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 8018f72:	6878      	ldr	r0, [r7, #4]
 8018f74:	f7ff ffec 	bl	8018f50 <tryget_socket_unconn>
 8018f78:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 8018f7a:	68fb      	ldr	r3, [r7, #12]
 8018f7c:	2b00      	cmp	r3, #0
 8018f7e:	d005      	beq.n	8018f8c <tryget_socket+0x22>
    if (sock->conn) {
 8018f80:	68fb      	ldr	r3, [r7, #12]
 8018f82:	681b      	ldr	r3, [r3, #0]
 8018f84:	2b00      	cmp	r3, #0
 8018f86:	d001      	beq.n	8018f8c <tryget_socket+0x22>
      return sock;
 8018f88:	68fb      	ldr	r3, [r7, #12]
 8018f8a:	e000      	b.n	8018f8e <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 8018f8c:	2300      	movs	r3, #0
}
 8018f8e:	4618      	mov	r0, r3
 8018f90:	3710      	adds	r7, #16
 8018f92:	46bd      	mov	sp, r7
 8018f94:	bd80      	pop	{r7, pc}
	...

08018f98 <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 8018f98:	b580      	push	{r7, lr}
 8018f9a:	b084      	sub	sp, #16
 8018f9c:	af00      	add	r7, sp, #0
 8018f9e:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 8018fa0:	6878      	ldr	r0, [r7, #4]
 8018fa2:	f7ff ffe2 	bl	8018f6a <tryget_socket>
 8018fa6:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 8018fa8:	68fb      	ldr	r3, [r7, #12]
 8018faa:	2b00      	cmp	r3, #0
 8018fac:	d104      	bne.n	8018fb8 <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 8018fae:	4b05      	ldr	r3, [pc, #20]	@ (8018fc4 <get_socket+0x2c>)
 8018fb0:	2209      	movs	r2, #9
 8018fb2:	601a      	str	r2, [r3, #0]
    return NULL;
 8018fb4:	2300      	movs	r3, #0
 8018fb6:	e000      	b.n	8018fba <get_socket+0x22>
  }
  return sock;
 8018fb8:	68fb      	ldr	r3, [r7, #12]
}
 8018fba:	4618      	mov	r0, r3
 8018fbc:	3710      	adds	r7, #16
 8018fbe:	46bd      	mov	sp, r7
 8018fc0:	bd80      	pop	{r7, pc}
 8018fc2:	bf00      	nop
 8018fc4:	2401c968 	.word	0x2401c968

08018fc8 <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 8018fc8:	b580      	push	{r7, lr}
 8018fca:	b084      	sub	sp, #16
 8018fcc:	af00      	add	r7, sp, #0
 8018fce:	6078      	str	r0, [r7, #4]
 8018fd0:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 8018fd2:	2300      	movs	r3, #0
 8018fd4:	60fb      	str	r3, [r7, #12]
 8018fd6:	e052      	b.n	801907e <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 8018fd8:	f001 f988 	bl	801a2ec <sys_arch_protect>
 8018fdc:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 8018fde:	4a2c      	ldr	r2, [pc, #176]	@ (8019090 <alloc_socket+0xc8>)
 8018fe0:	68fb      	ldr	r3, [r7, #12]
 8018fe2:	011b      	lsls	r3, r3, #4
 8018fe4:	4413      	add	r3, r2
 8018fe6:	681b      	ldr	r3, [r3, #0]
 8018fe8:	2b00      	cmp	r3, #0
 8018fea:	d142      	bne.n	8019072 <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 8018fec:	4a28      	ldr	r2, [pc, #160]	@ (8019090 <alloc_socket+0xc8>)
 8018fee:	68fb      	ldr	r3, [r7, #12]
 8018ff0:	011b      	lsls	r3, r3, #4
 8018ff2:	4413      	add	r3, r2
 8018ff4:	687a      	ldr	r2, [r7, #4]
 8018ff6:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 8018ff8:	68b8      	ldr	r0, [r7, #8]
 8018ffa:	f001 f985 	bl	801a308 <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 8018ffe:	4a24      	ldr	r2, [pc, #144]	@ (8019090 <alloc_socket+0xc8>)
 8019000:	68fb      	ldr	r3, [r7, #12]
 8019002:	011b      	lsls	r3, r3, #4
 8019004:	4413      	add	r3, r2
 8019006:	3304      	adds	r3, #4
 8019008:	2200      	movs	r2, #0
 801900a:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 801900c:	4a20      	ldr	r2, [pc, #128]	@ (8019090 <alloc_socket+0xc8>)
 801900e:	68fb      	ldr	r3, [r7, #12]
 8019010:	011b      	lsls	r3, r3, #4
 8019012:	4413      	add	r3, r2
 8019014:	330e      	adds	r3, #14
 8019016:	781b      	ldrb	r3, [r3, #0]
 8019018:	2b00      	cmp	r3, #0
 801901a:	d006      	beq.n	801902a <alloc_socket+0x62>
 801901c:	4b1d      	ldr	r3, [pc, #116]	@ (8019094 <alloc_socket+0xcc>)
 801901e:	f240 220e 	movw	r2, #526	@ 0x20e
 8019022:	491d      	ldr	r1, [pc, #116]	@ (8019098 <alloc_socket+0xd0>)
 8019024:	481d      	ldr	r0, [pc, #116]	@ (801909c <alloc_socket+0xd4>)
 8019026:	f004 f851 	bl	801d0cc <iprintf>
      sockets[i].rcvevent   = 0;
 801902a:	4a19      	ldr	r2, [pc, #100]	@ (8019090 <alloc_socket+0xc8>)
 801902c:	68fb      	ldr	r3, [r7, #12]
 801902e:	011b      	lsls	r3, r3, #4
 8019030:	4413      	add	r3, r2
 8019032:	3308      	adds	r3, #8
 8019034:	2200      	movs	r2, #0
 8019036:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 8019038:	687b      	ldr	r3, [r7, #4]
 801903a:	781b      	ldrb	r3, [r3, #0]
 801903c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8019040:	2b10      	cmp	r3, #16
 8019042:	d102      	bne.n	801904a <alloc_socket+0x82>
 8019044:	683b      	ldr	r3, [r7, #0]
 8019046:	2b00      	cmp	r3, #0
 8019048:	d001      	beq.n	801904e <alloc_socket+0x86>
 801904a:	2301      	movs	r3, #1
 801904c:	e000      	b.n	8019050 <alloc_socket+0x88>
 801904e:	2300      	movs	r3, #0
 8019050:	b299      	uxth	r1, r3
 8019052:	4a0f      	ldr	r2, [pc, #60]	@ (8019090 <alloc_socket+0xc8>)
 8019054:	68fb      	ldr	r3, [r7, #12]
 8019056:	011b      	lsls	r3, r3, #4
 8019058:	4413      	add	r3, r2
 801905a:	330a      	adds	r3, #10
 801905c:	460a      	mov	r2, r1
 801905e:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 8019060:	4a0b      	ldr	r2, [pc, #44]	@ (8019090 <alloc_socket+0xc8>)
 8019062:	68fb      	ldr	r3, [r7, #12]
 8019064:	011b      	lsls	r3, r3, #4
 8019066:	4413      	add	r3, r2
 8019068:	330c      	adds	r3, #12
 801906a:	2200      	movs	r2, #0
 801906c:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 801906e:	68fb      	ldr	r3, [r7, #12]
 8019070:	e00a      	b.n	8019088 <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 8019072:	68b8      	ldr	r0, [r7, #8]
 8019074:	f001 f948 	bl	801a308 <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 8019078:	68fb      	ldr	r3, [r7, #12]
 801907a:	3301      	adds	r3, #1
 801907c:	60fb      	str	r3, [r7, #12]
 801907e:	68fb      	ldr	r3, [r7, #12]
 8019080:	2b03      	cmp	r3, #3
 8019082:	dda9      	ble.n	8018fd8 <alloc_socket+0x10>
  }
  return -1;
 8019084:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019088:	4618      	mov	r0, r3
 801908a:	3710      	adds	r7, #16
 801908c:	46bd      	mov	sp, r7
 801908e:	bd80      	pop	{r7, pc}
 8019090:	2401c924 	.word	0x2401c924
 8019094:	08022798 	.word	0x08022798
 8019098:	080227f0 	.word	0x080227f0
 801909c:	08022810 	.word	0x08022810

080190a0 <free_socket_locked>:
 * @param lastdata lastdata is stored here, must be freed externally
 */
static int
free_socket_locked(struct lwip_sock *sock, int is_tcp, struct netconn **conn,
                   union lwip_sock_lastdata *lastdata)
{
 80190a0:	b480      	push	{r7}
 80190a2:	b085      	sub	sp, #20
 80190a4:	af00      	add	r7, sp, #0
 80190a6:	60f8      	str	r0, [r7, #12]
 80190a8:	60b9      	str	r1, [r7, #8]
 80190aa:	607a      	str	r2, [r7, #4]
 80190ac:	603b      	str	r3, [r7, #0]
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  LWIP_UNUSED_ARG(is_tcp);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  *lastdata = sock->lastdata;
 80190ae:	683b      	ldr	r3, [r7, #0]
 80190b0:	68fa      	ldr	r2, [r7, #12]
 80190b2:	6852      	ldr	r2, [r2, #4]
 80190b4:	601a      	str	r2, [r3, #0]
  sock->lastdata.pbuf = NULL;
 80190b6:	68fb      	ldr	r3, [r7, #12]
 80190b8:	2200      	movs	r2, #0
 80190ba:	605a      	str	r2, [r3, #4]
  *conn = sock->conn;
 80190bc:	68fb      	ldr	r3, [r7, #12]
 80190be:	681a      	ldr	r2, [r3, #0]
 80190c0:	687b      	ldr	r3, [r7, #4]
 80190c2:	601a      	str	r2, [r3, #0]
  sock->conn = NULL;
 80190c4:	68fb      	ldr	r3, [r7, #12]
 80190c6:	2200      	movs	r2, #0
 80190c8:	601a      	str	r2, [r3, #0]
  return 1;
 80190ca:	2301      	movs	r3, #1
}
 80190cc:	4618      	mov	r0, r3
 80190ce:	3714      	adds	r7, #20
 80190d0:	46bd      	mov	sp, r7
 80190d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190d6:	4770      	bx	lr

080190d8 <free_socket_free_elements>:

/** Free a socket's leftover members.
 */
static void
free_socket_free_elements(int is_tcp, struct netconn *conn, union lwip_sock_lastdata *lastdata)
{
 80190d8:	b580      	push	{r7, lr}
 80190da:	b084      	sub	sp, #16
 80190dc:	af00      	add	r7, sp, #0
 80190de:	60f8      	str	r0, [r7, #12]
 80190e0:	60b9      	str	r1, [r7, #8]
 80190e2:	607a      	str	r2, [r7, #4]
  if (lastdata->pbuf != NULL) {
 80190e4:	687b      	ldr	r3, [r7, #4]
 80190e6:	681b      	ldr	r3, [r3, #0]
 80190e8:	2b00      	cmp	r3, #0
 80190ea:	d00d      	beq.n	8019108 <free_socket_free_elements+0x30>
    if (is_tcp) {
 80190ec:	68fb      	ldr	r3, [r7, #12]
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	d005      	beq.n	80190fe <free_socket_free_elements+0x26>
      pbuf_free(lastdata->pbuf);
 80190f2:	687b      	ldr	r3, [r7, #4]
 80190f4:	681b      	ldr	r3, [r3, #0]
 80190f6:	4618      	mov	r0, r3
 80190f8:	f7ff fc66 	bl	80189c8 <pbuf_free>
 80190fc:	e004      	b.n	8019108 <free_socket_free_elements+0x30>
    } else {
      netbuf_delete(lastdata->netbuf);
 80190fe:	687b      	ldr	r3, [r7, #4]
 8019100:	681b      	ldr	r3, [r3, #0]
 8019102:	4618      	mov	r0, r3
 8019104:	f7fe fd7c 	bl	8017c00 <netbuf_delete>
    }
  }
  if (conn != NULL) {
 8019108:	68bb      	ldr	r3, [r7, #8]
 801910a:	2b00      	cmp	r3, #0
 801910c:	d002      	beq.n	8019114 <free_socket_free_elements+0x3c>
    /* netconn_prepare_delete() has already been called, here we only free the conn */
    netconn_delete(conn);
 801910e:	68b8      	ldr	r0, [r7, #8]
 8019110:	f7fa fedc 	bl	8013ecc <netconn_delete>
  }
}
 8019114:	bf00      	nop
 8019116:	3710      	adds	r7, #16
 8019118:	46bd      	mov	sp, r7
 801911a:	bd80      	pop	{r7, pc}

0801911c <free_socket>:
 * @param sock the socket to free
 * @param is_tcp != 0 for TCP sockets, used to free lastdata
 */
static void
free_socket(struct lwip_sock *sock, int is_tcp)
{
 801911c:	b580      	push	{r7, lr}
 801911e:	b086      	sub	sp, #24
 8019120:	af00      	add	r7, sp, #0
 8019122:	6078      	str	r0, [r7, #4]
 8019124:	6039      	str	r1, [r7, #0]
  struct netconn *conn;
  union lwip_sock_lastdata lastdata;
  SYS_ARCH_DECL_PROTECT(lev);

  /* Protect socket array */
  SYS_ARCH_PROTECT(lev);
 8019126:	f001 f8e1 	bl	801a2ec <sys_arch_protect>
 801912a:	6178      	str	r0, [r7, #20]

  freed = free_socket_locked(sock, is_tcp, &conn, &lastdata);
 801912c:	f107 0308 	add.w	r3, r7, #8
 8019130:	f107 020c 	add.w	r2, r7, #12
 8019134:	6839      	ldr	r1, [r7, #0]
 8019136:	6878      	ldr	r0, [r7, #4]
 8019138:	f7ff ffb2 	bl	80190a0 <free_socket_locked>
 801913c:	6138      	str	r0, [r7, #16]
  SYS_ARCH_UNPROTECT(lev);
 801913e:	6978      	ldr	r0, [r7, #20]
 8019140:	f001 f8e2 	bl	801a308 <sys_arch_unprotect>
  /* don't use 'sock' after this line, as another task might have allocated it */

  if (freed) {
 8019144:	693b      	ldr	r3, [r7, #16]
 8019146:	2b00      	cmp	r3, #0
 8019148:	d006      	beq.n	8019158 <free_socket+0x3c>
    free_socket_free_elements(is_tcp, conn, &lastdata);
 801914a:	68fb      	ldr	r3, [r7, #12]
 801914c:	f107 0208 	add.w	r2, r7, #8
 8019150:	4619      	mov	r1, r3
 8019152:	6838      	ldr	r0, [r7, #0]
 8019154:	f7ff ffc0 	bl	80190d8 <free_socket_free_elements>
  }
}
 8019158:	bf00      	nop
 801915a:	3718      	adds	r7, #24
 801915c:	46bd      	mov	sp, r7
 801915e:	bd80      	pop	{r7, pc}

08019160 <lwip_bind>:
  return newsock;
}

int
lwip_bind(int s, const struct sockaddr *name, socklen_t namelen)
{
 8019160:	b580      	push	{r7, lr}
 8019162:	b08a      	sub	sp, #40	@ 0x28
 8019164:	af00      	add	r7, sp, #0
 8019166:	60f8      	str	r0, [r7, #12]
 8019168:	60b9      	str	r1, [r7, #8]
 801916a:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  ip_addr_t local_addr;
  u16_t local_port;
  err_t err;

  sock = get_socket(s);
 801916c:	68f8      	ldr	r0, [r7, #12]
 801916e:	f7ff ff13 	bl	8018f98 <get_socket>
 8019172:	6278      	str	r0, [r7, #36]	@ 0x24
  if (!sock) {
 8019174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019176:	2b00      	cmp	r3, #0
 8019178:	d102      	bne.n	8019180 <lwip_bind+0x20>
    return -1;
 801917a:	f04f 33ff 	mov.w	r3, #4294967295
 801917e:	e051      	b.n	8019224 <lwip_bind+0xc4>
    done_socket(sock);
    return -1;
  }

  /* check size, family and alignment of 'name' */
  LWIP_ERROR("lwip_bind: invalid address", (IS_SOCK_ADDR_LEN_VALID(namelen) &&
 8019180:	687b      	ldr	r3, [r7, #4]
 8019182:	2b10      	cmp	r3, #16
 8019184:	d108      	bne.n	8019198 <lwip_bind+0x38>
 8019186:	68bb      	ldr	r3, [r7, #8]
 8019188:	785b      	ldrb	r3, [r3, #1]
 801918a:	2b02      	cmp	r3, #2
 801918c:	d104      	bne.n	8019198 <lwip_bind+0x38>
 801918e:	68bb      	ldr	r3, [r7, #8]
 8019190:	f003 0303 	and.w	r3, r3, #3
 8019194:	2b00      	cmp	r3, #0
 8019196:	d014      	beq.n	80191c2 <lwip_bind+0x62>
 8019198:	4b24      	ldr	r3, [pc, #144]	@ (801922c <lwip_bind+0xcc>)
 801919a:	f240 22e2 	movw	r2, #738	@ 0x2e2
 801919e:	4924      	ldr	r1, [pc, #144]	@ (8019230 <lwip_bind+0xd0>)
 80191a0:	4824      	ldr	r0, [pc, #144]	@ (8019234 <lwip_bind+0xd4>)
 80191a2:	f003 ff93 	bl	801d0cc <iprintf>
 80191a6:	f06f 000f 	mvn.w	r0, #15
 80191aa:	f7fb faeb 	bl	8014784 <err_to_errno>
 80191ae:	6178      	str	r0, [r7, #20]
 80191b0:	697b      	ldr	r3, [r7, #20]
 80191b2:	2b00      	cmp	r3, #0
 80191b4:	d002      	beq.n	80191bc <lwip_bind+0x5c>
 80191b6:	4a20      	ldr	r2, [pc, #128]	@ (8019238 <lwip_bind+0xd8>)
 80191b8:	697b      	ldr	r3, [r7, #20]
 80191ba:	6013      	str	r3, [r2, #0]
 80191bc:	f04f 33ff 	mov.w	r3, #4294967295
 80191c0:	e030      	b.n	8019224 <lwip_bind+0xc4>
             IS_SOCK_ADDR_TYPE_VALID(name) && IS_SOCK_ADDR_ALIGNED(name)),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(namelen);

  SOCKADDR_TO_IPADDR_PORT(name, &local_addr, local_port);
 80191c2:	68bb      	ldr	r3, [r7, #8]
 80191c4:	685b      	ldr	r3, [r3, #4]
 80191c6:	613b      	str	r3, [r7, #16]
 80191c8:	68bb      	ldr	r3, [r7, #8]
 80191ca:	885b      	ldrh	r3, [r3, #2]
 80191cc:	4618      	mov	r0, r3
 80191ce:	f7fb faa9 	bl	8014724 <lwip_htons>
 80191d2:	4603      	mov	r3, r0
 80191d4:	847b      	strh	r3, [r7, #34]	@ 0x22
    unmap_ipv4_mapped_ipv6(ip_2_ip4(&local_addr), ip_2_ip6(&local_addr));
    IP_SET_TYPE_VAL(local_addr, IPADDR_TYPE_V4);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  err = netconn_bind(sock->conn, &local_addr, local_port);
 80191d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80191d8:	681b      	ldr	r3, [r3, #0]
 80191da:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80191dc:	f107 0110 	add.w	r1, r7, #16
 80191e0:	4618      	mov	r0, r3
 80191e2:	f7fa fe8f 	bl	8013f04 <netconn_bind>
 80191e6:	4603      	mov	r3, r0
 80191e8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

  if (err != ERR_OK) {
 80191ec:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 80191f0:	2b00      	cmp	r3, #0
 80191f2:	d00e      	beq.n	8019212 <lwip_bind+0xb2>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 80191f4:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 80191f8:	4618      	mov	r0, r3
 80191fa:	f7fb fac3 	bl	8014784 <err_to_errno>
 80191fe:	61b8      	str	r0, [r7, #24]
 8019200:	69bb      	ldr	r3, [r7, #24]
 8019202:	2b00      	cmp	r3, #0
 8019204:	d002      	beq.n	801920c <lwip_bind+0xac>
 8019206:	4a0c      	ldr	r2, [pc, #48]	@ (8019238 <lwip_bind+0xd8>)
 8019208:	69bb      	ldr	r3, [r7, #24]
 801920a:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 801920c:	f04f 33ff 	mov.w	r3, #4294967295
 8019210:	e008      	b.n	8019224 <lwip_bind+0xc4>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 8019212:	2300      	movs	r3, #0
 8019214:	61fb      	str	r3, [r7, #28]
 8019216:	69fb      	ldr	r3, [r7, #28]
 8019218:	2b00      	cmp	r3, #0
 801921a:	d002      	beq.n	8019222 <lwip_bind+0xc2>
 801921c:	4a06      	ldr	r2, [pc, #24]	@ (8019238 <lwip_bind+0xd8>)
 801921e:	69fb      	ldr	r3, [r7, #28]
 8019220:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 8019222:	2300      	movs	r3, #0
}
 8019224:	4618      	mov	r0, r3
 8019226:	3728      	adds	r7, #40	@ 0x28
 8019228:	46bd      	mov	sp, r7
 801922a:	bd80      	pop	{r7, pc}
 801922c:	08022798 	.word	0x08022798
 8019230:	08022860 	.word	0x08022860
 8019234:	08022810 	.word	0x08022810
 8019238:	2401c968 	.word	0x2401c968

0801923c <lwip_close>:

int
lwip_close(int s)
{
 801923c:	b580      	push	{r7, lr}
 801923e:	b086      	sub	sp, #24
 8019240:	af00      	add	r7, sp, #0
 8019242:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock;
  int is_tcp = 0;
 8019244:	2300      	movs	r3, #0
 8019246:	617b      	str	r3, [r7, #20]
  err_t err;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_close(%d)\n", s));

  sock = get_socket(s);
 8019248:	6878      	ldr	r0, [r7, #4]
 801924a:	f7ff fea5 	bl	8018f98 <get_socket>
 801924e:	6138      	str	r0, [r7, #16]
  if (!sock) {
 8019250:	693b      	ldr	r3, [r7, #16]
 8019252:	2b00      	cmp	r3, #0
 8019254:	d102      	bne.n	801925c <lwip_close+0x20>
    return -1;
 8019256:	f04f 33ff 	mov.w	r3, #4294967295
 801925a:	e039      	b.n	80192d0 <lwip_close+0x94>
  }

  if (sock->conn != NULL) {
 801925c:	693b      	ldr	r3, [r7, #16]
 801925e:	681b      	ldr	r3, [r3, #0]
 8019260:	2b00      	cmp	r3, #0
 8019262:	d00b      	beq.n	801927c <lwip_close+0x40>
    is_tcp = NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP;
 8019264:	693b      	ldr	r3, [r7, #16]
 8019266:	681b      	ldr	r3, [r3, #0]
 8019268:	781b      	ldrb	r3, [r3, #0]
 801926a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801926e:	2b10      	cmp	r3, #16
 8019270:	bf0c      	ite	eq
 8019272:	2301      	moveq	r3, #1
 8019274:	2300      	movne	r3, #0
 8019276:	b2db      	uxtb	r3, r3
 8019278:	617b      	str	r3, [r7, #20]
 801927a:	e00a      	b.n	8019292 <lwip_close+0x56>
  } else {
    LWIP_ASSERT("sock->lastdata == NULL", sock->lastdata.pbuf == NULL);
 801927c:	693b      	ldr	r3, [r7, #16]
 801927e:	685b      	ldr	r3, [r3, #4]
 8019280:	2b00      	cmp	r3, #0
 8019282:	d006      	beq.n	8019292 <lwip_close+0x56>
 8019284:	4b14      	ldr	r3, [pc, #80]	@ (80192d8 <lwip_close+0x9c>)
 8019286:	f44f 7245 	mov.w	r2, #788	@ 0x314
 801928a:	4914      	ldr	r1, [pc, #80]	@ (80192dc <lwip_close+0xa0>)
 801928c:	4814      	ldr	r0, [pc, #80]	@ (80192e0 <lwip_close+0xa4>)
 801928e:	f003 ff1d 	bl	801d0cc <iprintf>
#if LWIP_IPV6_MLD
  /* drop all possibly joined MLD6 memberships */
  lwip_socket_drop_registered_mld6_memberships(s);
#endif /* LWIP_IPV6_MLD */

  err = netconn_prepare_delete(sock->conn);
 8019292:	693b      	ldr	r3, [r7, #16]
 8019294:	681b      	ldr	r3, [r3, #0]
 8019296:	4618      	mov	r0, r3
 8019298:	f7fa fdf6 	bl	8013e88 <netconn_prepare_delete>
 801929c:	4603      	mov	r3, r0
 801929e:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80192a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80192a4:	2b00      	cmp	r3, #0
 80192a6:	d00e      	beq.n	80192c6 <lwip_close+0x8a>
    sock_set_errno(sock, err_to_errno(err));
 80192a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80192ac:	4618      	mov	r0, r3
 80192ae:	f7fb fa69 	bl	8014784 <err_to_errno>
 80192b2:	60b8      	str	r0, [r7, #8]
 80192b4:	68bb      	ldr	r3, [r7, #8]
 80192b6:	2b00      	cmp	r3, #0
 80192b8:	d002      	beq.n	80192c0 <lwip_close+0x84>
 80192ba:	4a0a      	ldr	r2, [pc, #40]	@ (80192e4 <lwip_close+0xa8>)
 80192bc:	68bb      	ldr	r3, [r7, #8]
 80192be:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 80192c0:	f04f 33ff 	mov.w	r3, #4294967295
 80192c4:	e004      	b.n	80192d0 <lwip_close+0x94>
  }

  free_socket(sock, is_tcp);
 80192c6:	6979      	ldr	r1, [r7, #20]
 80192c8:	6938      	ldr	r0, [r7, #16]
 80192ca:	f7ff ff27 	bl	801911c <free_socket>
  set_errno(0);
  return 0;
 80192ce:	2300      	movs	r3, #0
}
 80192d0:	4618      	mov	r0, r3
 80192d2:	3718      	adds	r7, #24
 80192d4:	46bd      	mov	sp, r7
 80192d6:	bd80      	pop	{r7, pc}
 80192d8:	08022798 	.word	0x08022798
 80192dc:	0802287c 	.word	0x0802287c
 80192e0:	08022810 	.word	0x08022810
 80192e4:	2401c968 	.word	0x2401c968

080192e8 <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 80192e8:	b590      	push	{r4, r7, lr}
 80192ea:	b08b      	sub	sp, #44	@ 0x2c
 80192ec:	af00      	add	r7, sp, #0
 80192ee:	60f8      	str	r0, [r7, #12]
 80192f0:	60b9      	str	r1, [r7, #8]
 80192f2:	603b      	str	r3, [r7, #0]
 80192f4:	4613      	mov	r3, r2
 80192f6:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 80192f8:	2300      	movs	r3, #0
 80192fa:	627b      	str	r3, [r7, #36]	@ 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 80192fc:	68bb      	ldr	r3, [r7, #8]
 80192fe:	2b00      	cmp	r3, #0
 8019300:	d106      	bne.n	8019310 <lwip_sock_make_addr+0x28>
 8019302:	4b2b      	ldr	r3, [pc, #172]	@ (80193b0 <lwip_sock_make_addr+0xc8>)
 8019304:	f240 4207 	movw	r2, #1031	@ 0x407
 8019308:	492a      	ldr	r1, [pc, #168]	@ (80193b4 <lwip_sock_make_addr+0xcc>)
 801930a:	482b      	ldr	r0, [pc, #172]	@ (80193b8 <lwip_sock_make_addr+0xd0>)
 801930c:	f003 fede 	bl	801d0cc <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 8019310:	683b      	ldr	r3, [r7, #0]
 8019312:	2b00      	cmp	r3, #0
 8019314:	d106      	bne.n	8019324 <lwip_sock_make_addr+0x3c>
 8019316:	4b26      	ldr	r3, [pc, #152]	@ (80193b0 <lwip_sock_make_addr+0xc8>)
 8019318:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 801931c:	4927      	ldr	r1, [pc, #156]	@ (80193bc <lwip_sock_make_addr+0xd4>)
 801931e:	4826      	ldr	r0, [pc, #152]	@ (80193b8 <lwip_sock_make_addr+0xd0>)
 8019320:	f003 fed4 	bl	801d0cc <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 8019324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019326:	2b00      	cmp	r3, #0
 8019328:	d106      	bne.n	8019338 <lwip_sock_make_addr+0x50>
 801932a:	4b21      	ldr	r3, [pc, #132]	@ (80193b0 <lwip_sock_make_addr+0xc8>)
 801932c:	f240 4209 	movw	r2, #1033	@ 0x409
 8019330:	4923      	ldr	r1, [pc, #140]	@ (80193c0 <lwip_sock_make_addr+0xd8>)
 8019332:	4821      	ldr	r0, [pc, #132]	@ (80193b8 <lwip_sock_make_addr+0xd0>)
 8019334:	f003 feca 	bl	801d0cc <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 8019338:	f107 0314 	add.w	r3, r7, #20
 801933c:	2210      	movs	r2, #16
 801933e:	701a      	strb	r2, [r3, #0]
 8019340:	f107 0314 	add.w	r3, r7, #20
 8019344:	2202      	movs	r2, #2
 8019346:	705a      	strb	r2, [r3, #1]
 8019348:	f107 0414 	add.w	r4, r7, #20
 801934c:	88fb      	ldrh	r3, [r7, #6]
 801934e:	4618      	mov	r0, r3
 8019350:	f7fb f9e8 	bl	8014724 <lwip_htons>
 8019354:	4603      	mov	r3, r0
 8019356:	8063      	strh	r3, [r4, #2]
 8019358:	f107 0314 	add.w	r3, r7, #20
 801935c:	68ba      	ldr	r2, [r7, #8]
 801935e:	6812      	ldr	r2, [r2, #0]
 8019360:	605a      	str	r2, [r3, #4]
 8019362:	f107 0314 	add.w	r3, r7, #20
 8019366:	3308      	adds	r3, #8
 8019368:	2208      	movs	r2, #8
 801936a:	2100      	movs	r1, #0
 801936c:	4618      	mov	r0, r3
 801936e:	f004 f87d 	bl	801d46c <memset>
  if (*fromlen < saddr.sa.sa_len) {
 8019372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019374:	681b      	ldr	r3, [r3, #0]
 8019376:	7d3a      	ldrb	r2, [r7, #20]
 8019378:	4293      	cmp	r3, r2
 801937a:	d202      	bcs.n	8019382 <lwip_sock_make_addr+0x9a>
    truncated = 1;
 801937c:	2301      	movs	r3, #1
 801937e:	627b      	str	r3, [r7, #36]	@ 0x24
 8019380:	e008      	b.n	8019394 <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 8019382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019384:	681b      	ldr	r3, [r3, #0]
 8019386:	7d3a      	ldrb	r2, [r7, #20]
 8019388:	4293      	cmp	r3, r2
 801938a:	d903      	bls.n	8019394 <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 801938c:	7d3b      	ldrb	r3, [r7, #20]
 801938e:	461a      	mov	r2, r3
 8019390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019392:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 8019394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019396:	681a      	ldr	r2, [r3, #0]
 8019398:	f107 0314 	add.w	r3, r7, #20
 801939c:	4619      	mov	r1, r3
 801939e:	6838      	ldr	r0, [r7, #0]
 80193a0:	f004 f960 	bl	801d664 <memcpy>
  return truncated;
 80193a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80193a6:	4618      	mov	r0, r3
 80193a8:	372c      	adds	r7, #44	@ 0x2c
 80193aa:	46bd      	mov	sp, r7
 80193ac:	bd90      	pop	{r4, r7, pc}
 80193ae:	bf00      	nop
 80193b0:	08022798 	.word	0x08022798
 80193b4:	080228b4 	.word	0x080228b4
 80193b8:	08022810 	.word	0x08022810
 80193bc:	080228c8 	.word	0x080228c8
 80193c0:	080228d8 	.word	0x080228d8

080193c4 <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 80193c4:	b590      	push	{r4, r7, lr}
 80193c6:	b08d      	sub	sp, #52	@ 0x34
 80193c8:	af02      	add	r7, sp, #8
 80193ca:	60f8      	str	r0, [r7, #12]
 80193cc:	60b9      	str	r1, [r7, #8]
 80193ce:	607a      	str	r2, [r7, #4]
 80193d0:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 80193d2:	687b      	ldr	r3, [r7, #4]
 80193d4:	689b      	ldr	r3, [r3, #8]
 80193d6:	2b00      	cmp	r3, #0
 80193d8:	d10d      	bne.n	80193f6 <lwip_recvfrom_udp_raw+0x32>
 80193da:	687b      	ldr	r3, [r7, #4]
 80193dc:	68db      	ldr	r3, [r3, #12]
 80193de:	2b00      	cmp	r3, #0
 80193e0:	dd09      	ble.n	80193f6 <lwip_recvfrom_udp_raw+0x32>
 80193e2:	4b5e      	ldr	r3, [pc, #376]	@ (801955c <lwip_recvfrom_udp_raw+0x198>)
 80193e4:	f240 4249 	movw	r2, #1097	@ 0x449
 80193e8:	495d      	ldr	r1, [pc, #372]	@ (8019560 <lwip_recvfrom_udp_raw+0x19c>)
 80193ea:	485e      	ldr	r0, [pc, #376]	@ (8019564 <lwip_recvfrom_udp_raw+0x1a0>)
 80193ec:	f003 fe6e 	bl	801d0cc <iprintf>
 80193f0:	f06f 030f 	mvn.w	r3, #15
 80193f4:	e0ad      	b.n	8019552 <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 80193f6:	68bb      	ldr	r3, [r7, #8]
 80193f8:	f003 0308 	and.w	r3, r3, #8
 80193fc:	2b00      	cmp	r3, #0
 80193fe:	d003      	beq.n	8019408 <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 8019400:	2304      	movs	r3, #4
 8019402:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019406:	e002      	b.n	801940e <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 8019408:	2300      	movs	r3, #0
 801940a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 801940e:	68fb      	ldr	r3, [r7, #12]
 8019410:	685b      	ldr	r3, [r3, #4]
 8019412:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 8019414:	693b      	ldr	r3, [r7, #16]
 8019416:	2b00      	cmp	r3, #0
 8019418:	d11e      	bne.n	8019458 <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 801941a:	68fb      	ldr	r3, [r7, #12]
 801941c:	681b      	ldr	r3, [r3, #0]
 801941e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8019422:	f107 0110 	add.w	r1, r7, #16
 8019426:	4618      	mov	r0, r3
 8019428:	f7fa fe4e 	bl	80140c8 <netconn_recv_udp_raw_netbuf_flags>
 801942c:	4603      	mov	r3, r0
 801942e:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 8019430:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8019434:	2b00      	cmp	r3, #0
 8019436:	d002      	beq.n	801943e <lwip_recvfrom_udp_raw+0x7a>
      return err;
 8019438:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801943c:	e089      	b.n	8019552 <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 801943e:	693b      	ldr	r3, [r7, #16]
 8019440:	2b00      	cmp	r3, #0
 8019442:	d106      	bne.n	8019452 <lwip_recvfrom_udp_raw+0x8e>
 8019444:	4b45      	ldr	r3, [pc, #276]	@ (801955c <lwip_recvfrom_udp_raw+0x198>)
 8019446:	f240 425e 	movw	r2, #1118	@ 0x45e
 801944a:	4947      	ldr	r1, [pc, #284]	@ (8019568 <lwip_recvfrom_udp_raw+0x1a4>)
 801944c:	4845      	ldr	r0, [pc, #276]	@ (8019564 <lwip_recvfrom_udp_raw+0x1a0>)
 801944e:	f003 fe3d 	bl	801d0cc <iprintf>
    sock->lastdata.netbuf = buf;
 8019452:	693a      	ldr	r2, [r7, #16]
 8019454:	68fb      	ldr	r3, [r7, #12]
 8019456:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 8019458:	693b      	ldr	r3, [r7, #16]
 801945a:	681b      	ldr	r3, [r3, #0]
 801945c:	891b      	ldrh	r3, [r3, #8]
 801945e:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 8019460:	2300      	movs	r3, #0
 8019462:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 8019464:	2300      	movs	r3, #0
 8019466:	61fb      	str	r3, [r7, #28]
 8019468:	e029      	b.n	80194be <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 801946a:	8b3a      	ldrh	r2, [r7, #24]
 801946c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801946e:	1ad3      	subs	r3, r2, r3
 8019470:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 8019472:	687b      	ldr	r3, [r7, #4]
 8019474:	689a      	ldr	r2, [r3, #8]
 8019476:	69fb      	ldr	r3, [r7, #28]
 8019478:	00db      	lsls	r3, r3, #3
 801947a:	4413      	add	r3, r2
 801947c:	685a      	ldr	r2, [r3, #4]
 801947e:	8afb      	ldrh	r3, [r7, #22]
 8019480:	429a      	cmp	r2, r3
 8019482:	d902      	bls.n	801948a <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 8019484:	8afb      	ldrh	r3, [r7, #22]
 8019486:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8019488:	e006      	b.n	8019498 <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 801948a:	687b      	ldr	r3, [r7, #4]
 801948c:	689a      	ldr	r2, [r3, #8]
 801948e:	69fb      	ldr	r3, [r7, #28]
 8019490:	00db      	lsls	r3, r3, #3
 8019492:	4413      	add	r3, r2
 8019494:	685b      	ldr	r3, [r3, #4]
 8019496:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 8019498:	693b      	ldr	r3, [r7, #16]
 801949a:	6818      	ldr	r0, [r3, #0]
 801949c:	687b      	ldr	r3, [r7, #4]
 801949e:	689a      	ldr	r2, [r3, #8]
 80194a0:	69fb      	ldr	r3, [r7, #28]
 80194a2:	00db      	lsls	r3, r3, #3
 80194a4:	4413      	add	r3, r2
 80194a6:	6819      	ldr	r1, [r3, #0]
 80194a8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80194aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80194ac:	f7ff fc92 	bl	8018dd4 <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 80194b0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80194b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80194b4:	4413      	add	r3, r2
 80194b6:	847b      	strh	r3, [r7, #34]	@ 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 80194b8:	69fb      	ldr	r3, [r7, #28]
 80194ba:	3301      	adds	r3, #1
 80194bc:	61fb      	str	r3, [r7, #28]
 80194be:	687b      	ldr	r3, [r7, #4]
 80194c0:	68db      	ldr	r3, [r3, #12]
 80194c2:	69fa      	ldr	r2, [r7, #28]
 80194c4:	429a      	cmp	r2, r3
 80194c6:	da03      	bge.n	80194d0 <lwip_recvfrom_udp_raw+0x10c>
 80194c8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80194ca:	8b3b      	ldrh	r3, [r7, #24]
 80194cc:	429a      	cmp	r2, r3
 80194ce:	d3cc      	bcc.n	801946a <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 80194d0:	687b      	ldr	r3, [r7, #4]
 80194d2:	681b      	ldr	r3, [r3, #0]
 80194d4:	2b00      	cmp	r3, #0
 80194d6:	d01a      	beq.n	801950e <lwip_recvfrom_udp_raw+0x14a>
 80194d8:	687b      	ldr	r3, [r7, #4]
 80194da:	685b      	ldr	r3, [r3, #4]
 80194dc:	2b00      	cmp	r3, #0
 80194de:	d016      	beq.n	801950e <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 80194e0:	687b      	ldr	r3, [r7, #4]
 80194e2:	681b      	ldr	r3, [r3, #0]
 80194e4:	2b00      	cmp	r3, #0
 80194e6:	d012      	beq.n	801950e <lwip_recvfrom_udp_raw+0x14a>
 80194e8:	687b      	ldr	r3, [r7, #4]
 80194ea:	685b      	ldr	r3, [r3, #4]
 80194ec:	2b00      	cmp	r3, #0
 80194ee:	d00e      	beq.n	801950e <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 80194f0:	68fb      	ldr	r3, [r7, #12]
 80194f2:	6818      	ldr	r0, [r3, #0]
 80194f4:	693b      	ldr	r3, [r7, #16]
 80194f6:	f103 0108 	add.w	r1, r3, #8
 80194fa:	693b      	ldr	r3, [r7, #16]
 80194fc:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 80194fe:	687b      	ldr	r3, [r7, #4]
 8019500:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 8019502:	687b      	ldr	r3, [r7, #4]
 8019504:	3304      	adds	r3, #4
 8019506:	9300      	str	r3, [sp, #0]
 8019508:	4623      	mov	r3, r4
 801950a:	f7ff feed 	bl	80192e8 <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 801950e:	687b      	ldr	r3, [r7, #4]
 8019510:	2200      	movs	r2, #0
 8019512:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 8019514:	687b      	ldr	r3, [r7, #4]
 8019516:	691b      	ldr	r3, [r3, #16]
 8019518:	2b00      	cmp	r3, #0
 801951a:	d007      	beq.n	801952c <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 801951c:	2300      	movs	r3, #0
 801951e:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 8019520:	7d7b      	ldrb	r3, [r7, #21]
 8019522:	2b00      	cmp	r3, #0
 8019524:	d102      	bne.n	801952c <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 8019526:	687b      	ldr	r3, [r7, #4]
 8019528:	2200      	movs	r2, #0
 801952a:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 801952c:	68bb      	ldr	r3, [r7, #8]
 801952e:	f003 0301 	and.w	r3, r3, #1
 8019532:	2b00      	cmp	r3, #0
 8019534:	d106      	bne.n	8019544 <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 8019536:	68fb      	ldr	r3, [r7, #12]
 8019538:	2200      	movs	r2, #0
 801953a:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 801953c:	693b      	ldr	r3, [r7, #16]
 801953e:	4618      	mov	r0, r3
 8019540:	f7fe fb5e 	bl	8017c00 <netbuf_delete>
  }
  if (datagram_len) {
 8019544:	683b      	ldr	r3, [r7, #0]
 8019546:	2b00      	cmp	r3, #0
 8019548:	d002      	beq.n	8019550 <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 801954a:	683b      	ldr	r3, [r7, #0]
 801954c:	8b3a      	ldrh	r2, [r7, #24]
 801954e:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 8019550:	2300      	movs	r3, #0
}
 8019552:	4618      	mov	r0, r3
 8019554:	372c      	adds	r7, #44	@ 0x2c
 8019556:	46bd      	mov	sp, r7
 8019558:	bd90      	pop	{r4, r7, pc}
 801955a:	bf00      	nop
 801955c:	08022798 	.word	0x08022798
 8019560:	080228e8 	.word	0x080228e8
 8019564:	08022810 	.word	0x08022810
 8019568:	08022914 	.word	0x08022914

0801956c <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 801956c:	b580      	push	{r7, lr}
 801956e:	b096      	sub	sp, #88	@ 0x58
 8019570:	af02      	add	r7, sp, #8
 8019572:	60f8      	str	r0, [r7, #12]
 8019574:	60b9      	str	r1, [r7, #8]
 8019576:	607a      	str	r2, [r7, #4]
 8019578:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 801957a:	68f8      	ldr	r0, [r7, #12]
 801957c:	f7ff fd0c 	bl	8018f98 <get_socket>
 8019580:	64f8      	str	r0, [r7, #76]	@ 0x4c
  if (!sock) {
 8019582:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019584:	2b00      	cmp	r3, #0
 8019586:	d102      	bne.n	801958e <lwip_recvfrom+0x22>
    return -1;
 8019588:	f04f 33ff 	mov.w	r3, #4294967295
 801958c:	e05e      	b.n	801964c <lwip_recvfrom+0xe0>
    done_socket(sock);
    return ret;
  } else
#endif
  {
    u16_t datagram_len = 0;
 801958e:	2300      	movs	r3, #0
 8019590:	877b      	strh	r3, [r7, #58]	@ 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 8019592:	68bb      	ldr	r3, [r7, #8]
 8019594:	633b      	str	r3, [r7, #48]	@ 0x30
    vec.iov_len = len;
 8019596:	687b      	ldr	r3, [r7, #4]
 8019598:	637b      	str	r3, [r7, #52]	@ 0x34
    msg.msg_control = NULL;
 801959a:	2300      	movs	r3, #0
 801959c:	627b      	str	r3, [r7, #36]	@ 0x24
    msg.msg_controllen = 0;
 801959e:	2300      	movs	r3, #0
 80195a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    msg.msg_flags = 0;
 80195a2:	2300      	movs	r3, #0
 80195a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    msg.msg_iov = &vec;
 80195a6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80195aa:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 80195ac:	2301      	movs	r3, #1
 80195ae:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 80195b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80195b2:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 80195b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80195b6:	2b00      	cmp	r3, #0
 80195b8:	d002      	beq.n	80195c0 <lwip_recvfrom+0x54>
 80195ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80195bc:	681b      	ldr	r3, [r3, #0]
 80195be:	e000      	b.n	80195c2 <lwip_recvfrom+0x56>
 80195c0:	2300      	movs	r3, #0
 80195c2:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 80195c4:	f107 013a 	add.w	r1, r7, #58	@ 0x3a
 80195c8:	f107 0214 	add.w	r2, r7, #20
 80195cc:	68fb      	ldr	r3, [r7, #12]
 80195ce:	9300      	str	r3, [sp, #0]
 80195d0:	460b      	mov	r3, r1
 80195d2:	6839      	ldr	r1, [r7, #0]
 80195d4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80195d6:	f7ff fef5 	bl	80193c4 <lwip_recvfrom_udp_raw>
 80195da:	4603      	mov	r3, r0
 80195dc:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (err != ERR_OK) {
 80195e0:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 80195e4:	2b00      	cmp	r3, #0
 80195e6:	d00e      	beq.n	8019606 <lwip_recvfrom+0x9a>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 80195e8:	f997 304b 	ldrsb.w	r3, [r7, #75]	@ 0x4b
 80195ec:	4618      	mov	r0, r3
 80195ee:	f7fb f8c9 	bl	8014784 <err_to_errno>
 80195f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80195f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80195f6:	2b00      	cmp	r3, #0
 80195f8:	d002      	beq.n	8019600 <lwip_recvfrom+0x94>
 80195fa:	4a16      	ldr	r2, [pc, #88]	@ (8019654 <lwip_recvfrom+0xe8>)
 80195fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80195fe:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 8019600:	f04f 33ff 	mov.w	r3, #4294967295
 8019604:	e022      	b.n	801964c <lwip_recvfrom+0xe0>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 8019606:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019608:	461a      	mov	r2, r3
 801960a:	687b      	ldr	r3, [r7, #4]
 801960c:	4293      	cmp	r3, r2
 801960e:	bf28      	it	cs
 8019610:	4613      	movcs	r3, r2
 8019612:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8019616:	4293      	cmp	r3, r2
 8019618:	d206      	bcs.n	8019628 <lwip_recvfrom+0xbc>
 801961a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801961c:	461a      	mov	r2, r3
 801961e:	687b      	ldr	r3, [r7, #4]
 8019620:	4293      	cmp	r3, r2
 8019622:	bf28      	it	cs
 8019624:	4613      	movcs	r3, r2
 8019626:	e001      	b.n	801962c <lwip_recvfrom+0xc0>
 8019628:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801962c:	647b      	str	r3, [r7, #68]	@ 0x44
    if (fromlen) {
 801962e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019630:	2b00      	cmp	r3, #0
 8019632:	d002      	beq.n	801963a <lwip_recvfrom+0xce>
      *fromlen = msg.msg_namelen;
 8019634:	69ba      	ldr	r2, [r7, #24]
 8019636:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8019638:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 801963a:	2300      	movs	r3, #0
 801963c:	643b      	str	r3, [r7, #64]	@ 0x40
 801963e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019640:	2b00      	cmp	r3, #0
 8019642:	d002      	beq.n	801964a <lwip_recvfrom+0xde>
 8019644:	4a03      	ldr	r2, [pc, #12]	@ (8019654 <lwip_recvfrom+0xe8>)
 8019646:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8019648:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 801964a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 801964c:	4618      	mov	r0, r3
 801964e:	3750      	adds	r7, #80	@ 0x50
 8019650:	46bd      	mov	sp, r7
 8019652:	bd80      	pop	{r7, pc}
 8019654:	2401c968 	.word	0x2401c968

08019658 <lwip_sendto>:
}

ssize_t
lwip_sendto(int s, const void *data, size_t size, int flags,
            const struct sockaddr *to, socklen_t tolen)
{
 8019658:	b580      	push	{r7, lr}
 801965a:	b090      	sub	sp, #64	@ 0x40
 801965c:	af00      	add	r7, sp, #0
 801965e:	60f8      	str	r0, [r7, #12]
 8019660:	60b9      	str	r1, [r7, #8]
 8019662:	607a      	str	r2, [r7, #4]
 8019664:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t short_size;
  u16_t remote_port;
  struct netbuf buf;

  sock = get_socket(s);
 8019666:	68f8      	ldr	r0, [r7, #12]
 8019668:	f7ff fc96 	bl	8018f98 <get_socket>
 801966c:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (!sock) {
 801966e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019670:	2b00      	cmp	r3, #0
 8019672:	d102      	bne.n	801967a <lwip_sendto+0x22>
    return -1;
 8019674:	f04f 33ff 	mov.w	r3, #4294967295
 8019678:	e099      	b.n	80197ae <lwip_sendto+0x156>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 801967a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801967c:	681b      	ldr	r3, [r3, #0]
 801967e:	781b      	ldrb	r3, [r3, #0]
 8019680:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8019684:	2b10      	cmp	r3, #16
 8019686:	d10d      	bne.n	80196a4 <lwip_sendto+0x4c>
#if LWIP_TCP
    done_socket(sock);
    return lwip_send(s, data, size, flags);
#else /* LWIP_TCP */
    LWIP_UNUSED_ARG(flags);
    sock_set_errno(sock, err_to_errno(ERR_ARG));
 8019688:	f06f 000f 	mvn.w	r0, #15
 801968c:	f7fb f87a 	bl	8014784 <err_to_errno>
 8019690:	6278      	str	r0, [r7, #36]	@ 0x24
 8019692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019694:	2b00      	cmp	r3, #0
 8019696:	d002      	beq.n	801969e <lwip_sendto+0x46>
 8019698:	4a47      	ldr	r2, [pc, #284]	@ (80197b8 <lwip_sendto+0x160>)
 801969a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801969c:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 801969e:	f04f 33ff 	mov.w	r3, #4294967295
 80196a2:	e084      	b.n	80197ae <lwip_sendto+0x156>
#endif /* LWIP_TCP */
  }

  if (size > LWIP_MIN(0xFFFF, SSIZE_MAX)) {
 80196a4:	687b      	ldr	r3, [r7, #4]
 80196a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80196aa:	d30a      	bcc.n	80196c2 <lwip_sendto+0x6a>
    /* cannot fit into one datagram (at least for us) */
    sock_set_errno(sock, EMSGSIZE);
 80196ac:	235a      	movs	r3, #90	@ 0x5a
 80196ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80196b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80196b2:	2b00      	cmp	r3, #0
 80196b4:	d002      	beq.n	80196bc <lwip_sendto+0x64>
 80196b6:	4a40      	ldr	r2, [pc, #256]	@ (80197b8 <lwip_sendto+0x160>)
 80196b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80196ba:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 80196bc:	f04f 33ff 	mov.w	r3, #4294967295
 80196c0:	e075      	b.n	80197ae <lwip_sendto+0x156>
  }
  short_size = (u16_t)size;
 80196c2:	687b      	ldr	r3, [r7, #4]
 80196c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
  LWIP_ERROR("lwip_sendto: invalid address", (((to == NULL) && (tolen == 0)) ||
 80196c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80196c8:	2b00      	cmp	r3, #0
 80196ca:	d102      	bne.n	80196d2 <lwip_sendto+0x7a>
 80196cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80196ce:	2b00      	cmp	r3, #0
 80196d0:	d023      	beq.n	801971a <lwip_sendto+0xc2>
 80196d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80196d4:	2b10      	cmp	r3, #16
 80196d6:	d10b      	bne.n	80196f0 <lwip_sendto+0x98>
 80196d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80196da:	2b00      	cmp	r3, #0
 80196dc:	d008      	beq.n	80196f0 <lwip_sendto+0x98>
 80196de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80196e0:	785b      	ldrb	r3, [r3, #1]
 80196e2:	2b02      	cmp	r3, #2
 80196e4:	d104      	bne.n	80196f0 <lwip_sendto+0x98>
 80196e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80196e8:	f003 0303 	and.w	r3, r3, #3
 80196ec:	2b00      	cmp	r3, #0
 80196ee:	d014      	beq.n	801971a <lwip_sendto+0xc2>
 80196f0:	4b32      	ldr	r3, [pc, #200]	@ (80197bc <lwip_sendto+0x164>)
 80196f2:	f240 6252 	movw	r2, #1618	@ 0x652
 80196f6:	4932      	ldr	r1, [pc, #200]	@ (80197c0 <lwip_sendto+0x168>)
 80196f8:	4832      	ldr	r0, [pc, #200]	@ (80197c4 <lwip_sendto+0x16c>)
 80196fa:	f003 fce7 	bl	801d0cc <iprintf>
 80196fe:	f06f 000f 	mvn.w	r0, #15
 8019702:	f7fb f83f 	bl	8014784 <err_to_errno>
 8019706:	6338      	str	r0, [r7, #48]	@ 0x30
 8019708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801970a:	2b00      	cmp	r3, #0
 801970c:	d002      	beq.n	8019714 <lwip_sendto+0xbc>
 801970e:	4a2a      	ldr	r2, [pc, #168]	@ (80197b8 <lwip_sendto+0x160>)
 8019710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019712:	6013      	str	r3, [r2, #0]
 8019714:	f04f 33ff 	mov.w	r3, #4294967295
 8019718:	e049      	b.n	80197ae <lwip_sendto+0x156>
              ((to != NULL) && (IS_SOCK_ADDR_TYPE_VALID(to) && IS_SOCK_ADDR_ALIGNED(to))))),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(tolen);

  /* initialize a buffer */
  buf.p = buf.ptr = NULL;
 801971a:	2300      	movs	r3, #0
 801971c:	61bb      	str	r3, [r7, #24]
 801971e:	69bb      	ldr	r3, [r7, #24]
 8019720:	617b      	str	r3, [r7, #20]
#if LWIP_CHECKSUM_ON_COPY
  buf.flags = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
  if (to) {
 8019722:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019724:	2b00      	cmp	r3, #0
 8019726:	d00a      	beq.n	801973e <lwip_sendto+0xe6>
    SOCKADDR_TO_IPADDR_PORT(to, &buf.addr, remote_port);
 8019728:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801972a:	685b      	ldr	r3, [r3, #4]
 801972c:	61fb      	str	r3, [r7, #28]
 801972e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019730:	885b      	ldrh	r3, [r3, #2]
 8019732:	4618      	mov	r0, r3
 8019734:	f7fa fff6 	bl	8014724 <lwip_htons>
 8019738:	4603      	mov	r3, r0
 801973a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 801973c:	e003      	b.n	8019746 <lwip_sendto+0xee>
  } else {
    remote_port = 0;
 801973e:	2300      	movs	r3, #0
 8019740:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    ip_addr_set_any(NETCONNTYPE_ISIPV6(netconn_type(sock->conn)), &buf.addr);
 8019742:	2300      	movs	r3, #0
 8019744:	61fb      	str	r3, [r7, #28]
  }
  netbuf_fromport(&buf) = remote_port;
 8019746:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019748:	843b      	strh	r3, [r7, #32]
      MEMCPY(buf.p->payload, data, short_size);
    }
    err = ERR_OK;
  }
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  err = netbuf_ref(&buf, data, short_size);
 801974a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801974c:	f107 0314 	add.w	r3, r7, #20
 8019750:	68b9      	ldr	r1, [r7, #8]
 8019752:	4618      	mov	r0, r3
 8019754:	f7fe fa9c 	bl	8017c90 <netbuf_ref>
 8019758:	4603      	mov	r3, r0
 801975a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (err == ERR_OK) {
 801975e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8019762:	2b00      	cmp	r3, #0
 8019764:	d10a      	bne.n	801977c <lwip_sendto+0x124>
      IP_SET_TYPE_VAL(buf.addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    /* send the data */
    err = netconn_send(sock->conn, &buf);
 8019766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019768:	681b      	ldr	r3, [r3, #0]
 801976a:	f107 0214 	add.w	r2, r7, #20
 801976e:	4611      	mov	r1, r2
 8019770:	4618      	mov	r0, r3
 8019772:	f7fa fcd5 	bl	8014120 <netconn_send>
 8019776:	4603      	mov	r3, r0
 8019778:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  /* deallocated the buffer */
  netbuf_free(&buf);
 801977c:	f107 0314 	add.w	r3, r7, #20
 8019780:	4618      	mov	r0, r3
 8019782:	f7fe fa5d 	bl	8017c40 <netbuf_free>

  sock_set_errno(sock, err_to_errno(err));
 8019786:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801978a:	4618      	mov	r0, r3
 801978c:	f7fa fffa 	bl	8014784 <err_to_errno>
 8019790:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8019792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019794:	2b00      	cmp	r3, #0
 8019796:	d002      	beq.n	801979e <lwip_sendto+0x146>
 8019798:	4a07      	ldr	r2, [pc, #28]	@ (80197b8 <lwip_sendto+0x160>)
 801979a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801979c:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return (err == ERR_OK ? short_size : -1);
 801979e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80197a2:	2b00      	cmp	r3, #0
 80197a4:	d101      	bne.n	80197aa <lwip_sendto+0x152>
 80197a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80197a8:	e001      	b.n	80197ae <lwip_sendto+0x156>
 80197aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80197ae:	4618      	mov	r0, r3
 80197b0:	3740      	adds	r7, #64	@ 0x40
 80197b2:	46bd      	mov	sp, r7
 80197b4:	bd80      	pop	{r7, pc}
 80197b6:	bf00      	nop
 80197b8:	2401c968 	.word	0x2401c968
 80197bc:	08022798 	.word	0x08022798
 80197c0:	08022a14 	.word	0x08022a14
 80197c4:	08022810 	.word	0x08022810

080197c8 <lwip_socket>:

int
lwip_socket(int domain, int type, int protocol)
{
 80197c8:	b580      	push	{r7, lr}
 80197ca:	b086      	sub	sp, #24
 80197cc:	af00      	add	r7, sp, #0
 80197ce:	60f8      	str	r0, [r7, #12]
 80197d0:	60b9      	str	r1, [r7, #8]
 80197d2:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 80197d4:	68bb      	ldr	r3, [r7, #8]
 80197d6:	2b03      	cmp	r3, #3
 80197d8:	d009      	beq.n	80197ee <lwip_socket+0x26>
 80197da:	68bb      	ldr	r3, [r7, #8]
 80197dc:	2b03      	cmp	r3, #3
 80197de:	dc23      	bgt.n	8019828 <lwip_socket+0x60>
 80197e0:	68bb      	ldr	r3, [r7, #8]
 80197e2:	2b01      	cmp	r3, #1
 80197e4:	d019      	beq.n	801981a <lwip_socket+0x52>
 80197e6:	68bb      	ldr	r3, [r7, #8]
 80197e8:	2b02      	cmp	r3, #2
 80197ea:	d009      	beq.n	8019800 <lwip_socket+0x38>
 80197ec:	e01c      	b.n	8019828 <lwip_socket+0x60>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 80197ee:	687b      	ldr	r3, [r7, #4]
 80197f0:	b2db      	uxtb	r3, r3
 80197f2:	4a22      	ldr	r2, [pc, #136]	@ (801987c <lwip_socket+0xb4>)
 80197f4:	4619      	mov	r1, r3
 80197f6:	2040      	movs	r0, #64	@ 0x40
 80197f8:	f7fa fadc 	bl	8013db4 <netconn_new_with_proto_and_callback>
 80197fc:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 80197fe:	e019      	b.n	8019834 <lwip_socket+0x6c>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 8019800:	687b      	ldr	r3, [r7, #4]
 8019802:	2b88      	cmp	r3, #136	@ 0x88
 8019804:	d101      	bne.n	801980a <lwip_socket+0x42>
 8019806:	2321      	movs	r3, #33	@ 0x21
 8019808:	e000      	b.n	801980c <lwip_socket+0x44>
 801980a:	2320      	movs	r3, #32
 801980c:	4a1b      	ldr	r2, [pc, #108]	@ (801987c <lwip_socket+0xb4>)
 801980e:	2100      	movs	r1, #0
 8019810:	4618      	mov	r0, r3
 8019812:	f7fa facf 	bl	8013db4 <netconn_new_with_proto_and_callback>
 8019816:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 8019818:	e00c      	b.n	8019834 <lwip_socket+0x6c>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 801981a:	4a18      	ldr	r2, [pc, #96]	@ (801987c <lwip_socket+0xb4>)
 801981c:	2100      	movs	r1, #0
 801981e:	2010      	movs	r0, #16
 8019820:	f7fa fac8 	bl	8013db4 <netconn_new_with_proto_and_callback>
 8019824:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8019826:	e005      	b.n	8019834 <lwip_socket+0x6c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 8019828:	4b15      	ldr	r3, [pc, #84]	@ (8019880 <lwip_socket+0xb8>)
 801982a:	2216      	movs	r2, #22
 801982c:	601a      	str	r2, [r3, #0]
      return -1;
 801982e:	f04f 33ff 	mov.w	r3, #4294967295
 8019832:	e01e      	b.n	8019872 <lwip_socket+0xaa>
  }

  if (!conn) {
 8019834:	697b      	ldr	r3, [r7, #20]
 8019836:	2b00      	cmp	r3, #0
 8019838:	d105      	bne.n	8019846 <lwip_socket+0x7e>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 801983a:	4b11      	ldr	r3, [pc, #68]	@ (8019880 <lwip_socket+0xb8>)
 801983c:	2269      	movs	r2, #105	@ 0x69
 801983e:	601a      	str	r2, [r3, #0]
    return -1;
 8019840:	f04f 33ff 	mov.w	r3, #4294967295
 8019844:	e015      	b.n	8019872 <lwip_socket+0xaa>
  }

  i = alloc_socket(conn, 0);
 8019846:	2100      	movs	r1, #0
 8019848:	6978      	ldr	r0, [r7, #20]
 801984a:	f7ff fbbd 	bl	8018fc8 <alloc_socket>
 801984e:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 8019850:	693b      	ldr	r3, [r7, #16]
 8019852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019856:	d108      	bne.n	801986a <lwip_socket+0xa2>
    netconn_delete(conn);
 8019858:	6978      	ldr	r0, [r7, #20]
 801985a:	f7fa fb37 	bl	8013ecc <netconn_delete>
    set_errno(ENFILE);
 801985e:	4b08      	ldr	r3, [pc, #32]	@ (8019880 <lwip_socket+0xb8>)
 8019860:	2217      	movs	r2, #23
 8019862:	601a      	str	r2, [r3, #0]
    return -1;
 8019864:	f04f 33ff 	mov.w	r3, #4294967295
 8019868:	e003      	b.n	8019872 <lwip_socket+0xaa>
  }
  conn->socket = i;
 801986a:	697b      	ldr	r3, [r7, #20]
 801986c:	693a      	ldr	r2, [r7, #16]
 801986e:	615a      	str	r2, [r3, #20]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 8019870:	693b      	ldr	r3, [r7, #16]
}
 8019872:	4618      	mov	r0, r3
 8019874:	3718      	adds	r7, #24
 8019876:	46bd      	mov	sp, r7
 8019878:	bd80      	pop	{r7, pc}
 801987a:	bf00      	nop
 801987c:	0801990d 	.word	0x0801990d
 8019880:	2401c968 	.word	0x2401c968

08019884 <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 8019884:	b480      	push	{r7}
 8019886:	b087      	sub	sp, #28
 8019888:	af00      	add	r7, sp, #0
 801988a:	60f8      	str	r0, [r7, #12]
 801988c:	60b9      	str	r1, [r7, #8]
 801988e:	607a      	str	r2, [r7, #4]
 8019890:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8019892:	2300      	movs	r3, #0
 8019894:	617b      	str	r3, [r7, #20]
 8019896:	e02c      	b.n	80198f2 <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 8019898:	68fb      	ldr	r3, [r7, #12]
 801989a:	695a      	ldr	r2, [r3, #20]
 801989c:	697b      	ldr	r3, [r7, #20]
 801989e:	00db      	lsls	r3, r3, #3
 80198a0:	4413      	add	r3, r2
 80198a2:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 80198a4:	693b      	ldr	r3, [r7, #16]
 80198a6:	681b      	ldr	r3, [r3, #0]
 80198a8:	68ba      	ldr	r2, [r7, #8]
 80198aa:	429a      	cmp	r2, r3
 80198ac:	d11e      	bne.n	80198ec <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 80198ae:	687b      	ldr	r3, [r7, #4]
 80198b0:	2b00      	cmp	r3, #0
 80198b2:	d009      	beq.n	80198c8 <lwip_poll_should_wake+0x44>
 80198b4:	693b      	ldr	r3, [r7, #16]
 80198b6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80198ba:	b29b      	uxth	r3, r3
 80198bc:	f003 0301 	and.w	r3, r3, #1
 80198c0:	2b00      	cmp	r3, #0
 80198c2:	d001      	beq.n	80198c8 <lwip_poll_should_wake+0x44>
        return 1;
 80198c4:	2301      	movs	r3, #1
 80198c6:	e01a      	b.n	80198fe <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 80198c8:	683b      	ldr	r3, [r7, #0]
 80198ca:	2b00      	cmp	r3, #0
 80198cc:	d009      	beq.n	80198e2 <lwip_poll_should_wake+0x5e>
 80198ce:	693b      	ldr	r3, [r7, #16]
 80198d0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80198d4:	b29b      	uxth	r3, r3
 80198d6:	f003 0302 	and.w	r3, r3, #2
 80198da:	2b00      	cmp	r3, #0
 80198dc:	d001      	beq.n	80198e2 <lwip_poll_should_wake+0x5e>
        return 1;
 80198de:	2301      	movs	r3, #1
 80198e0:	e00d      	b.n	80198fe <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 80198e2:	6a3b      	ldr	r3, [r7, #32]
 80198e4:	2b00      	cmp	r3, #0
 80198e6:	d001      	beq.n	80198ec <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 80198e8:	2301      	movs	r3, #1
 80198ea:	e008      	b.n	80198fe <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 80198ec:	697b      	ldr	r3, [r7, #20]
 80198ee:	3301      	adds	r3, #1
 80198f0:	617b      	str	r3, [r7, #20]
 80198f2:	68fb      	ldr	r3, [r7, #12]
 80198f4:	699b      	ldr	r3, [r3, #24]
 80198f6:	697a      	ldr	r2, [r7, #20]
 80198f8:	429a      	cmp	r2, r3
 80198fa:	d3cd      	bcc.n	8019898 <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 80198fc:	2300      	movs	r3, #0
}
 80198fe:	4618      	mov	r0, r3
 8019900:	371c      	adds	r7, #28
 8019902:	46bd      	mov	sp, r7
 8019904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019908:	4770      	bx	lr
	...

0801990c <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 801990c:	b580      	push	{r7, lr}
 801990e:	b08a      	sub	sp, #40	@ 0x28
 8019910:	af00      	add	r7, sp, #0
 8019912:	6078      	str	r0, [r7, #4]
 8019914:	460b      	mov	r3, r1
 8019916:	70fb      	strb	r3, [r7, #3]
 8019918:	4613      	mov	r3, r2
 801991a:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 801991c:	687b      	ldr	r3, [r7, #4]
 801991e:	2b00      	cmp	r3, #0
 8019920:	f000 80a4 	beq.w	8019a6c <event_callback+0x160>
    s = conn->socket;
 8019924:	687b      	ldr	r3, [r7, #4]
 8019926:	695b      	ldr	r3, [r3, #20]
 8019928:	627b      	str	r3, [r7, #36]	@ 0x24
    if (s < 0) {
 801992a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801992c:	2b00      	cmp	r3, #0
 801992e:	da18      	bge.n	8019962 <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 8019930:	f000 fcdc 	bl	801a2ec <sys_arch_protect>
 8019934:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 8019936:	687b      	ldr	r3, [r7, #4]
 8019938:	695b      	ldr	r3, [r3, #20]
 801993a:	2b00      	cmp	r3, #0
 801993c:	da0b      	bge.n	8019956 <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 801993e:	78fb      	ldrb	r3, [r7, #3]
 8019940:	2b00      	cmp	r3, #0
 8019942:	d104      	bne.n	801994e <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 8019944:	687b      	ldr	r3, [r7, #4]
 8019946:	695b      	ldr	r3, [r3, #20]
 8019948:	1e5a      	subs	r2, r3, #1
 801994a:	687b      	ldr	r3, [r7, #4]
 801994c:	615a      	str	r2, [r3, #20]
        }
        SYS_ARCH_UNPROTECT(lev);
 801994e:	69f8      	ldr	r0, [r7, #28]
 8019950:	f000 fcda 	bl	801a308 <sys_arch_unprotect>
        return;
 8019954:	e08d      	b.n	8019a72 <event_callback+0x166>
      }
      s = conn->socket;
 8019956:	687b      	ldr	r3, [r7, #4]
 8019958:	695b      	ldr	r3, [r3, #20]
 801995a:	627b      	str	r3, [r7, #36]	@ 0x24
      SYS_ARCH_UNPROTECT(lev);
 801995c:	69f8      	ldr	r0, [r7, #28]
 801995e:	f000 fcd3 	bl	801a308 <sys_arch_unprotect>
    }

    sock = get_socket(s);
 8019962:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019964:	f7ff fb18 	bl	8018f98 <get_socket>
 8019968:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 801996a:	69bb      	ldr	r3, [r7, #24]
 801996c:	2b00      	cmp	r3, #0
 801996e:	d07f      	beq.n	8019a70 <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 8019970:	2301      	movs	r3, #1
 8019972:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 8019974:	f000 fcba 	bl	801a2ec <sys_arch_protect>
 8019978:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 801997a:	78fb      	ldrb	r3, [r7, #3]
 801997c:	2b04      	cmp	r3, #4
 801997e:	d83e      	bhi.n	80199fe <event_callback+0xf2>
 8019980:	a201      	add	r2, pc, #4	@ (adr r2, 8019988 <event_callback+0x7c>)
 8019982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019986:	bf00      	nop
 8019988:	0801999d 	.word	0x0801999d
 801998c:	080199bf 	.word	0x080199bf
 8019990:	080199d7 	.word	0x080199d7
 8019994:	080199eb 	.word	0x080199eb
 8019998:	080199f7 	.word	0x080199f7
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 801999c:	69bb      	ldr	r3, [r7, #24]
 801999e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80199a2:	b29b      	uxth	r3, r3
 80199a4:	3301      	adds	r3, #1
 80199a6:	b29b      	uxth	r3, r3
 80199a8:	b21a      	sxth	r2, r3
 80199aa:	69bb      	ldr	r3, [r7, #24]
 80199ac:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 80199ae:	69bb      	ldr	r3, [r7, #24]
 80199b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80199b4:	2b01      	cmp	r3, #1
 80199b6:	dd2a      	ble.n	8019a0e <event_callback+0x102>
        check_waiters = 0;
 80199b8:	2300      	movs	r3, #0
 80199ba:	623b      	str	r3, [r7, #32]
      }
      break;
 80199bc:	e027      	b.n	8019a0e <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 80199be:	69bb      	ldr	r3, [r7, #24]
 80199c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80199c4:	b29b      	uxth	r3, r3
 80199c6:	3b01      	subs	r3, #1
 80199c8:	b29b      	uxth	r3, r3
 80199ca:	b21a      	sxth	r2, r3
 80199cc:	69bb      	ldr	r3, [r7, #24]
 80199ce:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 80199d0:	2300      	movs	r3, #0
 80199d2:	623b      	str	r3, [r7, #32]
      break;
 80199d4:	e01c      	b.n	8019a10 <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 80199d6:	69bb      	ldr	r3, [r7, #24]
 80199d8:	895b      	ldrh	r3, [r3, #10]
 80199da:	2b00      	cmp	r3, #0
 80199dc:	d001      	beq.n	80199e2 <event_callback+0xd6>
        check_waiters = 0;
 80199de:	2300      	movs	r3, #0
 80199e0:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 80199e2:	69bb      	ldr	r3, [r7, #24]
 80199e4:	2201      	movs	r2, #1
 80199e6:	815a      	strh	r2, [r3, #10]
      break;
 80199e8:	e012      	b.n	8019a10 <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 80199ea:	69bb      	ldr	r3, [r7, #24]
 80199ec:	2200      	movs	r2, #0
 80199ee:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 80199f0:	2300      	movs	r3, #0
 80199f2:	623b      	str	r3, [r7, #32]
      break;
 80199f4:	e00c      	b.n	8019a10 <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 80199f6:	69bb      	ldr	r3, [r7, #24]
 80199f8:	2201      	movs	r2, #1
 80199fa:	819a      	strh	r2, [r3, #12]
      break;
 80199fc:	e008      	b.n	8019a10 <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 80199fe:	4b1e      	ldr	r3, [pc, #120]	@ (8019a78 <event_callback+0x16c>)
 8019a00:	f44f 621f 	mov.w	r2, #2544	@ 0x9f0
 8019a04:	491d      	ldr	r1, [pc, #116]	@ (8019a7c <event_callback+0x170>)
 8019a06:	481e      	ldr	r0, [pc, #120]	@ (8019a80 <event_callback+0x174>)
 8019a08:	f003 fb60 	bl	801d0cc <iprintf>
      break;
 8019a0c:	e000      	b.n	8019a10 <event_callback+0x104>
      break;
 8019a0e:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 8019a10:	69bb      	ldr	r3, [r7, #24]
 8019a12:	7b9b      	ldrb	r3, [r3, #14]
 8019a14:	2b00      	cmp	r3, #0
 8019a16:	d025      	beq.n	8019a64 <event_callback+0x158>
 8019a18:	6a3b      	ldr	r3, [r7, #32]
 8019a1a:	2b00      	cmp	r3, #0
 8019a1c:	d022      	beq.n	8019a64 <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 8019a1e:	69bb      	ldr	r3, [r7, #24]
 8019a20:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8019a24:	2b00      	cmp	r3, #0
 8019a26:	bfcc      	ite	gt
 8019a28:	2301      	movgt	r3, #1
 8019a2a:	2300      	movle	r3, #0
 8019a2c:	b2db      	uxtb	r3, r3
 8019a2e:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 8019a30:	69bb      	ldr	r3, [r7, #24]
 8019a32:	895b      	ldrh	r3, [r3, #10]
 8019a34:	2b00      	cmp	r3, #0
 8019a36:	bf14      	ite	ne
 8019a38:	2301      	movne	r3, #1
 8019a3a:	2300      	moveq	r3, #0
 8019a3c:	b2db      	uxtb	r3, r3
 8019a3e:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 8019a40:	69bb      	ldr	r3, [r7, #24]
 8019a42:	899b      	ldrh	r3, [r3, #12]
 8019a44:	2b00      	cmp	r3, #0
 8019a46:	bf14      	ite	ne
 8019a48:	2301      	movne	r3, #1
 8019a4a:	2300      	moveq	r3, #0
 8019a4c:	b2db      	uxtb	r3, r3
 8019a4e:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 8019a50:	69f8      	ldr	r0, [r7, #28]
 8019a52:	f000 fc59 	bl	801a308 <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 8019a56:	68fb      	ldr	r3, [r7, #12]
 8019a58:	693a      	ldr	r2, [r7, #16]
 8019a5a:	6979      	ldr	r1, [r7, #20]
 8019a5c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019a5e:	f000 f811 	bl	8019a84 <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 8019a62:	e006      	b.n	8019a72 <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 8019a64:	69f8      	ldr	r0, [r7, #28]
 8019a66:	f000 fc4f 	bl	801a308 <sys_arch_unprotect>
 8019a6a:	e002      	b.n	8019a72 <event_callback+0x166>
    return;
 8019a6c:	bf00      	nop
 8019a6e:	e000      	b.n	8019a72 <event_callback+0x166>
      return;
 8019a70:	bf00      	nop
  }
  done_socket(sock);
}
 8019a72:	3728      	adds	r7, #40	@ 0x28
 8019a74:	46bd      	mov	sp, r7
 8019a76:	bd80      	pop	{r7, pc}
 8019a78:	08022798 	.word	0x08022798
 8019a7c:	08022ab0 	.word	0x08022ab0
 8019a80:	08022810 	.word	0x08022810

08019a84 <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 8019a84:	b580      	push	{r7, lr}
 8019a86:	b088      	sub	sp, #32
 8019a88:	af02      	add	r7, sp, #8
 8019a8a:	60f8      	str	r0, [r7, #12]
 8019a8c:	60b9      	str	r1, [r7, #8]
 8019a8e:	607a      	str	r2, [r7, #4]
 8019a90:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 8019a92:	4b42      	ldr	r3, [pc, #264]	@ (8019b9c <select_check_waiters+0x118>)
 8019a94:	681b      	ldr	r3, [r3, #0]
 8019a96:	617b      	str	r3, [r7, #20]
 8019a98:	e078      	b.n	8019b8c <select_check_waiters+0x108>
    if (scb->sem_signalled == 0) {
 8019a9a:	697b      	ldr	r3, [r7, #20]
 8019a9c:	69db      	ldr	r3, [r3, #28]
 8019a9e:	2b00      	cmp	r3, #0
 8019aa0:	d171      	bne.n	8019b86 <select_check_waiters+0x102>
      /* semaphore not signalled yet */
      int do_signal = 0;
 8019aa2:	2300      	movs	r3, #0
 8019aa4:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 8019aa6:	697b      	ldr	r3, [r7, #20]
 8019aa8:	695b      	ldr	r3, [r3, #20]
 8019aaa:	2b00      	cmp	r3, #0
 8019aac:	d009      	beq.n	8019ac2 <select_check_waiters+0x3e>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 8019aae:	683b      	ldr	r3, [r7, #0]
 8019ab0:	9300      	str	r3, [sp, #0]
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	68ba      	ldr	r2, [r7, #8]
 8019ab6:	68f9      	ldr	r1, [r7, #12]
 8019ab8:	6978      	ldr	r0, [r7, #20]
 8019aba:	f7ff fee3 	bl	8019884 <lwip_poll_should_wake>
 8019abe:	6138      	str	r0, [r7, #16]
 8019ac0:	e056      	b.n	8019b70 <select_check_waiters+0xec>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 8019ac2:	68bb      	ldr	r3, [r7, #8]
 8019ac4:	2b00      	cmp	r3, #0
 8019ac6:	d017      	beq.n	8019af8 <select_check_waiters+0x74>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 8019ac8:	697b      	ldr	r3, [r7, #20]
 8019aca:	689b      	ldr	r3, [r3, #8]
 8019acc:	2b00      	cmp	r3, #0
 8019ace:	d013      	beq.n	8019af8 <select_check_waiters+0x74>
 8019ad0:	697b      	ldr	r3, [r7, #20]
 8019ad2:	689a      	ldr	r2, [r3, #8]
 8019ad4:	68fb      	ldr	r3, [r7, #12]
 8019ad6:	2b00      	cmp	r3, #0
 8019ad8:	da00      	bge.n	8019adc <select_check_waiters+0x58>
 8019ada:	331f      	adds	r3, #31
 8019adc:	115b      	asrs	r3, r3, #5
 8019ade:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8019ae2:	68fb      	ldr	r3, [r7, #12]
 8019ae4:	f003 031f 	and.w	r3, r3, #31
 8019ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8019aec:	f003 0301 	and.w	r3, r3, #1
 8019af0:	2b00      	cmp	r3, #0
 8019af2:	d001      	beq.n	8019af8 <select_check_waiters+0x74>
            do_signal = 1;
 8019af4:	2301      	movs	r3, #1
 8019af6:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 8019af8:	687b      	ldr	r3, [r7, #4]
 8019afa:	2b00      	cmp	r3, #0
 8019afc:	d01a      	beq.n	8019b34 <select_check_waiters+0xb0>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 8019afe:	693b      	ldr	r3, [r7, #16]
 8019b00:	2b00      	cmp	r3, #0
 8019b02:	d117      	bne.n	8019b34 <select_check_waiters+0xb0>
 8019b04:	697b      	ldr	r3, [r7, #20]
 8019b06:	68db      	ldr	r3, [r3, #12]
 8019b08:	2b00      	cmp	r3, #0
 8019b0a:	d013      	beq.n	8019b34 <select_check_waiters+0xb0>
 8019b0c:	697b      	ldr	r3, [r7, #20]
 8019b0e:	68da      	ldr	r2, [r3, #12]
 8019b10:	68fb      	ldr	r3, [r7, #12]
 8019b12:	2b00      	cmp	r3, #0
 8019b14:	da00      	bge.n	8019b18 <select_check_waiters+0x94>
 8019b16:	331f      	adds	r3, #31
 8019b18:	115b      	asrs	r3, r3, #5
 8019b1a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8019b1e:	68fb      	ldr	r3, [r7, #12]
 8019b20:	f003 031f 	and.w	r3, r3, #31
 8019b24:	fa22 f303 	lsr.w	r3, r2, r3
 8019b28:	f003 0301 	and.w	r3, r3, #1
 8019b2c:	2b00      	cmp	r3, #0
 8019b2e:	d001      	beq.n	8019b34 <select_check_waiters+0xb0>
            do_signal = 1;
 8019b30:	2301      	movs	r3, #1
 8019b32:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 8019b34:	683b      	ldr	r3, [r7, #0]
 8019b36:	2b00      	cmp	r3, #0
 8019b38:	d01a      	beq.n	8019b70 <select_check_waiters+0xec>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 8019b3a:	693b      	ldr	r3, [r7, #16]
 8019b3c:	2b00      	cmp	r3, #0
 8019b3e:	d117      	bne.n	8019b70 <select_check_waiters+0xec>
 8019b40:	697b      	ldr	r3, [r7, #20]
 8019b42:	691b      	ldr	r3, [r3, #16]
 8019b44:	2b00      	cmp	r3, #0
 8019b46:	d013      	beq.n	8019b70 <select_check_waiters+0xec>
 8019b48:	697b      	ldr	r3, [r7, #20]
 8019b4a:	691a      	ldr	r2, [r3, #16]
 8019b4c:	68fb      	ldr	r3, [r7, #12]
 8019b4e:	2b00      	cmp	r3, #0
 8019b50:	da00      	bge.n	8019b54 <select_check_waiters+0xd0>
 8019b52:	331f      	adds	r3, #31
 8019b54:	115b      	asrs	r3, r3, #5
 8019b56:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8019b5a:	68fb      	ldr	r3, [r7, #12]
 8019b5c:	f003 031f 	and.w	r3, r3, #31
 8019b60:	fa22 f303 	lsr.w	r3, r2, r3
 8019b64:	f003 0301 	and.w	r3, r3, #1
 8019b68:	2b00      	cmp	r3, #0
 8019b6a:	d001      	beq.n	8019b70 <select_check_waiters+0xec>
            do_signal = 1;
 8019b6c:	2301      	movs	r3, #1
 8019b6e:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 8019b70:	693b      	ldr	r3, [r7, #16]
 8019b72:	2b00      	cmp	r3, #0
 8019b74:	d007      	beq.n	8019b86 <select_check_waiters+0x102>
        scb->sem_signalled = 1;
 8019b76:	697b      	ldr	r3, [r7, #20]
 8019b78:	2201      	movs	r2, #1
 8019b7a:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 8019b7c:	697b      	ldr	r3, [r7, #20]
 8019b7e:	3320      	adds	r3, #32
 8019b80:	4618      	mov	r0, r3
 8019b82:	f000 fb1c 	bl	801a1be <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 8019b86:	697b      	ldr	r3, [r7, #20]
 8019b88:	681b      	ldr	r3, [r3, #0]
 8019b8a:	617b      	str	r3, [r7, #20]
 8019b8c:	697b      	ldr	r3, [r7, #20]
 8019b8e:	2b00      	cmp	r3, #0
 8019b90:	d183      	bne.n	8019a9a <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 8019b92:	bf00      	nop
 8019b94:	bf00      	nop
 8019b96:	3718      	adds	r7, #24
 8019b98:	46bd      	mov	sp, r7
 8019b9a:	bd80      	pop	{r7, pc}
 8019b9c:	2401c964 	.word	0x2401c964

08019ba0 <lwip_sockopt_to_ipopt>:
}
#endif  /* LWIP_TCPIP_CORE_LOCKING */

static int
lwip_sockopt_to_ipopt(int optname)
{
 8019ba0:	b580      	push	{r7, lr}
 8019ba2:	b082      	sub	sp, #8
 8019ba4:	af00      	add	r7, sp, #0
 8019ba6:	6078      	str	r0, [r7, #4]
  /* Map SO_* values to our internal SOF_* values
   * We should not rely on #defines in socket.h
   * being in sync with ip.h.
   */
  switch (optname) {
 8019ba8:	687b      	ldr	r3, [r7, #4]
 8019baa:	2b20      	cmp	r3, #32
 8019bac:	d009      	beq.n	8019bc2 <lwip_sockopt_to_ipopt+0x22>
 8019bae:	687b      	ldr	r3, [r7, #4]
 8019bb0:	2b20      	cmp	r3, #32
 8019bb2:	dc0c      	bgt.n	8019bce <lwip_sockopt_to_ipopt+0x2e>
 8019bb4:	687b      	ldr	r3, [r7, #4]
 8019bb6:	2b04      	cmp	r3, #4
 8019bb8:	d007      	beq.n	8019bca <lwip_sockopt_to_ipopt+0x2a>
 8019bba:	687b      	ldr	r3, [r7, #4]
 8019bbc:	2b08      	cmp	r3, #8
 8019bbe:	d002      	beq.n	8019bc6 <lwip_sockopt_to_ipopt+0x26>
 8019bc0:	e005      	b.n	8019bce <lwip_sockopt_to_ipopt+0x2e>
  case SO_BROADCAST:
    return SOF_BROADCAST;
 8019bc2:	2320      	movs	r3, #32
 8019bc4:	e00b      	b.n	8019bde <lwip_sockopt_to_ipopt+0x3e>
  case SO_KEEPALIVE:
    return SOF_KEEPALIVE;
 8019bc6:	2308      	movs	r3, #8
 8019bc8:	e009      	b.n	8019bde <lwip_sockopt_to_ipopt+0x3e>
  case SO_REUSEADDR:
    return SOF_REUSEADDR;
 8019bca:	2304      	movs	r3, #4
 8019bcc:	e007      	b.n	8019bde <lwip_sockopt_to_ipopt+0x3e>
  default:
    LWIP_ASSERT("Unknown socket option", 0);
 8019bce:	4b06      	ldr	r3, [pc, #24]	@ (8019be8 <lwip_sockopt_to_ipopt+0x48>)
 8019bd0:	f640 3239 	movw	r2, #2873	@ 0xb39
 8019bd4:	4905      	ldr	r1, [pc, #20]	@ (8019bec <lwip_sockopt_to_ipopt+0x4c>)
 8019bd6:	4806      	ldr	r0, [pc, #24]	@ (8019bf0 <lwip_sockopt_to_ipopt+0x50>)
 8019bd8:	f003 fa78 	bl	801d0cc <iprintf>
    return 0;
 8019bdc:	2300      	movs	r3, #0
  }
}
 8019bde:	4618      	mov	r0, r3
 8019be0:	3708      	adds	r7, #8
 8019be2:	46bd      	mov	sp, r7
 8019be4:	bd80      	pop	{r7, pc}
 8019be6:	bf00      	nop
 8019be8:	08022798 	.word	0x08022798
 8019bec:	08022ac0 	.word	0x08022ac0
 8019bf0:	08022810 	.word	0x08022810

08019bf4 <lwip_setsockopt>:
  return err;
}

int
lwip_setsockopt(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 8019bf4:	b580      	push	{r7, lr}
 8019bf6:	b08a      	sub	sp, #40	@ 0x28
 8019bf8:	af02      	add	r7, sp, #8
 8019bfa:	60f8      	str	r0, [r7, #12]
 8019bfc:	60b9      	str	r1, [r7, #8]
 8019bfe:	607a      	str	r2, [r7, #4]
 8019c00:	603b      	str	r3, [r7, #0]
  int err = 0;
 8019c02:	2300      	movs	r3, #0
 8019c04:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = get_socket(s);
 8019c06:	68f8      	ldr	r0, [r7, #12]
 8019c08:	f7ff f9c6 	bl	8018f98 <get_socket>
 8019c0c:	61b8      	str	r0, [r7, #24]
#if !LWIP_TCPIP_CORE_LOCKING
  err_t cberr;
  LWIP_SETGETSOCKOPT_DATA_VAR_DECLARE(data);
#endif /* !LWIP_TCPIP_CORE_LOCKING */

  if (!sock) {
 8019c0e:	69bb      	ldr	r3, [r7, #24]
 8019c10:	2b00      	cmp	r3, #0
 8019c12:	d102      	bne.n	8019c1a <lwip_setsockopt+0x26>
    return -1;
 8019c14:	f04f 33ff 	mov.w	r3, #4294967295
 8019c18:	e02b      	b.n	8019c72 <lwip_setsockopt+0x7e>
  }

  if (NULL == optval) {
 8019c1a:	683b      	ldr	r3, [r7, #0]
 8019c1c:	2b00      	cmp	r3, #0
 8019c1e:	d10a      	bne.n	8019c36 <lwip_setsockopt+0x42>
    sock_set_errno(sock, EFAULT);
 8019c20:	230e      	movs	r3, #14
 8019c22:	613b      	str	r3, [r7, #16]
 8019c24:	693b      	ldr	r3, [r7, #16]
 8019c26:	2b00      	cmp	r3, #0
 8019c28:	d002      	beq.n	8019c30 <lwip_setsockopt+0x3c>
 8019c2a:	4a14      	ldr	r2, [pc, #80]	@ (8019c7c <lwip_setsockopt+0x88>)
 8019c2c:	693b      	ldr	r3, [r7, #16]
 8019c2e:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8019c30:	f04f 33ff 	mov.w	r3, #4294967295
 8019c34:	e01d      	b.n	8019c72 <lwip_setsockopt+0x7e>
  }

#if LWIP_TCPIP_CORE_LOCKING
  /* core-locking can just call the -impl function */
  LOCK_TCPIP_CORE();
 8019c36:	4812      	ldr	r0, [pc, #72]	@ (8019c80 <lwip_setsockopt+0x8c>)
 8019c38:	f000 fb1c 	bl	801a274 <sys_mutex_lock>
  err = lwip_setsockopt_impl(s, level, optname, optval, optlen);
 8019c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019c3e:	9300      	str	r3, [sp, #0]
 8019c40:	683b      	ldr	r3, [r7, #0]
 8019c42:	687a      	ldr	r2, [r7, #4]
 8019c44:	68b9      	ldr	r1, [r7, #8]
 8019c46:	68f8      	ldr	r0, [r7, #12]
 8019c48:	f000 f81c 	bl	8019c84 <lwip_setsockopt_impl>
 8019c4c:	61f8      	str	r0, [r7, #28]
  UNLOCK_TCPIP_CORE();
 8019c4e:	480c      	ldr	r0, [pc, #48]	@ (8019c80 <lwip_setsockopt+0x8c>)
 8019c50:	f000 fb1f 	bl	801a292 <sys_mutex_unlock>
  /* maybe lwip_getsockopt_internal has changed err */
  err = LWIP_SETGETSOCKOPT_DATA_VAR_REF(data).err;
  LWIP_SETGETSOCKOPT_DATA_VAR_FREE(data);
#endif  /* LWIP_TCPIP_CORE_LOCKING */

  sock_set_errno(sock, err);
 8019c54:	69fb      	ldr	r3, [r7, #28]
 8019c56:	617b      	str	r3, [r7, #20]
 8019c58:	697b      	ldr	r3, [r7, #20]
 8019c5a:	2b00      	cmp	r3, #0
 8019c5c:	d002      	beq.n	8019c64 <lwip_setsockopt+0x70>
 8019c5e:	4a07      	ldr	r2, [pc, #28]	@ (8019c7c <lwip_setsockopt+0x88>)
 8019c60:	697b      	ldr	r3, [r7, #20]
 8019c62:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return err ? -1 : 0;
 8019c64:	69fb      	ldr	r3, [r7, #28]
 8019c66:	2b00      	cmp	r3, #0
 8019c68:	d002      	beq.n	8019c70 <lwip_setsockopt+0x7c>
 8019c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8019c6e:	e000      	b.n	8019c72 <lwip_setsockopt+0x7e>
 8019c70:	2300      	movs	r3, #0
}
 8019c72:	4618      	mov	r0, r3
 8019c74:	3720      	adds	r7, #32
 8019c76:	46bd      	mov	sp, r7
 8019c78:	bd80      	pop	{r7, pc}
 8019c7a:	bf00      	nop
 8019c7c:	2401c968 	.word	0x2401c968
 8019c80:	2401c97c 	.word	0x2401c97c

08019c84 <lwip_setsockopt_impl>:
/** lwip_setsockopt_impl: the actual implementation of setsockopt:
 * same argument as lwip_setsockopt, either called directly or through callback
 */
static int
lwip_setsockopt_impl(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 8019c84:	b580      	push	{r7, lr}
 8019c86:	b088      	sub	sp, #32
 8019c88:	af00      	add	r7, sp, #0
 8019c8a:	60f8      	str	r0, [r7, #12]
 8019c8c:	60b9      	str	r1, [r7, #8]
 8019c8e:	607a      	str	r2, [r7, #4]
 8019c90:	603b      	str	r3, [r7, #0]
  int err = 0;
 8019c92:	2300      	movs	r3, #0
 8019c94:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = tryget_socket(s);
 8019c96:	68f8      	ldr	r0, [r7, #12]
 8019c98:	f7ff f967 	bl	8018f6a <tryget_socket>
 8019c9c:	6178      	str	r0, [r7, #20]
  if (!sock) {
 8019c9e:	697b      	ldr	r3, [r7, #20]
 8019ca0:	2b00      	cmp	r3, #0
 8019ca2:	d101      	bne.n	8019ca8 <lwip_setsockopt_impl+0x24>
    return EBADF;
 8019ca4:	2309      	movs	r3, #9
 8019ca6:	e124      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
  if (LWIP_HOOK_SOCKETS_SETSOCKOPT(s, sock, level, optname, optval, optlen, &err)) {
    return err;
  }
#endif

  switch (level) {
 8019ca8:	68bb      	ldr	r3, [r7, #8]
 8019caa:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8019cae:	4293      	cmp	r3, r2
 8019cb0:	d00d      	beq.n	8019cce <lwip_setsockopt_impl+0x4a>
 8019cb2:	68bb      	ldr	r3, [r7, #8]
 8019cb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8019cb8:	f280 8117 	bge.w	8019eea <lwip_setsockopt_impl+0x266>
 8019cbc:	68bb      	ldr	r3, [r7, #8]
 8019cbe:	2b00      	cmp	r3, #0
 8019cc0:	f000 80d5 	beq.w	8019e6e <lwip_setsockopt_impl+0x1ea>
 8019cc4:	68bb      	ldr	r3, [r7, #8]
 8019cc6:	2bff      	cmp	r3, #255	@ 0xff
 8019cc8:	f000 810b 	beq.w	8019ee2 <lwip_setsockopt_impl+0x25e>
 8019ccc:	e10d      	b.n	8019eea <lwip_setsockopt_impl+0x266>

    /* Level: SOL_SOCKET */
    case SOL_SOCKET:
      switch (optname) {
 8019cce:	687b      	ldr	r3, [r7, #4]
 8019cd0:	f241 020b 	movw	r2, #4107	@ 0x100b
 8019cd4:	4293      	cmp	r3, r2
 8019cd6:	f000 8091 	beq.w	8019dfc <lwip_setsockopt_impl+0x178>
 8019cda:	687b      	ldr	r3, [r7, #4]
 8019cdc:	f241 020b 	movw	r2, #4107	@ 0x100b
 8019ce0:	4293      	cmp	r3, r2
 8019ce2:	f300 80c0 	bgt.w	8019e66 <lwip_setsockopt_impl+0x1e2>
 8019ce6:	687b      	ldr	r3, [r7, #4]
 8019ce8:	f241 020a 	movw	r2, #4106	@ 0x100a
 8019cec:	4293      	cmp	r3, r2
 8019cee:	d050      	beq.n	8019d92 <lwip_setsockopt_impl+0x10e>
 8019cf0:	687b      	ldr	r3, [r7, #4]
 8019cf2:	f241 020a 	movw	r2, #4106	@ 0x100a
 8019cf6:	4293      	cmp	r3, r2
 8019cf8:	f300 80b5 	bgt.w	8019e66 <lwip_setsockopt_impl+0x1e2>
 8019cfc:	687b      	ldr	r3, [r7, #4]
 8019cfe:	2b08      	cmp	r3, #8
 8019d00:	d003      	beq.n	8019d0a <lwip_setsockopt_impl+0x86>
 8019d02:	687b      	ldr	r3, [r7, #4]
 8019d04:	2b20      	cmp	r3, #32
 8019d06:	f040 80ae 	bne.w	8019e66 <lwip_setsockopt_impl+0x1e2>
        case SO_BROADCAST:
        case SO_KEEPALIVE:
#if SO_REUSE
        case SO_REUSEADDR:
#endif /* SO_REUSE */
          if ((optname == SO_BROADCAST) &&
 8019d0a:	687b      	ldr	r3, [r7, #4]
 8019d0c:	2b20      	cmp	r3, #32
 8019d0e:	d108      	bne.n	8019d22 <lwip_setsockopt_impl+0x9e>
              (NETCONNTYPE_GROUP(sock->conn->type) != NETCONN_UDP)) {
 8019d10:	697b      	ldr	r3, [r7, #20]
 8019d12:	681b      	ldr	r3, [r3, #0]
 8019d14:	781b      	ldrb	r3, [r3, #0]
 8019d16:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if ((optname == SO_BROADCAST) &&
 8019d1a:	2b20      	cmp	r3, #32
 8019d1c:	d001      	beq.n	8019d22 <lwip_setsockopt_impl+0x9e>
            done_socket(sock);
            return ENOPROTOOPT;
 8019d1e:	235c      	movs	r3, #92	@ 0x5c
 8019d20:	e0e7      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
          }

          optname = lwip_sockopt_to_ipopt(optname);
 8019d22:	6878      	ldr	r0, [r7, #4]
 8019d24:	f7ff ff3c 	bl	8019ba0 <lwip_sockopt_to_ipopt>
 8019d28:	6078      	str	r0, [r7, #4]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 8019d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019d2c:	2b03      	cmp	r3, #3
 8019d2e:	d801      	bhi.n	8019d34 <lwip_setsockopt_impl+0xb0>
 8019d30:	2316      	movs	r3, #22
 8019d32:	e0de      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
 8019d34:	697b      	ldr	r3, [r7, #20]
 8019d36:	681b      	ldr	r3, [r3, #0]
 8019d38:	2b00      	cmp	r3, #0
 8019d3a:	d004      	beq.n	8019d46 <lwip_setsockopt_impl+0xc2>
 8019d3c:	697b      	ldr	r3, [r7, #20]
 8019d3e:	681b      	ldr	r3, [r3, #0]
 8019d40:	685b      	ldr	r3, [r3, #4]
 8019d42:	2b00      	cmp	r3, #0
 8019d44:	d101      	bne.n	8019d4a <lwip_setsockopt_impl+0xc6>
 8019d46:	2316      	movs	r3, #22
 8019d48:	e0d3      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
          if (*(const int *)optval) {
 8019d4a:	683b      	ldr	r3, [r7, #0]
 8019d4c:	681b      	ldr	r3, [r3, #0]
 8019d4e:	2b00      	cmp	r3, #0
 8019d50:	d00e      	beq.n	8019d70 <lwip_setsockopt_impl+0xec>
            ip_set_option(sock->conn->pcb.ip, optname);
 8019d52:	697b      	ldr	r3, [r7, #20]
 8019d54:	681b      	ldr	r3, [r3, #0]
 8019d56:	685b      	ldr	r3, [r3, #4]
 8019d58:	7a5b      	ldrb	r3, [r3, #9]
 8019d5a:	b25a      	sxtb	r2, r3
 8019d5c:	687b      	ldr	r3, [r7, #4]
 8019d5e:	b25b      	sxtb	r3, r3
 8019d60:	4313      	orrs	r3, r2
 8019d62:	b25a      	sxtb	r2, r3
 8019d64:	697b      	ldr	r3, [r7, #20]
 8019d66:	681b      	ldr	r3, [r3, #0]
 8019d68:	685b      	ldr	r3, [r3, #4]
 8019d6a:	b2d2      	uxtb	r2, r2
 8019d6c:	725a      	strb	r2, [r3, #9]
          } else {
            ip_reset_option(sock->conn->pcb.ip, optname);
          }
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, optname=0x%x, ..) -> %s\n",
                                      s, optname, (*(const int *)optval ? "on" : "off")));
          break;
 8019d6e:	e07d      	b.n	8019e6c <lwip_setsockopt_impl+0x1e8>
            ip_reset_option(sock->conn->pcb.ip, optname);
 8019d70:	697b      	ldr	r3, [r7, #20]
 8019d72:	681b      	ldr	r3, [r3, #0]
 8019d74:	685b      	ldr	r3, [r3, #4]
 8019d76:	7a5b      	ldrb	r3, [r3, #9]
 8019d78:	b25a      	sxtb	r2, r3
 8019d7a:	687b      	ldr	r3, [r7, #4]
 8019d7c:	b25b      	sxtb	r3, r3
 8019d7e:	43db      	mvns	r3, r3
 8019d80:	b25b      	sxtb	r3, r3
 8019d82:	4013      	ands	r3, r2
 8019d84:	b25a      	sxtb	r2, r3
 8019d86:	697b      	ldr	r3, [r7, #20]
 8019d88:	681b      	ldr	r3, [r3, #0]
 8019d8a:	685b      	ldr	r3, [r3, #4]
 8019d8c:	b2d2      	uxtb	r2, r2
 8019d8e:	725a      	strb	r2, [r3, #9]
          break;
 8019d90:	e06c      	b.n	8019e6c <lwip_setsockopt_impl+0x1e8>
        }
        break;
#endif /* LWIP_SO_LINGER */
#if LWIP_UDP
        case SO_NO_CHECK:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock, optlen, int, NETCONN_UDP);
 8019d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019d94:	2b03      	cmp	r3, #3
 8019d96:	d801      	bhi.n	8019d9c <lwip_setsockopt_impl+0x118>
 8019d98:	2316      	movs	r3, #22
 8019d9a:	e0aa      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
 8019d9c:	697b      	ldr	r3, [r7, #20]
 8019d9e:	681b      	ldr	r3, [r3, #0]
 8019da0:	2b00      	cmp	r3, #0
 8019da2:	d004      	beq.n	8019dae <lwip_setsockopt_impl+0x12a>
 8019da4:	697b      	ldr	r3, [r7, #20]
 8019da6:	681b      	ldr	r3, [r3, #0]
 8019da8:	685b      	ldr	r3, [r3, #4]
 8019daa:	2b00      	cmp	r3, #0
 8019dac:	d101      	bne.n	8019db2 <lwip_setsockopt_impl+0x12e>
 8019dae:	2316      	movs	r3, #22
 8019db0:	e09f      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
 8019db2:	697b      	ldr	r3, [r7, #20]
 8019db4:	681b      	ldr	r3, [r3, #0]
 8019db6:	781b      	ldrb	r3, [r3, #0]
 8019db8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8019dbc:	2b20      	cmp	r3, #32
 8019dbe:	d001      	beq.n	8019dc4 <lwip_setsockopt_impl+0x140>
 8019dc0:	235c      	movs	r3, #92	@ 0x5c
 8019dc2:	e096      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
            /* this flag is only available for UDP, not for UDP lite */
            done_socket(sock);
            return EAFNOSUPPORT;
          }
#endif /* LWIP_UDPLITE */
          if (*(const int *)optval) {
 8019dc4:	683b      	ldr	r3, [r7, #0]
 8019dc6:	681b      	ldr	r3, [r3, #0]
 8019dc8:	2b00      	cmp	r3, #0
 8019dca:	d00b      	beq.n	8019de4 <lwip_setsockopt_impl+0x160>
            udp_set_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8019dcc:	697b      	ldr	r3, [r7, #20]
 8019dce:	681b      	ldr	r3, [r3, #0]
 8019dd0:	685b      	ldr	r3, [r3, #4]
 8019dd2:	7c1a      	ldrb	r2, [r3, #16]
 8019dd4:	697b      	ldr	r3, [r7, #20]
 8019dd6:	681b      	ldr	r3, [r3, #0]
 8019dd8:	685b      	ldr	r3, [r3, #4]
 8019dda:	f042 0201 	orr.w	r2, r2, #1
 8019dde:	b2d2      	uxtb	r2, r2
 8019de0:	741a      	strb	r2, [r3, #16]
          } else {
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
          }
          break;
 8019de2:	e043      	b.n	8019e6c <lwip_setsockopt_impl+0x1e8>
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8019de4:	697b      	ldr	r3, [r7, #20]
 8019de6:	681b      	ldr	r3, [r3, #0]
 8019de8:	685b      	ldr	r3, [r3, #4]
 8019dea:	7c1a      	ldrb	r2, [r3, #16]
 8019dec:	697b      	ldr	r3, [r7, #20]
 8019dee:	681b      	ldr	r3, [r3, #0]
 8019df0:	685b      	ldr	r3, [r3, #4]
 8019df2:	f022 0201 	bic.w	r2, r2, #1
 8019df6:	b2d2      	uxtb	r2, r2
 8019df8:	741a      	strb	r2, [r3, #16]
          break;
 8019dfa:	e037      	b.n	8019e6c <lwip_setsockopt_impl+0x1e8>
#endif /* LWIP_UDP */
        case SO_BINDTODEVICE: {
          const struct ifreq *iface;
          struct netif *n = NULL;
 8019dfc:	2300      	movs	r3, #0
 8019dfe:	61bb      	str	r3, [r7, #24]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN(sock, optlen, struct ifreq);
 8019e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019e02:	2b05      	cmp	r3, #5
 8019e04:	d801      	bhi.n	8019e0a <lwip_setsockopt_impl+0x186>
 8019e06:	2316      	movs	r3, #22
 8019e08:	e073      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
 8019e0a:	697b      	ldr	r3, [r7, #20]
 8019e0c:	681b      	ldr	r3, [r3, #0]
 8019e0e:	2b00      	cmp	r3, #0
 8019e10:	d101      	bne.n	8019e16 <lwip_setsockopt_impl+0x192>
 8019e12:	2316      	movs	r3, #22
 8019e14:	e06d      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>

          iface = (const struct ifreq *)optval;
 8019e16:	683b      	ldr	r3, [r7, #0]
 8019e18:	613b      	str	r3, [r7, #16]
          if (iface->ifr_name[0] != 0) {
 8019e1a:	693b      	ldr	r3, [r7, #16]
 8019e1c:	781b      	ldrb	r3, [r3, #0]
 8019e1e:	2b00      	cmp	r3, #0
 8019e20:	d009      	beq.n	8019e36 <lwip_setsockopt_impl+0x1b2>
            n = netif_find(iface->ifr_name);
 8019e22:	693b      	ldr	r3, [r7, #16]
 8019e24:	4618      	mov	r0, r3
 8019e26:	f7fe fa8b 	bl	8018340 <netif_find>
 8019e2a:	61b8      	str	r0, [r7, #24]
            if (n == NULL) {
 8019e2c:	69bb      	ldr	r3, [r7, #24]
 8019e2e:	2b00      	cmp	r3, #0
 8019e30:	d101      	bne.n	8019e36 <lwip_setsockopt_impl+0x1b2>
              done_socket(sock);
              return ENODEV;
 8019e32:	2313      	movs	r3, #19
 8019e34:	e05d      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
            }
          }

          switch (NETCONNTYPE_GROUP(netconn_type(sock->conn))) {
 8019e36:	697b      	ldr	r3, [r7, #20]
 8019e38:	681b      	ldr	r3, [r3, #0]
 8019e3a:	781b      	ldrb	r3, [r3, #0]
 8019e3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8019e40:	2b20      	cmp	r3, #32
 8019e42:	d107      	bne.n	8019e54 <lwip_setsockopt_impl+0x1d0>
              tcp_bind_netif(sock->conn->pcb.tcp, n);
              break;
#endif
#if LWIP_UDP
            case NETCONN_UDP:
              udp_bind_netif(sock->conn->pcb.udp, n);
 8019e44:	697b      	ldr	r3, [r7, #20]
 8019e46:	681b      	ldr	r3, [r3, #0]
 8019e48:	685b      	ldr	r3, [r3, #4]
 8019e4a:	69b9      	ldr	r1, [r7, #24]
 8019e4c:	4618      	mov	r0, r3
 8019e4e:	f001 f971 	bl	801b134 <udp_bind_netif>
              break;
 8019e52:	e007      	b.n	8019e64 <lwip_setsockopt_impl+0x1e0>
            case NETCONN_RAW:
              raw_bind_netif(sock->conn->pcb.raw, n);
              break;
#endif
            default:
              LWIP_ASSERT("Unhandled netconn type in SO_BINDTODEVICE", 0);
 8019e54:	4b29      	ldr	r3, [pc, #164]	@ (8019efc <lwip_setsockopt_impl+0x278>)
 8019e56:	f640 527d 	movw	r2, #3453	@ 0xd7d
 8019e5a:	4929      	ldr	r1, [pc, #164]	@ (8019f00 <lwip_setsockopt_impl+0x27c>)
 8019e5c:	4829      	ldr	r0, [pc, #164]	@ (8019f04 <lwip_setsockopt_impl+0x280>)
 8019e5e:	f003 f935 	bl	801d0cc <iprintf>
              break;
 8019e62:	bf00      	nop
          }
        }
        break;
 8019e64:	e002      	b.n	8019e6c <lwip_setsockopt_impl+0x1e8>
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8019e66:	235c      	movs	r3, #92	@ 0x5c
 8019e68:	61fb      	str	r3, [r7, #28]
          break;
 8019e6a:	bf00      	nop
      }  /* switch (optname) */
      break;
 8019e6c:	e040      	b.n	8019ef0 <lwip_setsockopt_impl+0x26c>

    /* Level: IPPROTO_IP */
    case IPPROTO_IP:
      switch (optname) {
 8019e6e:	687b      	ldr	r3, [r7, #4]
 8019e70:	2b01      	cmp	r3, #1
 8019e72:	d01a      	beq.n	8019eaa <lwip_setsockopt_impl+0x226>
 8019e74:	687b      	ldr	r3, [r7, #4]
 8019e76:	2b02      	cmp	r3, #2
 8019e78:	d12f      	bne.n	8019eda <lwip_setsockopt_impl+0x256>
        case IP_TTL:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 8019e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019e7c:	2b03      	cmp	r3, #3
 8019e7e:	d801      	bhi.n	8019e84 <lwip_setsockopt_impl+0x200>
 8019e80:	2316      	movs	r3, #22
 8019e82:	e036      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
 8019e84:	697b      	ldr	r3, [r7, #20]
 8019e86:	681b      	ldr	r3, [r3, #0]
 8019e88:	2b00      	cmp	r3, #0
 8019e8a:	d004      	beq.n	8019e96 <lwip_setsockopt_impl+0x212>
 8019e8c:	697b      	ldr	r3, [r7, #20]
 8019e8e:	681b      	ldr	r3, [r3, #0]
 8019e90:	685b      	ldr	r3, [r3, #4]
 8019e92:	2b00      	cmp	r3, #0
 8019e94:	d101      	bne.n	8019e9a <lwip_setsockopt_impl+0x216>
 8019e96:	2316      	movs	r3, #22
 8019e98:	e02b      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
          sock->conn->pcb.ip->ttl = (u8_t)(*(const int *)optval);
 8019e9a:	683b      	ldr	r3, [r7, #0]
 8019e9c:	681a      	ldr	r2, [r3, #0]
 8019e9e:	697b      	ldr	r3, [r7, #20]
 8019ea0:	681b      	ldr	r3, [r3, #0]
 8019ea2:	685b      	ldr	r3, [r3, #4]
 8019ea4:	b2d2      	uxtb	r2, r2
 8019ea6:	72da      	strb	r2, [r3, #11]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TTL, ..) -> %d\n",
                                      s, sock->conn->pcb.ip->ttl));
          break;
 8019ea8:	e01a      	b.n	8019ee0 <lwip_setsockopt_impl+0x25c>
        case IP_TOS:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 8019eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019eac:	2b03      	cmp	r3, #3
 8019eae:	d801      	bhi.n	8019eb4 <lwip_setsockopt_impl+0x230>
 8019eb0:	2316      	movs	r3, #22
 8019eb2:	e01e      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
 8019eb4:	697b      	ldr	r3, [r7, #20]
 8019eb6:	681b      	ldr	r3, [r3, #0]
 8019eb8:	2b00      	cmp	r3, #0
 8019eba:	d004      	beq.n	8019ec6 <lwip_setsockopt_impl+0x242>
 8019ebc:	697b      	ldr	r3, [r7, #20]
 8019ebe:	681b      	ldr	r3, [r3, #0]
 8019ec0:	685b      	ldr	r3, [r3, #4]
 8019ec2:	2b00      	cmp	r3, #0
 8019ec4:	d101      	bne.n	8019eca <lwip_setsockopt_impl+0x246>
 8019ec6:	2316      	movs	r3, #22
 8019ec8:	e013      	b.n	8019ef2 <lwip_setsockopt_impl+0x26e>
          sock->conn->pcb.ip->tos = (u8_t)(*(const int *)optval);
 8019eca:	683b      	ldr	r3, [r7, #0]
 8019ecc:	681a      	ldr	r2, [r3, #0]
 8019ece:	697b      	ldr	r3, [r7, #20]
 8019ed0:	681b      	ldr	r3, [r3, #0]
 8019ed2:	685b      	ldr	r3, [r3, #4]
 8019ed4:	b2d2      	uxtb	r2, r2
 8019ed6:	729a      	strb	r2, [r3, #10]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TOS, ..)-> %d\n",
                                      s, sock->conn->pcb.ip->tos));
          break;
 8019ed8:	e002      	b.n	8019ee0 <lwip_setsockopt_impl+0x25c>
        break;
#endif /* LWIP_IGMP */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8019eda:	235c      	movs	r3, #92	@ 0x5c
 8019edc:	61fb      	str	r3, [r7, #28]
          break;
 8019ede:	bf00      	nop
      }  /* switch (optname) */
      break;
 8019ee0:	e006      	b.n	8019ef0 <lwip_setsockopt_impl+0x26c>
          break;
#endif /* LWIP_IPV6 && LWIP_RAW */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_RAW, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8019ee2:	235c      	movs	r3, #92	@ 0x5c
 8019ee4:	61fb      	str	r3, [r7, #28]
          break;
 8019ee6:	bf00      	nop
      }  /* switch (optname) */
      break;
 8019ee8:	e002      	b.n	8019ef0 <lwip_setsockopt_impl+0x26c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, level=0x%x, UNIMPL: optname=0x%x, ..)\n",
                                  s, level, optname));
      err = ENOPROTOOPT;
 8019eea:	235c      	movs	r3, #92	@ 0x5c
 8019eec:	61fb      	str	r3, [r7, #28]
      break;
 8019eee:	bf00      	nop
  }  /* switch (level) */

  done_socket(sock);
  return err;
 8019ef0:	69fb      	ldr	r3, [r7, #28]
}
 8019ef2:	4618      	mov	r0, r3
 8019ef4:	3720      	adds	r7, #32
 8019ef6:	46bd      	mov	sp, r7
 8019ef8:	bd80      	pop	{r7, pc}
 8019efa:	bf00      	nop
 8019efc:	08022798 	.word	0x08022798
 8019f00:	08022ad8 	.word	0x08022ad8
 8019f04:	08022810 	.word	0x08022810

08019f08 <lwip_fcntl>:
 * The flag O_NONBLOCK and access modes are supported for F_GETFL, only
 * the flag O_NONBLOCK is implemented for F_SETFL.
 */
int
lwip_fcntl(int s, int cmd, int val)
{
 8019f08:	b580      	push	{r7, lr}
 8019f0a:	b08c      	sub	sp, #48	@ 0x30
 8019f0c:	af00      	add	r7, sp, #0
 8019f0e:	60f8      	str	r0, [r7, #12]
 8019f10:	60b9      	str	r1, [r7, #8]
 8019f12:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock = get_socket(s);
 8019f14:	68f8      	ldr	r0, [r7, #12]
 8019f16:	f7ff f83f 	bl	8018f98 <get_socket>
 8019f1a:	6278      	str	r0, [r7, #36]	@ 0x24
  int ret = -1;
 8019f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8019f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int op_mode = 0;
 8019f22:	2300      	movs	r3, #0
 8019f24:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (!sock) {
 8019f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f28:	2b00      	cmp	r3, #0
 8019f2a:	d102      	bne.n	8019f32 <lwip_fcntl+0x2a>
    return -1;
 8019f2c:	f04f 33ff 	mov.w	r3, #4294967295
 8019f30:	e06c      	b.n	801a00c <lwip_fcntl+0x104>
  }

  switch (cmd) {
 8019f32:	68bb      	ldr	r3, [r7, #8]
 8019f34:	2b03      	cmp	r3, #3
 8019f36:	d003      	beq.n	8019f40 <lwip_fcntl+0x38>
 8019f38:	68bb      	ldr	r3, [r7, #8]
 8019f3a:	2b04      	cmp	r3, #4
 8019f3c:	d026      	beq.n	8019f8c <lwip_fcntl+0x84>
 8019f3e:	e058      	b.n	8019ff2 <lwip_fcntl+0xea>
    case F_GETFL:
      ret = netconn_is_nonblocking(sock->conn) ? O_NONBLOCK : 0;
 8019f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f42:	681b      	ldr	r3, [r3, #0]
 8019f44:	7e1b      	ldrb	r3, [r3, #24]
 8019f46:	105b      	asrs	r3, r3, #1
 8019f48:	f003 0301 	and.w	r3, r3, #1
 8019f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      sock_set_errno(sock, 0);
 8019f4e:	2300      	movs	r3, #0
 8019f50:	61bb      	str	r3, [r7, #24]
 8019f52:	69bb      	ldr	r3, [r7, #24]
 8019f54:	2b00      	cmp	r3, #0
 8019f56:	d002      	beq.n	8019f5e <lwip_fcntl+0x56>
 8019f58:	4a2e      	ldr	r2, [pc, #184]	@ (801a014 <lwip_fcntl+0x10c>)
 8019f5a:	69bb      	ldr	r3, [r7, #24]
 8019f5c:	6013      	str	r3, [r2, #0]

      if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 8019f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019f60:	681b      	ldr	r3, [r3, #0]
 8019f62:	781b      	ldrb	r3, [r3, #0]
 8019f64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8019f68:	2b10      	cmp	r3, #16
 8019f6a:	d106      	bne.n	8019f7a <lwip_fcntl+0x72>
#if LWIP_TCPIP_CORE_LOCKING
        LOCK_TCPIP_CORE();
 8019f6c:	482a      	ldr	r0, [pc, #168]	@ (801a018 <lwip_fcntl+0x110>)
 8019f6e:	f000 f981 	bl	801a274 <sys_mutex_lock>
            op_mode |= O_WRONLY;
          }
        }
#endif
#if LWIP_TCPIP_CORE_LOCKING
        UNLOCK_TCPIP_CORE();
 8019f72:	4829      	ldr	r0, [pc, #164]	@ (801a018 <lwip_fcntl+0x110>)
 8019f74:	f000 f98d 	bl	801a292 <sys_mutex_unlock>
 8019f78:	e003      	b.n	8019f82 <lwip_fcntl+0x7a>
#else
        SYS_ARCH_UNPROTECT(lev);
#endif
      } else {
        op_mode |= O_RDWR;
 8019f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019f7c:	f043 0306 	orr.w	r3, r3, #6
 8019f80:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* ensure O_RDWR for (O_RDONLY|O_WRONLY) != O_RDWR cases */
      ret |= (op_mode == (O_RDONLY | O_WRONLY)) ? O_RDWR : op_mode;
 8019f82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019f86:	4313      	orrs	r3, r2
 8019f88:	62fb      	str	r3, [r7, #44]	@ 0x2c

      break;
 8019f8a:	e03e      	b.n	801a00a <lwip_fcntl+0x102>
    case F_SETFL:
      /* Bits corresponding to the file access mode and the file creation flags [..] that are set in arg shall be ignored */
      val &= ~(O_RDONLY | O_WRONLY | O_RDWR);
 8019f8c:	687b      	ldr	r3, [r7, #4]
 8019f8e:	f023 0306 	bic.w	r3, r3, #6
 8019f92:	607b      	str	r3, [r7, #4]
      if ((val & ~O_NONBLOCK) == 0) {
 8019f94:	687b      	ldr	r3, [r7, #4]
 8019f96:	2b01      	cmp	r3, #1
 8019f98:	d822      	bhi.n	8019fe0 <lwip_fcntl+0xd8>
        /* only O_NONBLOCK, all other bits are zero */
        netconn_set_nonblocking(sock->conn, val & O_NONBLOCK);
 8019f9a:	687b      	ldr	r3, [r7, #4]
 8019f9c:	f003 0301 	and.w	r3, r3, #1
 8019fa0:	2b00      	cmp	r3, #0
 8019fa2:	d009      	beq.n	8019fb8 <lwip_fcntl+0xb0>
 8019fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fa6:	681b      	ldr	r3, [r3, #0]
 8019fa8:	7e1a      	ldrb	r2, [r3, #24]
 8019faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fac:	681b      	ldr	r3, [r3, #0]
 8019fae:	f042 0202 	orr.w	r2, r2, #2
 8019fb2:	b2d2      	uxtb	r2, r2
 8019fb4:	761a      	strb	r2, [r3, #24]
 8019fb6:	e008      	b.n	8019fca <lwip_fcntl+0xc2>
 8019fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fba:	681b      	ldr	r3, [r3, #0]
 8019fbc:	7e1a      	ldrb	r2, [r3, #24]
 8019fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fc0:	681b      	ldr	r3, [r3, #0]
 8019fc2:	f022 0202 	bic.w	r2, r2, #2
 8019fc6:	b2d2      	uxtb	r2, r2
 8019fc8:	761a      	strb	r2, [r3, #24]
        ret = 0;
 8019fca:	2300      	movs	r3, #0
 8019fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        sock_set_errno(sock, 0);
 8019fce:	2300      	movs	r3, #0
 8019fd0:	61fb      	str	r3, [r7, #28]
 8019fd2:	69fb      	ldr	r3, [r7, #28]
 8019fd4:	2b00      	cmp	r3, #0
 8019fd6:	d015      	beq.n	801a004 <lwip_fcntl+0xfc>
 8019fd8:	4a0e      	ldr	r2, [pc, #56]	@ (801a014 <lwip_fcntl+0x10c>)
 8019fda:	69fb      	ldr	r3, [r7, #28]
 8019fdc:	6013      	str	r3, [r2, #0]
      } else {
        sock_set_errno(sock, ENOSYS); /* not yet implemented */
      }
      break;
 8019fde:	e011      	b.n	801a004 <lwip_fcntl+0xfc>
        sock_set_errno(sock, ENOSYS); /* not yet implemented */
 8019fe0:	2326      	movs	r3, #38	@ 0x26
 8019fe2:	623b      	str	r3, [r7, #32]
 8019fe4:	6a3b      	ldr	r3, [r7, #32]
 8019fe6:	2b00      	cmp	r3, #0
 8019fe8:	d00c      	beq.n	801a004 <lwip_fcntl+0xfc>
 8019fea:	4a0a      	ldr	r2, [pc, #40]	@ (801a014 <lwip_fcntl+0x10c>)
 8019fec:	6a3b      	ldr	r3, [r7, #32]
 8019fee:	6013      	str	r3, [r2, #0]
      break;
 8019ff0:	e008      	b.n	801a004 <lwip_fcntl+0xfc>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_fcntl(%d, UNIMPL: %d, %d)\n", s, cmd, val));
      sock_set_errno(sock, ENOSYS); /* not yet implemented */
 8019ff2:	2326      	movs	r3, #38	@ 0x26
 8019ff4:	617b      	str	r3, [r7, #20]
 8019ff6:	697b      	ldr	r3, [r7, #20]
 8019ff8:	2b00      	cmp	r3, #0
 8019ffa:	d005      	beq.n	801a008 <lwip_fcntl+0x100>
 8019ffc:	4a05      	ldr	r2, [pc, #20]	@ (801a014 <lwip_fcntl+0x10c>)
 8019ffe:	697b      	ldr	r3, [r7, #20]
 801a000:	6013      	str	r3, [r2, #0]
      break;
 801a002:	e001      	b.n	801a008 <lwip_fcntl+0x100>
      break;
 801a004:	bf00      	nop
 801a006:	e000      	b.n	801a00a <lwip_fcntl+0x102>
      break;
 801a008:	bf00      	nop
  }
  done_socket(sock);
  return ret;
 801a00a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 801a00c:	4618      	mov	r0, r3
 801a00e:	3730      	adds	r7, #48	@ 0x30
 801a010:	46bd      	mov	sp, r7
 801a012:	bd80      	pop	{r7, pc}
 801a014:	2401c968 	.word	0x2401c968
 801a018:	2401c97c 	.word	0x2401c97c

0801a01c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801a01c:	b580      	push	{r7, lr}
 801a01e:	b082      	sub	sp, #8
 801a020:	af00      	add	r7, sp, #0
 801a022:	6078      	str	r0, [r7, #4]
 801a024:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801a026:	683b      	ldr	r3, [r7, #0]
 801a028:	2200      	movs	r2, #0
 801a02a:	2104      	movs	r1, #4
 801a02c:	4618      	mov	r0, r3
 801a02e:	f7f6 f9a7 	bl	8010380 <osMessageQueueNew>
 801a032:	4602      	mov	r2, r0
 801a034:	687b      	ldr	r3, [r7, #4]
 801a036:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801a038:	687b      	ldr	r3, [r7, #4]
 801a03a:	681b      	ldr	r3, [r3, #0]
 801a03c:	2b00      	cmp	r3, #0
 801a03e:	d102      	bne.n	801a046 <sys_mbox_new+0x2a>
    return ERR_MEM;
 801a040:	f04f 33ff 	mov.w	r3, #4294967295
 801a044:	e000      	b.n	801a048 <sys_mbox_new+0x2c>

  return ERR_OK;
 801a046:	2300      	movs	r3, #0
}
 801a048:	4618      	mov	r0, r3
 801a04a:	3708      	adds	r7, #8
 801a04c:	46bd      	mov	sp, r7
 801a04e:	bd80      	pop	{r7, pc}

0801a050 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801a050:	b580      	push	{r7, lr}
 801a052:	b082      	sub	sp, #8
 801a054:	af00      	add	r7, sp, #0
 801a056:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
#else
  if(osMessageQueueGetCount(*mbox))
 801a058:	687b      	ldr	r3, [r7, #4]
 801a05a:	681b      	ldr	r3, [r3, #0]
 801a05c:	4618      	mov	r0, r3
 801a05e:	f7f6 fac1 	bl	80105e4 <osMessageQueueGetCount>

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
#else
  osMessageQueueDelete(*mbox);
 801a062:	687b      	ldr	r3, [r7, #4]
 801a064:	681b      	ldr	r3, [r3, #0]
 801a066:	4618      	mov	r0, r3
 801a068:	f7f6 fadc 	bl	8010624 <osMessageQueueDelete>
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801a06c:	bf00      	nop
 801a06e:	3708      	adds	r7, #8
 801a070:	46bd      	mov	sp, r7
 801a072:	bd80      	pop	{r7, pc}

0801a074 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801a074:	b580      	push	{r7, lr}
 801a076:	b084      	sub	sp, #16
 801a078:	af00      	add	r7, sp, #0
 801a07a:	6078      	str	r0, [r7, #4]
 801a07c:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801a07e:	687b      	ldr	r3, [r7, #4]
 801a080:	6818      	ldr	r0, [r3, #0]
 801a082:	4639      	mov	r1, r7
 801a084:	2300      	movs	r3, #0
 801a086:	2200      	movs	r2, #0
 801a088:	f7f6 f9ee 	bl	8010468 <osMessageQueuePut>
 801a08c:	4603      	mov	r3, r0
 801a08e:	2b00      	cmp	r3, #0
 801a090:	d102      	bne.n	801a098 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801a092:	2300      	movs	r3, #0
 801a094:	73fb      	strb	r3, [r7, #15]
 801a096:	e001      	b.n	801a09c <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801a098:	23ff      	movs	r3, #255	@ 0xff
 801a09a:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801a09c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a0a0:	4618      	mov	r0, r3
 801a0a2:	3710      	adds	r7, #16
 801a0a4:	46bd      	mov	sp, r7
 801a0a6:	bd80      	pop	{r7, pc}

0801a0a8 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801a0a8:	b580      	push	{r7, lr}
 801a0aa:	b086      	sub	sp, #24
 801a0ac:	af00      	add	r7, sp, #0
 801a0ae:	60f8      	str	r0, [r7, #12]
 801a0b0:	60b9      	str	r1, [r7, #8]
 801a0b2:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801a0b4:	f7f5 fe50 	bl	800fd58 <osKernelGetTickCount>
 801a0b8:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801a0ba:	687b      	ldr	r3, [r7, #4]
 801a0bc:	2b00      	cmp	r3, #0
 801a0be:	d013      	beq.n	801a0e8 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801a0c0:	68fb      	ldr	r3, [r7, #12]
 801a0c2:	6818      	ldr	r0, [r3, #0]
 801a0c4:	687b      	ldr	r3, [r7, #4]
 801a0c6:	2200      	movs	r2, #0
 801a0c8:	68b9      	ldr	r1, [r7, #8]
 801a0ca:	f7f6 fa2d 	bl	8010528 <osMessageQueueGet>
 801a0ce:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801a0d0:	693b      	ldr	r3, [r7, #16]
 801a0d2:	2b00      	cmp	r3, #0
 801a0d4:	d105      	bne.n	801a0e2 <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801a0d6:	f7f5 fe3f 	bl	800fd58 <osKernelGetTickCount>
 801a0da:	4602      	mov	r2, r0
 801a0dc:	697b      	ldr	r3, [r7, #20]
 801a0de:	1ad3      	subs	r3, r2, r3
 801a0e0:	e00f      	b.n	801a102 <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801a0e2:	f04f 33ff 	mov.w	r3, #4294967295
 801a0e6:	e00c      	b.n	801a102 <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801a0e8:	68fb      	ldr	r3, [r7, #12]
 801a0ea:	6818      	ldr	r0, [r3, #0]
 801a0ec:	f04f 33ff 	mov.w	r3, #4294967295
 801a0f0:	2200      	movs	r2, #0
 801a0f2:	68b9      	ldr	r1, [r7, #8]
 801a0f4:	f7f6 fa18 	bl	8010528 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801a0f8:	f7f5 fe2e 	bl	800fd58 <osKernelGetTickCount>
 801a0fc:	4602      	mov	r2, r0
 801a0fe:	697b      	ldr	r3, [r7, #20]
 801a100:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801a102:	4618      	mov	r0, r3
 801a104:	3718      	adds	r7, #24
 801a106:	46bd      	mov	sp, r7
 801a108:	bd80      	pop	{r7, pc}

0801a10a <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801a10a:	b580      	push	{r7, lr}
 801a10c:	b082      	sub	sp, #8
 801a10e:	af00      	add	r7, sp, #0
 801a110:	6078      	str	r0, [r7, #4]
 801a112:	6039      	str	r1, [r7, #0]

  if(event.status == osEventMessage)
  {
    *msg = (void *)event.value.v;
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
 801a114:	687b      	ldr	r3, [r7, #4]
 801a116:	6818      	ldr	r0, [r3, #0]
 801a118:	2300      	movs	r3, #0
 801a11a:	2200      	movs	r2, #0
 801a11c:	6839      	ldr	r1, [r7, #0]
 801a11e:	f7f6 fa03 	bl	8010528 <osMessageQueueGet>
 801a122:	4603      	mov	r3, r0
 801a124:	2b00      	cmp	r3, #0
 801a126:	d101      	bne.n	801a12c <sys_arch_mbox_tryfetch+0x22>
  {
#endif
    return ERR_OK;
 801a128:	2300      	movs	r3, #0
 801a12a:	e001      	b.n	801a130 <sys_arch_mbox_tryfetch+0x26>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801a12c:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801a130:	4618      	mov	r0, r3
 801a132:	3708      	adds	r7, #8
 801a134:	46bd      	mov	sp, r7
 801a136:	bd80      	pop	{r7, pc}

0801a138 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801a138:	b480      	push	{r7}
 801a13a:	b083      	sub	sp, #12
 801a13c:	af00      	add	r7, sp, #0
 801a13e:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801a140:	687b      	ldr	r3, [r7, #4]
 801a142:	681b      	ldr	r3, [r3, #0]
 801a144:	2b00      	cmp	r3, #0
 801a146:	d101      	bne.n	801a14c <sys_mbox_valid+0x14>
    return 0;
 801a148:	2300      	movs	r3, #0
 801a14a:	e000      	b.n	801a14e <sys_mbox_valid+0x16>
  else
    return 1;
 801a14c:	2301      	movs	r3, #1
}
 801a14e:	4618      	mov	r0, r3
 801a150:	370c      	adds	r7, #12
 801a152:	46bd      	mov	sp, r7
 801a154:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a158:	4770      	bx	lr

0801a15a <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801a15a:	b480      	push	{r7}
 801a15c:	b083      	sub	sp, #12
 801a15e:	af00      	add	r7, sp, #0
 801a160:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801a162:	687b      	ldr	r3, [r7, #4]
 801a164:	2200      	movs	r2, #0
 801a166:	601a      	str	r2, [r3, #0]
}
 801a168:	bf00      	nop
 801a16a:	370c      	adds	r7, #12
 801a16c:	46bd      	mov	sp, r7
 801a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a172:	4770      	bx	lr

0801a174 <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801a174:	b580      	push	{r7, lr}
 801a176:	b082      	sub	sp, #8
 801a178:	af00      	add	r7, sp, #0
 801a17a:	6078      	str	r0, [r7, #4]
 801a17c:	460b      	mov	r3, r1
 801a17e:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
 801a180:	78fb      	ldrb	r3, [r7, #3]
 801a182:	2200      	movs	r2, #0
 801a184:	4619      	mov	r1, r3
 801a186:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801a18a:	f7f5 ffb5 	bl	80100f8 <osSemaphoreNew>
 801a18e:	4602      	mov	r2, r0
 801a190:	687b      	ldr	r3, [r7, #4]
 801a192:	601a      	str	r2, [r3, #0]
#endif

  if(*sem == NULL)
 801a194:	687b      	ldr	r3, [r7, #4]
 801a196:	681b      	ldr	r3, [r3, #0]
 801a198:	2b00      	cmp	r3, #0
 801a19a:	d102      	bne.n	801a1a2 <sys_sem_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801a19c:	f04f 33ff 	mov.w	r3, #4294967295
 801a1a0:	e009      	b.n	801a1b6 <sys_sem_new+0x42>
  }

  if(count == 0)	// Means it can't be taken
 801a1a2:	78fb      	ldrb	r3, [r7, #3]
 801a1a4:	2b00      	cmp	r3, #0
 801a1a6:	d105      	bne.n	801a1b4 <sys_sem_new+0x40>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
#else
    osSemaphoreAcquire(*sem, 0);
 801a1a8:	687b      	ldr	r3, [r7, #4]
 801a1aa:	681b      	ldr	r3, [r3, #0]
 801a1ac:	2100      	movs	r1, #0
 801a1ae:	4618      	mov	r0, r3
 801a1b0:	f7f6 f82c 	bl	801020c <osSemaphoreAcquire>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801a1b4:	2300      	movs	r3, #0
}
 801a1b6:	4618      	mov	r0, r3
 801a1b8:	3708      	adds	r7, #8
 801a1ba:	46bd      	mov	sp, r7
 801a1bc:	bd80      	pop	{r7, pc}

0801a1be <sys_sem_signal>:
}

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801a1be:	b580      	push	{r7, lr}
 801a1c0:	b082      	sub	sp, #8
 801a1c2:	af00      	add	r7, sp, #0
 801a1c4:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801a1c6:	687b      	ldr	r3, [r7, #4]
 801a1c8:	681b      	ldr	r3, [r3, #0]
 801a1ca:	4618      	mov	r0, r3
 801a1cc:	f7f6 f870 	bl	80102b0 <osSemaphoreRelease>
}
 801a1d0:	bf00      	nop
 801a1d2:	3708      	adds	r7, #8
 801a1d4:	46bd      	mov	sp, r7
 801a1d6:	bd80      	pop	{r7, pc}

0801a1d8 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801a1d8:	b580      	push	{r7, lr}
 801a1da:	b082      	sub	sp, #8
 801a1dc:	af00      	add	r7, sp, #0
 801a1de:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801a1e0:	687b      	ldr	r3, [r7, #4]
 801a1e2:	681b      	ldr	r3, [r3, #0]
 801a1e4:	4618      	mov	r0, r3
 801a1e6:	f7f6 f8a7 	bl	8010338 <osSemaphoreDelete>
}
 801a1ea:	bf00      	nop
 801a1ec:	3708      	adds	r7, #8
 801a1ee:	46bd      	mov	sp, r7
 801a1f0:	bd80      	pop	{r7, pc}

0801a1f2 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801a1f2:	b480      	push	{r7}
 801a1f4:	b083      	sub	sp, #12
 801a1f6:	af00      	add	r7, sp, #0
 801a1f8:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801a1fa:	687b      	ldr	r3, [r7, #4]
 801a1fc:	681b      	ldr	r3, [r3, #0]
 801a1fe:	2b00      	cmp	r3, #0
 801a200:	d101      	bne.n	801a206 <sys_sem_valid+0x14>
    return 0;
 801a202:	2300      	movs	r3, #0
 801a204:	e000      	b.n	801a208 <sys_sem_valid+0x16>
  else
    return 1;
 801a206:	2301      	movs	r3, #1
}
 801a208:	4618      	mov	r0, r3
 801a20a:	370c      	adds	r7, #12
 801a20c:	46bd      	mov	sp, r7
 801a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a212:	4770      	bx	lr

0801a214 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801a214:	b480      	push	{r7}
 801a216:	b083      	sub	sp, #12
 801a218:	af00      	add	r7, sp, #0
 801a21a:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801a21c:	687b      	ldr	r3, [r7, #4]
 801a21e:	2200      	movs	r2, #0
 801a220:	601a      	str	r2, [r3, #0]
}
 801a222:	bf00      	nop
 801a224:	370c      	adds	r7, #12
 801a226:	46bd      	mov	sp, r7
 801a228:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a22c:	4770      	bx	lr
	...

0801a230 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801a230:	b580      	push	{r7, lr}
 801a232:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801a234:	2000      	movs	r0, #0
 801a236:	f7f5 fe51 	bl	800fedc <osMutexNew>
 801a23a:	4603      	mov	r3, r0
 801a23c:	4a01      	ldr	r2, [pc, #4]	@ (801a244 <sys_init+0x14>)
 801a23e:	6013      	str	r3, [r2, #0]
#endif
}
 801a240:	bf00      	nop
 801a242:	bd80      	pop	{r7, pc}
 801a244:	2401c96c 	.word	0x2401c96c

0801a248 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801a248:	b580      	push	{r7, lr}
 801a24a:	b082      	sub	sp, #8
 801a24c:	af00      	add	r7, sp, #0
 801a24e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801a250:	2000      	movs	r0, #0
 801a252:	f7f5 fe43 	bl	800fedc <osMutexNew>
 801a256:	4602      	mov	r2, r0
 801a258:	687b      	ldr	r3, [r7, #4]
 801a25a:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801a25c:	687b      	ldr	r3, [r7, #4]
 801a25e:	681b      	ldr	r3, [r3, #0]
 801a260:	2b00      	cmp	r3, #0
 801a262:	d102      	bne.n	801a26a <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801a264:	f04f 33ff 	mov.w	r3, #4294967295
 801a268:	e000      	b.n	801a26c <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801a26a:	2300      	movs	r3, #0
}
 801a26c:	4618      	mov	r0, r3
 801a26e:	3708      	adds	r7, #8
 801a270:	46bd      	mov	sp, r7
 801a272:	bd80      	pop	{r7, pc}

0801a274 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801a274:	b580      	push	{r7, lr}
 801a276:	b082      	sub	sp, #8
 801a278:	af00      	add	r7, sp, #0
 801a27a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801a27c:	687b      	ldr	r3, [r7, #4]
 801a27e:	681b      	ldr	r3, [r3, #0]
 801a280:	f04f 31ff 	mov.w	r1, #4294967295
 801a284:	4618      	mov	r0, r3
 801a286:	f7f5 feaf 	bl	800ffe8 <osMutexAcquire>
#endif
}
 801a28a:	bf00      	nop
 801a28c:	3708      	adds	r7, #8
 801a28e:	46bd      	mov	sp, r7
 801a290:	bd80      	pop	{r7, pc}

0801a292 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801a292:	b580      	push	{r7, lr}
 801a294:	b082      	sub	sp, #8
 801a296:	af00      	add	r7, sp, #0
 801a298:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801a29a:	687b      	ldr	r3, [r7, #4]
 801a29c:	681b      	ldr	r3, [r3, #0]
 801a29e:	4618      	mov	r0, r3
 801a2a0:	f7f5 feed 	bl	801007e <osMutexRelease>
}
 801a2a4:	bf00      	nop
 801a2a6:	3708      	adds	r7, #8
 801a2a8:	46bd      	mov	sp, r7
 801a2aa:	bd80      	pop	{r7, pc}

0801a2ac <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801a2ac:	b580      	push	{r7, lr}
 801a2ae:	b08e      	sub	sp, #56	@ 0x38
 801a2b0:	af00      	add	r7, sp, #0
 801a2b2:	60f8      	str	r0, [r7, #12]
 801a2b4:	60b9      	str	r1, [r7, #8]
 801a2b6:	607a      	str	r2, [r7, #4]
 801a2b8:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801a2ba:	f107 0314 	add.w	r3, r7, #20
 801a2be:	2224      	movs	r2, #36	@ 0x24
 801a2c0:	2100      	movs	r1, #0
 801a2c2:	4618      	mov	r0, r3
 801a2c4:	f003 f8d2 	bl	801d46c <memset>
 801a2c8:	68fb      	ldr	r3, [r7, #12]
 801a2ca:	617b      	str	r3, [r7, #20]
 801a2cc:	683b      	ldr	r3, [r7, #0]
 801a2ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a2d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a2d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801a2d4:	f107 0314 	add.w	r3, r7, #20
 801a2d8:	461a      	mov	r2, r3
 801a2da:	6879      	ldr	r1, [r7, #4]
 801a2dc:	68b8      	ldr	r0, [r7, #8]
 801a2de:	f7f5 fd50 	bl	800fd82 <osThreadNew>
 801a2e2:	4603      	mov	r3, r0
#endif
}
 801a2e4:	4618      	mov	r0, r3
 801a2e6:	3738      	adds	r7, #56	@ 0x38
 801a2e8:	46bd      	mov	sp, r7
 801a2ea:	bd80      	pop	{r7, pc}

0801a2ec <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801a2ec:	b580      	push	{r7, lr}
 801a2ee:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801a2f0:	4b04      	ldr	r3, [pc, #16]	@ (801a304 <sys_arch_protect+0x18>)
 801a2f2:	681b      	ldr	r3, [r3, #0]
 801a2f4:	f04f 31ff 	mov.w	r1, #4294967295
 801a2f8:	4618      	mov	r0, r3
 801a2fa:	f7f5 fe75 	bl	800ffe8 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801a2fe:	2301      	movs	r3, #1
}
 801a300:	4618      	mov	r0, r3
 801a302:	bd80      	pop	{r7, pc}
 801a304:	2401c96c 	.word	0x2401c96c

0801a308 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801a308:	b580      	push	{r7, lr}
 801a30a:	b082      	sub	sp, #8
 801a30c:	af00      	add	r7, sp, #0
 801a30e:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801a310:	4b04      	ldr	r3, [pc, #16]	@ (801a324 <sys_arch_unprotect+0x1c>)
 801a312:	681b      	ldr	r3, [r3, #0]
 801a314:	4618      	mov	r0, r3
 801a316:	f7f5 feb2 	bl	801007e <osMutexRelease>
}
 801a31a:	bf00      	nop
 801a31c:	3708      	adds	r7, #8
 801a31e:	46bd      	mov	sp, r7
 801a320:	bd80      	pop	{r7, pc}
 801a322:	bf00      	nop
 801a324:	2401c96c 	.word	0x2401c96c

0801a328 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 801a328:	b580      	push	{r7, lr}
 801a32a:	b084      	sub	sp, #16
 801a32c:	af00      	add	r7, sp, #0
 801a32e:	6078      	str	r0, [r7, #4]
 801a330:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 801a332:	f000 fa93 	bl	801a85c <sys_timeouts_sleeptime>
 801a336:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 801a338:	68fb      	ldr	r3, [r7, #12]
 801a33a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a33e:	d10b      	bne.n	801a358 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 801a340:	4813      	ldr	r0, [pc, #76]	@ (801a390 <tcpip_timeouts_mbox_fetch+0x68>)
 801a342:	f7ff ffa6 	bl	801a292 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801a346:	2200      	movs	r2, #0
 801a348:	6839      	ldr	r1, [r7, #0]
 801a34a:	6878      	ldr	r0, [r7, #4]
 801a34c:	f7ff feac 	bl	801a0a8 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 801a350:	480f      	ldr	r0, [pc, #60]	@ (801a390 <tcpip_timeouts_mbox_fetch+0x68>)
 801a352:	f7ff ff8f 	bl	801a274 <sys_mutex_lock>
    return;
 801a356:	e018      	b.n	801a38a <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 801a358:	68fb      	ldr	r3, [r7, #12]
 801a35a:	2b00      	cmp	r3, #0
 801a35c:	d102      	bne.n	801a364 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801a35e:	f000 fa43 	bl	801a7e8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801a362:	e7e6      	b.n	801a332 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 801a364:	480a      	ldr	r0, [pc, #40]	@ (801a390 <tcpip_timeouts_mbox_fetch+0x68>)
 801a366:	f7ff ff94 	bl	801a292 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 801a36a:	68fa      	ldr	r2, [r7, #12]
 801a36c:	6839      	ldr	r1, [r7, #0]
 801a36e:	6878      	ldr	r0, [r7, #4]
 801a370:	f7ff fe9a 	bl	801a0a8 <sys_arch_mbox_fetch>
 801a374:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 801a376:	4806      	ldr	r0, [pc, #24]	@ (801a390 <tcpip_timeouts_mbox_fetch+0x68>)
 801a378:	f7ff ff7c 	bl	801a274 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 801a37c:	68bb      	ldr	r3, [r7, #8]
 801a37e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a382:	d102      	bne.n	801a38a <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 801a384:	f000 fa30 	bl	801a7e8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801a388:	e7d3      	b.n	801a332 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 801a38a:	3710      	adds	r7, #16
 801a38c:	46bd      	mov	sp, r7
 801a38e:	bd80      	pop	{r7, pc}
 801a390:	2401c97c 	.word	0x2401c97c

0801a394 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 801a394:	b580      	push	{r7, lr}
 801a396:	b084      	sub	sp, #16
 801a398:	af00      	add	r7, sp, #0
 801a39a:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 801a39c:	4810      	ldr	r0, [pc, #64]	@ (801a3e0 <tcpip_thread+0x4c>)
 801a39e:	f7ff ff69 	bl	801a274 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 801a3a2:	4b10      	ldr	r3, [pc, #64]	@ (801a3e4 <tcpip_thread+0x50>)
 801a3a4:	681b      	ldr	r3, [r3, #0]
 801a3a6:	2b00      	cmp	r3, #0
 801a3a8:	d005      	beq.n	801a3b6 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 801a3aa:	4b0e      	ldr	r3, [pc, #56]	@ (801a3e4 <tcpip_thread+0x50>)
 801a3ac:	681b      	ldr	r3, [r3, #0]
 801a3ae:	4a0e      	ldr	r2, [pc, #56]	@ (801a3e8 <tcpip_thread+0x54>)
 801a3b0:	6812      	ldr	r2, [r2, #0]
 801a3b2:	4610      	mov	r0, r2
 801a3b4:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801a3b6:	f107 030c 	add.w	r3, r7, #12
 801a3ba:	4619      	mov	r1, r3
 801a3bc:	480b      	ldr	r0, [pc, #44]	@ (801a3ec <tcpip_thread+0x58>)
 801a3be:	f7ff ffb3 	bl	801a328 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 801a3c2:	68fb      	ldr	r3, [r7, #12]
 801a3c4:	2b00      	cmp	r3, #0
 801a3c6:	d106      	bne.n	801a3d6 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801a3c8:	4b09      	ldr	r3, [pc, #36]	@ (801a3f0 <tcpip_thread+0x5c>)
 801a3ca:	2291      	movs	r2, #145	@ 0x91
 801a3cc:	4909      	ldr	r1, [pc, #36]	@ (801a3f4 <tcpip_thread+0x60>)
 801a3ce:	480a      	ldr	r0, [pc, #40]	@ (801a3f8 <tcpip_thread+0x64>)
 801a3d0:	f002 fe7c 	bl	801d0cc <iprintf>
      continue;
 801a3d4:	e003      	b.n	801a3de <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 801a3d6:	68fb      	ldr	r3, [r7, #12]
 801a3d8:	4618      	mov	r0, r3
 801a3da:	f000 f80f 	bl	801a3fc <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801a3de:	e7ea      	b.n	801a3b6 <tcpip_thread+0x22>
 801a3e0:	2401c97c 	.word	0x2401c97c
 801a3e4:	2401c970 	.word	0x2401c970
 801a3e8:	2401c974 	.word	0x2401c974
 801a3ec:	2401c978 	.word	0x2401c978
 801a3f0:	08022b04 	.word	0x08022b04
 801a3f4:	08022b5c 	.word	0x08022b5c
 801a3f8:	08022b7c 	.word	0x08022b7c

0801a3fc <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 801a3fc:	b580      	push	{r7, lr}
 801a3fe:	b082      	sub	sp, #8
 801a400:	af00      	add	r7, sp, #0
 801a402:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 801a404:	687b      	ldr	r3, [r7, #4]
 801a406:	781b      	ldrb	r3, [r3, #0]
 801a408:	2b02      	cmp	r3, #2
 801a40a:	d026      	beq.n	801a45a <tcpip_thread_handle_msg+0x5e>
 801a40c:	2b02      	cmp	r3, #2
 801a40e:	dc2b      	bgt.n	801a468 <tcpip_thread_handle_msg+0x6c>
 801a410:	2b00      	cmp	r3, #0
 801a412:	d002      	beq.n	801a41a <tcpip_thread_handle_msg+0x1e>
 801a414:	2b01      	cmp	r3, #1
 801a416:	d015      	beq.n	801a444 <tcpip_thread_handle_msg+0x48>
 801a418:	e026      	b.n	801a468 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801a41a:	687b      	ldr	r3, [r7, #4]
 801a41c:	68db      	ldr	r3, [r3, #12]
 801a41e:	687a      	ldr	r2, [r7, #4]
 801a420:	6850      	ldr	r0, [r2, #4]
 801a422:	687a      	ldr	r2, [r7, #4]
 801a424:	6892      	ldr	r2, [r2, #8]
 801a426:	4611      	mov	r1, r2
 801a428:	4798      	blx	r3
 801a42a:	4603      	mov	r3, r0
 801a42c:	2b00      	cmp	r3, #0
 801a42e:	d004      	beq.n	801a43a <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 801a430:	687b      	ldr	r3, [r7, #4]
 801a432:	685b      	ldr	r3, [r3, #4]
 801a434:	4618      	mov	r0, r3
 801a436:	f7fe fac7 	bl	80189c8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801a43a:	6879      	ldr	r1, [r7, #4]
 801a43c:	2006      	movs	r0, #6
 801a43e:	f7fd fbb5 	bl	8017bac <memp_free>
      break;
 801a442:	e018      	b.n	801a476 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801a444:	687b      	ldr	r3, [r7, #4]
 801a446:	685b      	ldr	r3, [r3, #4]
 801a448:	687a      	ldr	r2, [r7, #4]
 801a44a:	6892      	ldr	r2, [r2, #8]
 801a44c:	4610      	mov	r0, r2
 801a44e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801a450:	6879      	ldr	r1, [r7, #4]
 801a452:	2005      	movs	r0, #5
 801a454:	f7fd fbaa 	bl	8017bac <memp_free>
      break;
 801a458:	e00d      	b.n	801a476 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801a45a:	687b      	ldr	r3, [r7, #4]
 801a45c:	685b      	ldr	r3, [r3, #4]
 801a45e:	687a      	ldr	r2, [r7, #4]
 801a460:	6892      	ldr	r2, [r2, #8]
 801a462:	4610      	mov	r0, r2
 801a464:	4798      	blx	r3
      break;
 801a466:	e006      	b.n	801a476 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801a468:	4b05      	ldr	r3, [pc, #20]	@ (801a480 <tcpip_thread_handle_msg+0x84>)
 801a46a:	22cf      	movs	r2, #207	@ 0xcf
 801a46c:	4905      	ldr	r1, [pc, #20]	@ (801a484 <tcpip_thread_handle_msg+0x88>)
 801a46e:	4806      	ldr	r0, [pc, #24]	@ (801a488 <tcpip_thread_handle_msg+0x8c>)
 801a470:	f002 fe2c 	bl	801d0cc <iprintf>
      break;
 801a474:	bf00      	nop
  }
}
 801a476:	bf00      	nop
 801a478:	3708      	adds	r7, #8
 801a47a:	46bd      	mov	sp, r7
 801a47c:	bd80      	pop	{r7, pc}
 801a47e:	bf00      	nop
 801a480:	08022b04 	.word	0x08022b04
 801a484:	08022b5c 	.word	0x08022b5c
 801a488:	08022b7c 	.word	0x08022b7c

0801a48c <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 801a48c:	b580      	push	{r7, lr}
 801a48e:	b086      	sub	sp, #24
 801a490:	af00      	add	r7, sp, #0
 801a492:	60f8      	str	r0, [r7, #12]
 801a494:	60b9      	str	r1, [r7, #8]
 801a496:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801a498:	481a      	ldr	r0, [pc, #104]	@ (801a504 <tcpip_inpkt+0x78>)
 801a49a:	f7ff fe4d 	bl	801a138 <sys_mbox_valid>
 801a49e:	4603      	mov	r3, r0
 801a4a0:	2b00      	cmp	r3, #0
 801a4a2:	d105      	bne.n	801a4b0 <tcpip_inpkt+0x24>
 801a4a4:	4b18      	ldr	r3, [pc, #96]	@ (801a508 <tcpip_inpkt+0x7c>)
 801a4a6:	22fc      	movs	r2, #252	@ 0xfc
 801a4a8:	4918      	ldr	r1, [pc, #96]	@ (801a50c <tcpip_inpkt+0x80>)
 801a4aa:	4819      	ldr	r0, [pc, #100]	@ (801a510 <tcpip_inpkt+0x84>)
 801a4ac:	f002 fe0e 	bl	801d0cc <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 801a4b0:	2006      	movs	r0, #6
 801a4b2:	f7fd fb05 	bl	8017ac0 <memp_malloc>
 801a4b6:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 801a4b8:	697b      	ldr	r3, [r7, #20]
 801a4ba:	2b00      	cmp	r3, #0
 801a4bc:	d102      	bne.n	801a4c4 <tcpip_inpkt+0x38>
    return ERR_MEM;
 801a4be:	f04f 33ff 	mov.w	r3, #4294967295
 801a4c2:	e01a      	b.n	801a4fa <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 801a4c4:	697b      	ldr	r3, [r7, #20]
 801a4c6:	2200      	movs	r2, #0
 801a4c8:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 801a4ca:	697b      	ldr	r3, [r7, #20]
 801a4cc:	68fa      	ldr	r2, [r7, #12]
 801a4ce:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 801a4d0:	697b      	ldr	r3, [r7, #20]
 801a4d2:	68ba      	ldr	r2, [r7, #8]
 801a4d4:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 801a4d6:	697b      	ldr	r3, [r7, #20]
 801a4d8:	687a      	ldr	r2, [r7, #4]
 801a4da:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801a4dc:	6979      	ldr	r1, [r7, #20]
 801a4de:	4809      	ldr	r0, [pc, #36]	@ (801a504 <tcpip_inpkt+0x78>)
 801a4e0:	f7ff fdc8 	bl	801a074 <sys_mbox_trypost>
 801a4e4:	4603      	mov	r3, r0
 801a4e6:	2b00      	cmp	r3, #0
 801a4e8:	d006      	beq.n	801a4f8 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801a4ea:	6979      	ldr	r1, [r7, #20]
 801a4ec:	2006      	movs	r0, #6
 801a4ee:	f7fd fb5d 	bl	8017bac <memp_free>
    return ERR_MEM;
 801a4f2:	f04f 33ff 	mov.w	r3, #4294967295
 801a4f6:	e000      	b.n	801a4fa <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 801a4f8:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801a4fa:	4618      	mov	r0, r3
 801a4fc:	3718      	adds	r7, #24
 801a4fe:	46bd      	mov	sp, r7
 801a500:	bd80      	pop	{r7, pc}
 801a502:	bf00      	nop
 801a504:	2401c978 	.word	0x2401c978
 801a508:	08022b04 	.word	0x08022b04
 801a50c:	08022ba4 	.word	0x08022ba4
 801a510:	08022b7c 	.word	0x08022b7c

0801a514 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 801a514:	b580      	push	{r7, lr}
 801a516:	b082      	sub	sp, #8
 801a518:	af00      	add	r7, sp, #0
 801a51a:	6078      	str	r0, [r7, #4]
 801a51c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801a51e:	683b      	ldr	r3, [r7, #0]
 801a520:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801a524:	f003 0318 	and.w	r3, r3, #24
 801a528:	2b00      	cmp	r3, #0
 801a52a:	d006      	beq.n	801a53a <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 801a52c:	4a08      	ldr	r2, [pc, #32]	@ (801a550 <tcpip_input+0x3c>)
 801a52e:	6839      	ldr	r1, [r7, #0]
 801a530:	6878      	ldr	r0, [r7, #4]
 801a532:	f7ff ffab 	bl	801a48c <tcpip_inpkt>
 801a536:	4603      	mov	r3, r0
 801a538:	e005      	b.n	801a546 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 801a53a:	4a06      	ldr	r2, [pc, #24]	@ (801a554 <tcpip_input+0x40>)
 801a53c:	6839      	ldr	r1, [r7, #0]
 801a53e:	6878      	ldr	r0, [r7, #4]
 801a540:	f7ff ffa4 	bl	801a48c <tcpip_inpkt>
 801a544:	4603      	mov	r3, r0
}
 801a546:	4618      	mov	r0, r3
 801a548:	3708      	adds	r7, #8
 801a54a:	46bd      	mov	sp, r7
 801a54c:	bd80      	pop	{r7, pc}
 801a54e:	bf00      	nop
 801a550:	08015659 	.word	0x08015659
 801a554:	08015e45 	.word	0x08015e45

0801a558 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 801a558:	b580      	push	{r7, lr}
 801a55a:	b084      	sub	sp, #16
 801a55c:	af00      	add	r7, sp, #0
 801a55e:	60f8      	str	r0, [r7, #12]
 801a560:	60b9      	str	r1, [r7, #8]
 801a562:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 801a564:	4806      	ldr	r0, [pc, #24]	@ (801a580 <tcpip_send_msg_wait_sem+0x28>)
 801a566:	f7ff fe85 	bl	801a274 <sys_mutex_lock>
  fn(apimsg);
 801a56a:	68fb      	ldr	r3, [r7, #12]
 801a56c:	68b8      	ldr	r0, [r7, #8]
 801a56e:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 801a570:	4803      	ldr	r0, [pc, #12]	@ (801a580 <tcpip_send_msg_wait_sem+0x28>)
 801a572:	f7ff fe8e 	bl	801a292 <sys_mutex_unlock>
  return ERR_OK;
 801a576:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 801a578:	4618      	mov	r0, r3
 801a57a:	3710      	adds	r7, #16
 801a57c:	46bd      	mov	sp, r7
 801a57e:	bd80      	pop	{r7, pc}
 801a580:	2401c97c 	.word	0x2401c97c

0801a584 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 801a584:	b580      	push	{r7, lr}
 801a586:	b084      	sub	sp, #16
 801a588:	af02      	add	r7, sp, #8
 801a58a:	6078      	str	r0, [r7, #4]
 801a58c:	6039      	str	r1, [r7, #0]
  lwip_init();
 801a58e:	f7fb fba9 	bl	8015ce4 <lwip_init>

  tcpip_init_done = initfunc;
 801a592:	4a17      	ldr	r2, [pc, #92]	@ (801a5f0 <tcpip_init+0x6c>)
 801a594:	687b      	ldr	r3, [r7, #4]
 801a596:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 801a598:	4a16      	ldr	r2, [pc, #88]	@ (801a5f4 <tcpip_init+0x70>)
 801a59a:	683b      	ldr	r3, [r7, #0]
 801a59c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801a59e:	2106      	movs	r1, #6
 801a5a0:	4815      	ldr	r0, [pc, #84]	@ (801a5f8 <tcpip_init+0x74>)
 801a5a2:	f7ff fd3b 	bl	801a01c <sys_mbox_new>
 801a5a6:	4603      	mov	r3, r0
 801a5a8:	2b00      	cmp	r3, #0
 801a5aa:	d006      	beq.n	801a5ba <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801a5ac:	4b13      	ldr	r3, [pc, #76]	@ (801a5fc <tcpip_init+0x78>)
 801a5ae:	f240 2261 	movw	r2, #609	@ 0x261
 801a5b2:	4913      	ldr	r1, [pc, #76]	@ (801a600 <tcpip_init+0x7c>)
 801a5b4:	4813      	ldr	r0, [pc, #76]	@ (801a604 <tcpip_init+0x80>)
 801a5b6:	f002 fd89 	bl	801d0cc <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801a5ba:	4813      	ldr	r0, [pc, #76]	@ (801a608 <tcpip_init+0x84>)
 801a5bc:	f7ff fe44 	bl	801a248 <sys_mutex_new>
 801a5c0:	4603      	mov	r3, r0
 801a5c2:	2b00      	cmp	r3, #0
 801a5c4:	d006      	beq.n	801a5d4 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801a5c6:	4b0d      	ldr	r3, [pc, #52]	@ (801a5fc <tcpip_init+0x78>)
 801a5c8:	f240 2265 	movw	r2, #613	@ 0x265
 801a5cc:	490f      	ldr	r1, [pc, #60]	@ (801a60c <tcpip_init+0x88>)
 801a5ce:	480d      	ldr	r0, [pc, #52]	@ (801a604 <tcpip_init+0x80>)
 801a5d0:	f002 fd7c 	bl	801d0cc <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 801a5d4:	2318      	movs	r3, #24
 801a5d6:	9300      	str	r3, [sp, #0]
 801a5d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a5dc:	2200      	movs	r2, #0
 801a5de:	490c      	ldr	r1, [pc, #48]	@ (801a610 <tcpip_init+0x8c>)
 801a5e0:	480c      	ldr	r0, [pc, #48]	@ (801a614 <tcpip_init+0x90>)
 801a5e2:	f7ff fe63 	bl	801a2ac <sys_thread_new>
}
 801a5e6:	bf00      	nop
 801a5e8:	3708      	adds	r7, #8
 801a5ea:	46bd      	mov	sp, r7
 801a5ec:	bd80      	pop	{r7, pc}
 801a5ee:	bf00      	nop
 801a5f0:	2401c970 	.word	0x2401c970
 801a5f4:	2401c974 	.word	0x2401c974
 801a5f8:	2401c978 	.word	0x2401c978
 801a5fc:	08022b04 	.word	0x08022b04
 801a600:	08022bb4 	.word	0x08022bb4
 801a604:	08022b7c 	.word	0x08022b7c
 801a608:	2401c97c 	.word	0x2401c97c
 801a60c:	08022bd8 	.word	0x08022bd8
 801a610:	0801a395 	.word	0x0801a395
 801a614:	08022bfc 	.word	0x08022bfc

0801a618 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801a618:	b580      	push	{r7, lr}
 801a61a:	b086      	sub	sp, #24
 801a61c:	af00      	add	r7, sp, #0
 801a61e:	60f8      	str	r0, [r7, #12]
 801a620:	60b9      	str	r1, [r7, #8]
 801a622:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801a624:	2007      	movs	r0, #7
 801a626:	f7fd fa4b 	bl	8017ac0 <memp_malloc>
 801a62a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801a62c:	693b      	ldr	r3, [r7, #16]
 801a62e:	2b00      	cmp	r3, #0
 801a630:	d109      	bne.n	801a646 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801a632:	693b      	ldr	r3, [r7, #16]
 801a634:	2b00      	cmp	r3, #0
 801a636:	d151      	bne.n	801a6dc <sys_timeout_abs+0xc4>
 801a638:	4b2a      	ldr	r3, [pc, #168]	@ (801a6e4 <sys_timeout_abs+0xcc>)
 801a63a:	22be      	movs	r2, #190	@ 0xbe
 801a63c:	492a      	ldr	r1, [pc, #168]	@ (801a6e8 <sys_timeout_abs+0xd0>)
 801a63e:	482b      	ldr	r0, [pc, #172]	@ (801a6ec <sys_timeout_abs+0xd4>)
 801a640:	f002 fd44 	bl	801d0cc <iprintf>
    return;
 801a644:	e04a      	b.n	801a6dc <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801a646:	693b      	ldr	r3, [r7, #16]
 801a648:	2200      	movs	r2, #0
 801a64a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801a64c:	693b      	ldr	r3, [r7, #16]
 801a64e:	68ba      	ldr	r2, [r7, #8]
 801a650:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801a652:	693b      	ldr	r3, [r7, #16]
 801a654:	687a      	ldr	r2, [r7, #4]
 801a656:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801a658:	693b      	ldr	r3, [r7, #16]
 801a65a:	68fa      	ldr	r2, [r7, #12]
 801a65c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801a65e:	4b24      	ldr	r3, [pc, #144]	@ (801a6f0 <sys_timeout_abs+0xd8>)
 801a660:	681b      	ldr	r3, [r3, #0]
 801a662:	2b00      	cmp	r3, #0
 801a664:	d103      	bne.n	801a66e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801a666:	4a22      	ldr	r2, [pc, #136]	@ (801a6f0 <sys_timeout_abs+0xd8>)
 801a668:	693b      	ldr	r3, [r7, #16]
 801a66a:	6013      	str	r3, [r2, #0]
    return;
 801a66c:	e037      	b.n	801a6de <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801a66e:	693b      	ldr	r3, [r7, #16]
 801a670:	685a      	ldr	r2, [r3, #4]
 801a672:	4b1f      	ldr	r3, [pc, #124]	@ (801a6f0 <sys_timeout_abs+0xd8>)
 801a674:	681b      	ldr	r3, [r3, #0]
 801a676:	685b      	ldr	r3, [r3, #4]
 801a678:	1ad3      	subs	r3, r2, r3
 801a67a:	0fdb      	lsrs	r3, r3, #31
 801a67c:	f003 0301 	and.w	r3, r3, #1
 801a680:	b2db      	uxtb	r3, r3
 801a682:	2b00      	cmp	r3, #0
 801a684:	d007      	beq.n	801a696 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801a686:	4b1a      	ldr	r3, [pc, #104]	@ (801a6f0 <sys_timeout_abs+0xd8>)
 801a688:	681a      	ldr	r2, [r3, #0]
 801a68a:	693b      	ldr	r3, [r7, #16]
 801a68c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801a68e:	4a18      	ldr	r2, [pc, #96]	@ (801a6f0 <sys_timeout_abs+0xd8>)
 801a690:	693b      	ldr	r3, [r7, #16]
 801a692:	6013      	str	r3, [r2, #0]
 801a694:	e023      	b.n	801a6de <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801a696:	4b16      	ldr	r3, [pc, #88]	@ (801a6f0 <sys_timeout_abs+0xd8>)
 801a698:	681b      	ldr	r3, [r3, #0]
 801a69a:	617b      	str	r3, [r7, #20]
 801a69c:	e01a      	b.n	801a6d4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801a69e:	697b      	ldr	r3, [r7, #20]
 801a6a0:	681b      	ldr	r3, [r3, #0]
 801a6a2:	2b00      	cmp	r3, #0
 801a6a4:	d00b      	beq.n	801a6be <sys_timeout_abs+0xa6>
 801a6a6:	693b      	ldr	r3, [r7, #16]
 801a6a8:	685a      	ldr	r2, [r3, #4]
 801a6aa:	697b      	ldr	r3, [r7, #20]
 801a6ac:	681b      	ldr	r3, [r3, #0]
 801a6ae:	685b      	ldr	r3, [r3, #4]
 801a6b0:	1ad3      	subs	r3, r2, r3
 801a6b2:	0fdb      	lsrs	r3, r3, #31
 801a6b4:	f003 0301 	and.w	r3, r3, #1
 801a6b8:	b2db      	uxtb	r3, r3
 801a6ba:	2b00      	cmp	r3, #0
 801a6bc:	d007      	beq.n	801a6ce <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801a6be:	697b      	ldr	r3, [r7, #20]
 801a6c0:	681a      	ldr	r2, [r3, #0]
 801a6c2:	693b      	ldr	r3, [r7, #16]
 801a6c4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801a6c6:	697b      	ldr	r3, [r7, #20]
 801a6c8:	693a      	ldr	r2, [r7, #16]
 801a6ca:	601a      	str	r2, [r3, #0]
        break;
 801a6cc:	e007      	b.n	801a6de <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801a6ce:	697b      	ldr	r3, [r7, #20]
 801a6d0:	681b      	ldr	r3, [r3, #0]
 801a6d2:	617b      	str	r3, [r7, #20]
 801a6d4:	697b      	ldr	r3, [r7, #20]
 801a6d6:	2b00      	cmp	r3, #0
 801a6d8:	d1e1      	bne.n	801a69e <sys_timeout_abs+0x86>
 801a6da:	e000      	b.n	801a6de <sys_timeout_abs+0xc6>
    return;
 801a6dc:	bf00      	nop
      }
    }
  }
}
 801a6de:	3718      	adds	r7, #24
 801a6e0:	46bd      	mov	sp, r7
 801a6e2:	bd80      	pop	{r7, pc}
 801a6e4:	08022c0c 	.word	0x08022c0c
 801a6e8:	08022c68 	.word	0x08022c68
 801a6ec:	08022ca8 	.word	0x08022ca8
 801a6f0:	2401c980 	.word	0x2401c980

0801a6f4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801a6f4:	b580      	push	{r7, lr}
 801a6f6:	b086      	sub	sp, #24
 801a6f8:	af00      	add	r7, sp, #0
 801a6fa:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801a6fc:	687b      	ldr	r3, [r7, #4]
 801a6fe:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801a700:	697b      	ldr	r3, [r7, #20]
 801a702:	685b      	ldr	r3, [r3, #4]
 801a704:	4798      	blx	r3

  now = sys_now();
 801a706:	f7f5 f837 	bl	800f778 <sys_now>
 801a70a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801a70c:	697b      	ldr	r3, [r7, #20]
 801a70e:	681a      	ldr	r2, [r3, #0]
 801a710:	4b0f      	ldr	r3, [pc, #60]	@ (801a750 <lwip_cyclic_timer+0x5c>)
 801a712:	681b      	ldr	r3, [r3, #0]
 801a714:	4413      	add	r3, r2
 801a716:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801a718:	68fa      	ldr	r2, [r7, #12]
 801a71a:	693b      	ldr	r3, [r7, #16]
 801a71c:	1ad3      	subs	r3, r2, r3
 801a71e:	0fdb      	lsrs	r3, r3, #31
 801a720:	f003 0301 	and.w	r3, r3, #1
 801a724:	b2db      	uxtb	r3, r3
 801a726:	2b00      	cmp	r3, #0
 801a728:	d009      	beq.n	801a73e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801a72a:	697b      	ldr	r3, [r7, #20]
 801a72c:	681a      	ldr	r2, [r3, #0]
 801a72e:	693b      	ldr	r3, [r7, #16]
 801a730:	4413      	add	r3, r2
 801a732:	687a      	ldr	r2, [r7, #4]
 801a734:	4907      	ldr	r1, [pc, #28]	@ (801a754 <lwip_cyclic_timer+0x60>)
 801a736:	4618      	mov	r0, r3
 801a738:	f7ff ff6e 	bl	801a618 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801a73c:	e004      	b.n	801a748 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801a73e:	687a      	ldr	r2, [r7, #4]
 801a740:	4904      	ldr	r1, [pc, #16]	@ (801a754 <lwip_cyclic_timer+0x60>)
 801a742:	68f8      	ldr	r0, [r7, #12]
 801a744:	f7ff ff68 	bl	801a618 <sys_timeout_abs>
}
 801a748:	bf00      	nop
 801a74a:	3718      	adds	r7, #24
 801a74c:	46bd      	mov	sp, r7
 801a74e:	bd80      	pop	{r7, pc}
 801a750:	2401c984 	.word	0x2401c984
 801a754:	0801a6f5 	.word	0x0801a6f5

0801a758 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801a758:	b580      	push	{r7, lr}
 801a75a:	b082      	sub	sp, #8
 801a75c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a75e:	2300      	movs	r3, #0
 801a760:	607b      	str	r3, [r7, #4]
 801a762:	e00e      	b.n	801a782 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801a764:	4a0b      	ldr	r2, [pc, #44]	@ (801a794 <sys_timeouts_init+0x3c>)
 801a766:	687b      	ldr	r3, [r7, #4]
 801a768:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801a76c:	687b      	ldr	r3, [r7, #4]
 801a76e:	00db      	lsls	r3, r3, #3
 801a770:	4a08      	ldr	r2, [pc, #32]	@ (801a794 <sys_timeouts_init+0x3c>)
 801a772:	4413      	add	r3, r2
 801a774:	461a      	mov	r2, r3
 801a776:	4908      	ldr	r1, [pc, #32]	@ (801a798 <sys_timeouts_init+0x40>)
 801a778:	f000 f810 	bl	801a79c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a77c:	687b      	ldr	r3, [r7, #4]
 801a77e:	3301      	adds	r3, #1
 801a780:	607b      	str	r3, [r7, #4]
 801a782:	687b      	ldr	r3, [r7, #4]
 801a784:	2b01      	cmp	r3, #1
 801a786:	d9ed      	bls.n	801a764 <sys_timeouts_init+0xc>
  }
}
 801a788:	bf00      	nop
 801a78a:	bf00      	nop
 801a78c:	3708      	adds	r7, #8
 801a78e:	46bd      	mov	sp, r7
 801a790:	bd80      	pop	{r7, pc}
 801a792:	bf00      	nop
 801a794:	08023334 	.word	0x08023334
 801a798:	0801a6f5 	.word	0x0801a6f5

0801a79c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801a79c:	b580      	push	{r7, lr}
 801a79e:	b086      	sub	sp, #24
 801a7a0:	af00      	add	r7, sp, #0
 801a7a2:	60f8      	str	r0, [r7, #12]
 801a7a4:	60b9      	str	r1, [r7, #8]
 801a7a6:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801a7a8:	68fb      	ldr	r3, [r7, #12]
 801a7aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a7ae:	d306      	bcc.n	801a7be <sys_timeout+0x22>
 801a7b0:	4b0a      	ldr	r3, [pc, #40]	@ (801a7dc <sys_timeout+0x40>)
 801a7b2:	f240 1229 	movw	r2, #297	@ 0x129
 801a7b6:	490a      	ldr	r1, [pc, #40]	@ (801a7e0 <sys_timeout+0x44>)
 801a7b8:	480a      	ldr	r0, [pc, #40]	@ (801a7e4 <sys_timeout+0x48>)
 801a7ba:	f002 fc87 	bl	801d0cc <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801a7be:	f7f4 ffdb 	bl	800f778 <sys_now>
 801a7c2:	4602      	mov	r2, r0
 801a7c4:	68fb      	ldr	r3, [r7, #12]
 801a7c6:	4413      	add	r3, r2
 801a7c8:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a7ca:	687a      	ldr	r2, [r7, #4]
 801a7cc:	68b9      	ldr	r1, [r7, #8]
 801a7ce:	6978      	ldr	r0, [r7, #20]
 801a7d0:	f7ff ff22 	bl	801a618 <sys_timeout_abs>
#endif
}
 801a7d4:	bf00      	nop
 801a7d6:	3718      	adds	r7, #24
 801a7d8:	46bd      	mov	sp, r7
 801a7da:	bd80      	pop	{r7, pc}
 801a7dc:	08022c0c 	.word	0x08022c0c
 801a7e0:	08022cd0 	.word	0x08022cd0
 801a7e4:	08022ca8 	.word	0x08022ca8

0801a7e8 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801a7e8:	b580      	push	{r7, lr}
 801a7ea:	b084      	sub	sp, #16
 801a7ec:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801a7ee:	f7f4 ffc3 	bl	800f778 <sys_now>
 801a7f2:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801a7f4:	4b17      	ldr	r3, [pc, #92]	@ (801a854 <sys_check_timeouts+0x6c>)
 801a7f6:	681b      	ldr	r3, [r3, #0]
 801a7f8:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801a7fa:	68bb      	ldr	r3, [r7, #8]
 801a7fc:	2b00      	cmp	r3, #0
 801a7fe:	d022      	beq.n	801a846 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801a800:	68bb      	ldr	r3, [r7, #8]
 801a802:	685b      	ldr	r3, [r3, #4]
 801a804:	68fa      	ldr	r2, [r7, #12]
 801a806:	1ad3      	subs	r3, r2, r3
 801a808:	0fdb      	lsrs	r3, r3, #31
 801a80a:	f003 0301 	and.w	r3, r3, #1
 801a80e:	b2db      	uxtb	r3, r3
 801a810:	2b00      	cmp	r3, #0
 801a812:	d11a      	bne.n	801a84a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801a814:	68bb      	ldr	r3, [r7, #8]
 801a816:	681b      	ldr	r3, [r3, #0]
 801a818:	4a0e      	ldr	r2, [pc, #56]	@ (801a854 <sys_check_timeouts+0x6c>)
 801a81a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801a81c:	68bb      	ldr	r3, [r7, #8]
 801a81e:	689b      	ldr	r3, [r3, #8]
 801a820:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801a822:	68bb      	ldr	r3, [r7, #8]
 801a824:	68db      	ldr	r3, [r3, #12]
 801a826:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801a828:	68bb      	ldr	r3, [r7, #8]
 801a82a:	685b      	ldr	r3, [r3, #4]
 801a82c:	4a0a      	ldr	r2, [pc, #40]	@ (801a858 <sys_check_timeouts+0x70>)
 801a82e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a830:	68b9      	ldr	r1, [r7, #8]
 801a832:	2007      	movs	r0, #7
 801a834:	f7fd f9ba 	bl	8017bac <memp_free>
    if (handler != NULL) {
 801a838:	687b      	ldr	r3, [r7, #4]
 801a83a:	2b00      	cmp	r3, #0
 801a83c:	d0da      	beq.n	801a7f4 <sys_check_timeouts+0xc>
      handler(arg);
 801a83e:	687b      	ldr	r3, [r7, #4]
 801a840:	6838      	ldr	r0, [r7, #0]
 801a842:	4798      	blx	r3
  do {
 801a844:	e7d6      	b.n	801a7f4 <sys_check_timeouts+0xc>
      return;
 801a846:	bf00      	nop
 801a848:	e000      	b.n	801a84c <sys_check_timeouts+0x64>
      return;
 801a84a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801a84c:	3710      	adds	r7, #16
 801a84e:	46bd      	mov	sp, r7
 801a850:	bd80      	pop	{r7, pc}
 801a852:	bf00      	nop
 801a854:	2401c980 	.word	0x2401c980
 801a858:	2401c984 	.word	0x2401c984

0801a85c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801a85c:	b580      	push	{r7, lr}
 801a85e:	b082      	sub	sp, #8
 801a860:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801a862:	4b16      	ldr	r3, [pc, #88]	@ (801a8bc <sys_timeouts_sleeptime+0x60>)
 801a864:	681b      	ldr	r3, [r3, #0]
 801a866:	2b00      	cmp	r3, #0
 801a868:	d102      	bne.n	801a870 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801a86a:	f04f 33ff 	mov.w	r3, #4294967295
 801a86e:	e020      	b.n	801a8b2 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801a870:	f7f4 ff82 	bl	800f778 <sys_now>
 801a874:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801a876:	4b11      	ldr	r3, [pc, #68]	@ (801a8bc <sys_timeouts_sleeptime+0x60>)
 801a878:	681b      	ldr	r3, [r3, #0]
 801a87a:	685a      	ldr	r2, [r3, #4]
 801a87c:	687b      	ldr	r3, [r7, #4]
 801a87e:	1ad3      	subs	r3, r2, r3
 801a880:	0fdb      	lsrs	r3, r3, #31
 801a882:	f003 0301 	and.w	r3, r3, #1
 801a886:	b2db      	uxtb	r3, r3
 801a888:	2b00      	cmp	r3, #0
 801a88a:	d001      	beq.n	801a890 <sys_timeouts_sleeptime+0x34>
    return 0;
 801a88c:	2300      	movs	r3, #0
 801a88e:	e010      	b.n	801a8b2 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801a890:	4b0a      	ldr	r3, [pc, #40]	@ (801a8bc <sys_timeouts_sleeptime+0x60>)
 801a892:	681b      	ldr	r3, [r3, #0]
 801a894:	685a      	ldr	r2, [r3, #4]
 801a896:	687b      	ldr	r3, [r7, #4]
 801a898:	1ad3      	subs	r3, r2, r3
 801a89a:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801a89c:	683b      	ldr	r3, [r7, #0]
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	da06      	bge.n	801a8b0 <sys_timeouts_sleeptime+0x54>
 801a8a2:	4b07      	ldr	r3, [pc, #28]	@ (801a8c0 <sys_timeouts_sleeptime+0x64>)
 801a8a4:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801a8a8:	4906      	ldr	r1, [pc, #24]	@ (801a8c4 <sys_timeouts_sleeptime+0x68>)
 801a8aa:	4807      	ldr	r0, [pc, #28]	@ (801a8c8 <sys_timeouts_sleeptime+0x6c>)
 801a8ac:	f002 fc0e 	bl	801d0cc <iprintf>
    return ret;
 801a8b0:	683b      	ldr	r3, [r7, #0]
  }
}
 801a8b2:	4618      	mov	r0, r3
 801a8b4:	3708      	adds	r7, #8
 801a8b6:	46bd      	mov	sp, r7
 801a8b8:	bd80      	pop	{r7, pc}
 801a8ba:	bf00      	nop
 801a8bc:	2401c980 	.word	0x2401c980
 801a8c0:	08022c0c 	.word	0x08022c0c
 801a8c4:	08022d08 	.word	0x08022d08
 801a8c8:	08022ca8 	.word	0x08022ca8

0801a8cc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a8cc:	b580      	push	{r7, lr}
 801a8ce:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801a8d0:	f000 fdba 	bl	801b448 <rand>
 801a8d4:	4603      	mov	r3, r0
 801a8d6:	b29b      	uxth	r3, r3
 801a8d8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801a8dc:	b29b      	uxth	r3, r3
 801a8de:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801a8e2:	b29a      	uxth	r2, r3
 801a8e4:	4b01      	ldr	r3, [pc, #4]	@ (801a8ec <udp_init+0x20>)
 801a8e6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801a8e8:	bf00      	nop
 801a8ea:	bd80      	pop	{r7, pc}
 801a8ec:	240000a4 	.word	0x240000a4

0801a8f0 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801a8f0:	b480      	push	{r7}
 801a8f2:	b083      	sub	sp, #12
 801a8f4:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801a8f6:	2300      	movs	r3, #0
 801a8f8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801a8fa:	4b17      	ldr	r3, [pc, #92]	@ (801a958 <udp_new_port+0x68>)
 801a8fc:	881b      	ldrh	r3, [r3, #0]
 801a8fe:	1c5a      	adds	r2, r3, #1
 801a900:	b291      	uxth	r1, r2
 801a902:	4a15      	ldr	r2, [pc, #84]	@ (801a958 <udp_new_port+0x68>)
 801a904:	8011      	strh	r1, [r2, #0]
 801a906:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a90a:	4293      	cmp	r3, r2
 801a90c:	d103      	bne.n	801a916 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801a90e:	4b12      	ldr	r3, [pc, #72]	@ (801a958 <udp_new_port+0x68>)
 801a910:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801a914:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a916:	4b11      	ldr	r3, [pc, #68]	@ (801a95c <udp_new_port+0x6c>)
 801a918:	681b      	ldr	r3, [r3, #0]
 801a91a:	603b      	str	r3, [r7, #0]
 801a91c:	e011      	b.n	801a942 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801a91e:	683b      	ldr	r3, [r7, #0]
 801a920:	8a5a      	ldrh	r2, [r3, #18]
 801a922:	4b0d      	ldr	r3, [pc, #52]	@ (801a958 <udp_new_port+0x68>)
 801a924:	881b      	ldrh	r3, [r3, #0]
 801a926:	429a      	cmp	r2, r3
 801a928:	d108      	bne.n	801a93c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801a92a:	88fb      	ldrh	r3, [r7, #6]
 801a92c:	3301      	adds	r3, #1
 801a92e:	80fb      	strh	r3, [r7, #6]
 801a930:	88fb      	ldrh	r3, [r7, #6]
 801a932:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a936:	d3e0      	bcc.n	801a8fa <udp_new_port+0xa>
        return 0;
 801a938:	2300      	movs	r3, #0
 801a93a:	e007      	b.n	801a94c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a93c:	683b      	ldr	r3, [r7, #0]
 801a93e:	68db      	ldr	r3, [r3, #12]
 801a940:	603b      	str	r3, [r7, #0]
 801a942:	683b      	ldr	r3, [r7, #0]
 801a944:	2b00      	cmp	r3, #0
 801a946:	d1ea      	bne.n	801a91e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801a948:	4b03      	ldr	r3, [pc, #12]	@ (801a958 <udp_new_port+0x68>)
 801a94a:	881b      	ldrh	r3, [r3, #0]
}
 801a94c:	4618      	mov	r0, r3
 801a94e:	370c      	adds	r7, #12
 801a950:	46bd      	mov	sp, r7
 801a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a956:	4770      	bx	lr
 801a958:	240000a4 	.word	0x240000a4
 801a95c:	2401c988 	.word	0x2401c988

0801a960 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a960:	b580      	push	{r7, lr}
 801a962:	b084      	sub	sp, #16
 801a964:	af00      	add	r7, sp, #0
 801a966:	60f8      	str	r0, [r7, #12]
 801a968:	60b9      	str	r1, [r7, #8]
 801a96a:	4613      	mov	r3, r2
 801a96c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a96e:	68fb      	ldr	r3, [r7, #12]
 801a970:	2b00      	cmp	r3, #0
 801a972:	d105      	bne.n	801a980 <udp_input_local_match+0x20>
 801a974:	4b27      	ldr	r3, [pc, #156]	@ (801aa14 <udp_input_local_match+0xb4>)
 801a976:	2287      	movs	r2, #135	@ 0x87
 801a978:	4927      	ldr	r1, [pc, #156]	@ (801aa18 <udp_input_local_match+0xb8>)
 801a97a:	4828      	ldr	r0, [pc, #160]	@ (801aa1c <udp_input_local_match+0xbc>)
 801a97c:	f002 fba6 	bl	801d0cc <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a980:	68bb      	ldr	r3, [r7, #8]
 801a982:	2b00      	cmp	r3, #0
 801a984:	d105      	bne.n	801a992 <udp_input_local_match+0x32>
 801a986:	4b23      	ldr	r3, [pc, #140]	@ (801aa14 <udp_input_local_match+0xb4>)
 801a988:	2288      	movs	r2, #136	@ 0x88
 801a98a:	4925      	ldr	r1, [pc, #148]	@ (801aa20 <udp_input_local_match+0xc0>)
 801a98c:	4823      	ldr	r0, [pc, #140]	@ (801aa1c <udp_input_local_match+0xbc>)
 801a98e:	f002 fb9d 	bl	801d0cc <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a992:	68fb      	ldr	r3, [r7, #12]
 801a994:	7a1b      	ldrb	r3, [r3, #8]
 801a996:	2b00      	cmp	r3, #0
 801a998:	d00b      	beq.n	801a9b2 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a99a:	68fb      	ldr	r3, [r7, #12]
 801a99c:	7a1a      	ldrb	r2, [r3, #8]
 801a99e:	4b21      	ldr	r3, [pc, #132]	@ (801aa24 <udp_input_local_match+0xc4>)
 801a9a0:	685b      	ldr	r3, [r3, #4]
 801a9a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a9a6:	3301      	adds	r3, #1
 801a9a8:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a9aa:	429a      	cmp	r2, r3
 801a9ac:	d001      	beq.n	801a9b2 <udp_input_local_match+0x52>
    return 0;
 801a9ae:	2300      	movs	r3, #0
 801a9b0:	e02b      	b.n	801aa0a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a9b2:	79fb      	ldrb	r3, [r7, #7]
 801a9b4:	2b00      	cmp	r3, #0
 801a9b6:	d018      	beq.n	801a9ea <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a9b8:	68fb      	ldr	r3, [r7, #12]
 801a9ba:	2b00      	cmp	r3, #0
 801a9bc:	d013      	beq.n	801a9e6 <udp_input_local_match+0x86>
 801a9be:	68fb      	ldr	r3, [r7, #12]
 801a9c0:	681b      	ldr	r3, [r3, #0]
 801a9c2:	2b00      	cmp	r3, #0
 801a9c4:	d00f      	beq.n	801a9e6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a9c6:	4b17      	ldr	r3, [pc, #92]	@ (801aa24 <udp_input_local_match+0xc4>)
 801a9c8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a9ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a9ce:	d00a      	beq.n	801a9e6 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a9d0:	68fb      	ldr	r3, [r7, #12]
 801a9d2:	681a      	ldr	r2, [r3, #0]
 801a9d4:	4b13      	ldr	r3, [pc, #76]	@ (801aa24 <udp_input_local_match+0xc4>)
 801a9d6:	695b      	ldr	r3, [r3, #20]
 801a9d8:	405a      	eors	r2, r3
 801a9da:	68bb      	ldr	r3, [r7, #8]
 801a9dc:	3308      	adds	r3, #8
 801a9de:	681b      	ldr	r3, [r3, #0]
 801a9e0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a9e2:	2b00      	cmp	r3, #0
 801a9e4:	d110      	bne.n	801aa08 <udp_input_local_match+0xa8>
          return 1;
 801a9e6:	2301      	movs	r3, #1
 801a9e8:	e00f      	b.n	801aa0a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a9ea:	68fb      	ldr	r3, [r7, #12]
 801a9ec:	2b00      	cmp	r3, #0
 801a9ee:	d009      	beq.n	801aa04 <udp_input_local_match+0xa4>
 801a9f0:	68fb      	ldr	r3, [r7, #12]
 801a9f2:	681b      	ldr	r3, [r3, #0]
 801a9f4:	2b00      	cmp	r3, #0
 801a9f6:	d005      	beq.n	801aa04 <udp_input_local_match+0xa4>
 801a9f8:	68fb      	ldr	r3, [r7, #12]
 801a9fa:	681a      	ldr	r2, [r3, #0]
 801a9fc:	4b09      	ldr	r3, [pc, #36]	@ (801aa24 <udp_input_local_match+0xc4>)
 801a9fe:	695b      	ldr	r3, [r3, #20]
 801aa00:	429a      	cmp	r2, r3
 801aa02:	d101      	bne.n	801aa08 <udp_input_local_match+0xa8>
        return 1;
 801aa04:	2301      	movs	r3, #1
 801aa06:	e000      	b.n	801aa0a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801aa08:	2300      	movs	r3, #0
}
 801aa0a:	4618      	mov	r0, r3
 801aa0c:	3710      	adds	r7, #16
 801aa0e:	46bd      	mov	sp, r7
 801aa10:	bd80      	pop	{r7, pc}
 801aa12:	bf00      	nop
 801aa14:	08022d1c 	.word	0x08022d1c
 801aa18:	08022d74 	.word	0x08022d74
 801aa1c:	08022d98 	.word	0x08022d98
 801aa20:	08022dc0 	.word	0x08022dc0
 801aa24:	24019d4c 	.word	0x24019d4c

0801aa28 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801aa28:	b590      	push	{r4, r7, lr}
 801aa2a:	b08d      	sub	sp, #52	@ 0x34
 801aa2c:	af02      	add	r7, sp, #8
 801aa2e:	6078      	str	r0, [r7, #4]
 801aa30:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801aa32:	2300      	movs	r3, #0
 801aa34:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801aa36:	687b      	ldr	r3, [r7, #4]
 801aa38:	2b00      	cmp	r3, #0
 801aa3a:	d105      	bne.n	801aa48 <udp_input+0x20>
 801aa3c:	4b7c      	ldr	r3, [pc, #496]	@ (801ac30 <udp_input+0x208>)
 801aa3e:	22cf      	movs	r2, #207	@ 0xcf
 801aa40:	497c      	ldr	r1, [pc, #496]	@ (801ac34 <udp_input+0x20c>)
 801aa42:	487d      	ldr	r0, [pc, #500]	@ (801ac38 <udp_input+0x210>)
 801aa44:	f002 fb42 	bl	801d0cc <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801aa48:	683b      	ldr	r3, [r7, #0]
 801aa4a:	2b00      	cmp	r3, #0
 801aa4c:	d105      	bne.n	801aa5a <udp_input+0x32>
 801aa4e:	4b78      	ldr	r3, [pc, #480]	@ (801ac30 <udp_input+0x208>)
 801aa50:	22d0      	movs	r2, #208	@ 0xd0
 801aa52:	497a      	ldr	r1, [pc, #488]	@ (801ac3c <udp_input+0x214>)
 801aa54:	4878      	ldr	r0, [pc, #480]	@ (801ac38 <udp_input+0x210>)
 801aa56:	f002 fb39 	bl	801d0cc <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801aa5a:	687b      	ldr	r3, [r7, #4]
 801aa5c:	895b      	ldrh	r3, [r3, #10]
 801aa5e:	2b07      	cmp	r3, #7
 801aa60:	d803      	bhi.n	801aa6a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801aa62:	6878      	ldr	r0, [r7, #4]
 801aa64:	f7fd ffb0 	bl	80189c8 <pbuf_free>
    goto end;
 801aa68:	e0de      	b.n	801ac28 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801aa6a:	687b      	ldr	r3, [r7, #4]
 801aa6c:	685b      	ldr	r3, [r3, #4]
 801aa6e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801aa70:	4b73      	ldr	r3, [pc, #460]	@ (801ac40 <udp_input+0x218>)
 801aa72:	695b      	ldr	r3, [r3, #20]
 801aa74:	4a72      	ldr	r2, [pc, #456]	@ (801ac40 <udp_input+0x218>)
 801aa76:	6812      	ldr	r2, [r2, #0]
 801aa78:	4611      	mov	r1, r2
 801aa7a:	4618      	mov	r0, r3
 801aa7c:	f7fb fbd4 	bl	8016228 <ip4_addr_isbroadcast_u32>
 801aa80:	4603      	mov	r3, r0
 801aa82:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801aa84:	697b      	ldr	r3, [r7, #20]
 801aa86:	881b      	ldrh	r3, [r3, #0]
 801aa88:	b29b      	uxth	r3, r3
 801aa8a:	4618      	mov	r0, r3
 801aa8c:	f7f9 fe4a 	bl	8014724 <lwip_htons>
 801aa90:	4603      	mov	r3, r0
 801aa92:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801aa94:	697b      	ldr	r3, [r7, #20]
 801aa96:	885b      	ldrh	r3, [r3, #2]
 801aa98:	b29b      	uxth	r3, r3
 801aa9a:	4618      	mov	r0, r3
 801aa9c:	f7f9 fe42 	bl	8014724 <lwip_htons>
 801aaa0:	4603      	mov	r3, r0
 801aaa2:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801aaa4:	2300      	movs	r3, #0
 801aaa6:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801aaa8:	2300      	movs	r3, #0
 801aaaa:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801aaac:	2300      	movs	r3, #0
 801aaae:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801aab0:	4b64      	ldr	r3, [pc, #400]	@ (801ac44 <udp_input+0x21c>)
 801aab2:	681b      	ldr	r3, [r3, #0]
 801aab4:	627b      	str	r3, [r7, #36]	@ 0x24
 801aab6:	e054      	b.n	801ab62 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801aab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aaba:	8a5b      	ldrh	r3, [r3, #18]
 801aabc:	89fa      	ldrh	r2, [r7, #14]
 801aabe:	429a      	cmp	r2, r3
 801aac0:	d14a      	bne.n	801ab58 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801aac2:	7cfb      	ldrb	r3, [r7, #19]
 801aac4:	461a      	mov	r2, r3
 801aac6:	6839      	ldr	r1, [r7, #0]
 801aac8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801aaca:	f7ff ff49 	bl	801a960 <udp_input_local_match>
 801aace:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801aad0:	2b00      	cmp	r3, #0
 801aad2:	d041      	beq.n	801ab58 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801aad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aad6:	7c1b      	ldrb	r3, [r3, #16]
 801aad8:	f003 0304 	and.w	r3, r3, #4
 801aadc:	2b00      	cmp	r3, #0
 801aade:	d11d      	bne.n	801ab1c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801aae0:	69fb      	ldr	r3, [r7, #28]
 801aae2:	2b00      	cmp	r3, #0
 801aae4:	d102      	bne.n	801aaec <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801aae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aae8:	61fb      	str	r3, [r7, #28]
 801aaea:	e017      	b.n	801ab1c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801aaec:	7cfb      	ldrb	r3, [r7, #19]
 801aaee:	2b00      	cmp	r3, #0
 801aaf0:	d014      	beq.n	801ab1c <udp_input+0xf4>
 801aaf2:	4b53      	ldr	r3, [pc, #332]	@ (801ac40 <udp_input+0x218>)
 801aaf4:	695b      	ldr	r3, [r3, #20]
 801aaf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801aafa:	d10f      	bne.n	801ab1c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801aafc:	69fb      	ldr	r3, [r7, #28]
 801aafe:	681a      	ldr	r2, [r3, #0]
 801ab00:	683b      	ldr	r3, [r7, #0]
 801ab02:	3304      	adds	r3, #4
 801ab04:	681b      	ldr	r3, [r3, #0]
 801ab06:	429a      	cmp	r2, r3
 801ab08:	d008      	beq.n	801ab1c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801ab0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab0c:	681a      	ldr	r2, [r3, #0]
 801ab0e:	683b      	ldr	r3, [r7, #0]
 801ab10:	3304      	adds	r3, #4
 801ab12:	681b      	ldr	r3, [r3, #0]
 801ab14:	429a      	cmp	r2, r3
 801ab16:	d101      	bne.n	801ab1c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801ab18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab1a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801ab1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab1e:	8a9b      	ldrh	r3, [r3, #20]
 801ab20:	8a3a      	ldrh	r2, [r7, #16]
 801ab22:	429a      	cmp	r2, r3
 801ab24:	d118      	bne.n	801ab58 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801ab26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab28:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801ab2a:	2b00      	cmp	r3, #0
 801ab2c:	d005      	beq.n	801ab3a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801ab2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab30:	685a      	ldr	r2, [r3, #4]
 801ab32:	4b43      	ldr	r3, [pc, #268]	@ (801ac40 <udp_input+0x218>)
 801ab34:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801ab36:	429a      	cmp	r2, r3
 801ab38:	d10e      	bne.n	801ab58 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801ab3a:	6a3b      	ldr	r3, [r7, #32]
 801ab3c:	2b00      	cmp	r3, #0
 801ab3e:	d014      	beq.n	801ab6a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801ab40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab42:	68da      	ldr	r2, [r3, #12]
 801ab44:	6a3b      	ldr	r3, [r7, #32]
 801ab46:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801ab48:	4b3e      	ldr	r3, [pc, #248]	@ (801ac44 <udp_input+0x21c>)
 801ab4a:	681a      	ldr	r2, [r3, #0]
 801ab4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab4e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801ab50:	4a3c      	ldr	r2, [pc, #240]	@ (801ac44 <udp_input+0x21c>)
 801ab52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab54:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801ab56:	e008      	b.n	801ab6a <udp_input+0x142>
      }
    }

    prev = pcb;
 801ab58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab5a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801ab5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab5e:	68db      	ldr	r3, [r3, #12]
 801ab60:	627b      	str	r3, [r7, #36]	@ 0x24
 801ab62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab64:	2b00      	cmp	r3, #0
 801ab66:	d1a7      	bne.n	801aab8 <udp_input+0x90>
 801ab68:	e000      	b.n	801ab6c <udp_input+0x144>
        break;
 801ab6a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801ab6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab6e:	2b00      	cmp	r3, #0
 801ab70:	d101      	bne.n	801ab76 <udp_input+0x14e>
    pcb = uncon_pcb;
 801ab72:	69fb      	ldr	r3, [r7, #28]
 801ab74:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801ab76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab78:	2b00      	cmp	r3, #0
 801ab7a:	d002      	beq.n	801ab82 <udp_input+0x15a>
    for_us = 1;
 801ab7c:	2301      	movs	r3, #1
 801ab7e:	76fb      	strb	r3, [r7, #27]
 801ab80:	e00a      	b.n	801ab98 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801ab82:	683b      	ldr	r3, [r7, #0]
 801ab84:	3304      	adds	r3, #4
 801ab86:	681a      	ldr	r2, [r3, #0]
 801ab88:	4b2d      	ldr	r3, [pc, #180]	@ (801ac40 <udp_input+0x218>)
 801ab8a:	695b      	ldr	r3, [r3, #20]
 801ab8c:	429a      	cmp	r2, r3
 801ab8e:	bf0c      	ite	eq
 801ab90:	2301      	moveq	r3, #1
 801ab92:	2300      	movne	r3, #0
 801ab94:	b2db      	uxtb	r3, r3
 801ab96:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801ab98:	7efb      	ldrb	r3, [r7, #27]
 801ab9a:	2b00      	cmp	r3, #0
 801ab9c:	d041      	beq.n	801ac22 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801ab9e:	2108      	movs	r1, #8
 801aba0:	6878      	ldr	r0, [r7, #4]
 801aba2:	f7fd fe8b 	bl	80188bc <pbuf_remove_header>
 801aba6:	4603      	mov	r3, r0
 801aba8:	2b00      	cmp	r3, #0
 801abaa:	d00a      	beq.n	801abc2 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801abac:	4b20      	ldr	r3, [pc, #128]	@ (801ac30 <udp_input+0x208>)
 801abae:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801abb2:	4925      	ldr	r1, [pc, #148]	@ (801ac48 <udp_input+0x220>)
 801abb4:	4820      	ldr	r0, [pc, #128]	@ (801ac38 <udp_input+0x210>)
 801abb6:	f002 fa89 	bl	801d0cc <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801abba:	6878      	ldr	r0, [r7, #4]
 801abbc:	f7fd ff04 	bl	80189c8 <pbuf_free>
      goto end;
 801abc0:	e032      	b.n	801ac28 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801abc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abc4:	2b00      	cmp	r3, #0
 801abc6:	d012      	beq.n	801abee <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801abc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abca:	699b      	ldr	r3, [r3, #24]
 801abcc:	2b00      	cmp	r3, #0
 801abce:	d00a      	beq.n	801abe6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801abd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abd2:	699c      	ldr	r4, [r3, #24]
 801abd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abd6:	69d8      	ldr	r0, [r3, #28]
 801abd8:	8a3b      	ldrh	r3, [r7, #16]
 801abda:	9300      	str	r3, [sp, #0]
 801abdc:	4b1b      	ldr	r3, [pc, #108]	@ (801ac4c <udp_input+0x224>)
 801abde:	687a      	ldr	r2, [r7, #4]
 801abe0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801abe2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801abe4:	e021      	b.n	801ac2a <udp_input+0x202>
        pbuf_free(p);
 801abe6:	6878      	ldr	r0, [r7, #4]
 801abe8:	f7fd feee 	bl	80189c8 <pbuf_free>
        goto end;
 801abec:	e01c      	b.n	801ac28 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801abee:	7cfb      	ldrb	r3, [r7, #19]
 801abf0:	2b00      	cmp	r3, #0
 801abf2:	d112      	bne.n	801ac1a <udp_input+0x1f2>
 801abf4:	4b12      	ldr	r3, [pc, #72]	@ (801ac40 <udp_input+0x218>)
 801abf6:	695b      	ldr	r3, [r3, #20]
 801abf8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801abfc:	2be0      	cmp	r3, #224	@ 0xe0
 801abfe:	d00c      	beq.n	801ac1a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801ac00:	4b0f      	ldr	r3, [pc, #60]	@ (801ac40 <udp_input+0x218>)
 801ac02:	899b      	ldrh	r3, [r3, #12]
 801ac04:	3308      	adds	r3, #8
 801ac06:	b29b      	uxth	r3, r3
 801ac08:	b21b      	sxth	r3, r3
 801ac0a:	4619      	mov	r1, r3
 801ac0c:	6878      	ldr	r0, [r7, #4]
 801ac0e:	f7fd fec8 	bl	80189a2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801ac12:	2103      	movs	r1, #3
 801ac14:	6878      	ldr	r0, [r7, #4]
 801ac16:	f7fa ff15 	bl	8015a44 <icmp_dest_unreach>
      pbuf_free(p);
 801ac1a:	6878      	ldr	r0, [r7, #4]
 801ac1c:	f7fd fed4 	bl	80189c8 <pbuf_free>
  return;
 801ac20:	e003      	b.n	801ac2a <udp_input+0x202>
    pbuf_free(p);
 801ac22:	6878      	ldr	r0, [r7, #4]
 801ac24:	f7fd fed0 	bl	80189c8 <pbuf_free>
  return;
 801ac28:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801ac2a:	372c      	adds	r7, #44	@ 0x2c
 801ac2c:	46bd      	mov	sp, r7
 801ac2e:	bd90      	pop	{r4, r7, pc}
 801ac30:	08022d1c 	.word	0x08022d1c
 801ac34:	08022de8 	.word	0x08022de8
 801ac38:	08022d98 	.word	0x08022d98
 801ac3c:	08022e00 	.word	0x08022e00
 801ac40:	24019d4c 	.word	0x24019d4c
 801ac44:	2401c988 	.word	0x2401c988
 801ac48:	08022e1c 	.word	0x08022e1c
 801ac4c:	24019d5c 	.word	0x24019d5c

0801ac50 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 801ac50:	b580      	push	{r7, lr}
 801ac52:	b082      	sub	sp, #8
 801ac54:	af00      	add	r7, sp, #0
 801ac56:	6078      	str	r0, [r7, #4]
 801ac58:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801ac5a:	687b      	ldr	r3, [r7, #4]
 801ac5c:	2b00      	cmp	r3, #0
 801ac5e:	d109      	bne.n	801ac74 <udp_send+0x24>
 801ac60:	4b11      	ldr	r3, [pc, #68]	@ (801aca8 <udp_send+0x58>)
 801ac62:	f240 12d5 	movw	r2, #469	@ 0x1d5
 801ac66:	4911      	ldr	r1, [pc, #68]	@ (801acac <udp_send+0x5c>)
 801ac68:	4811      	ldr	r0, [pc, #68]	@ (801acb0 <udp_send+0x60>)
 801ac6a:	f002 fa2f 	bl	801d0cc <iprintf>
 801ac6e:	f06f 030f 	mvn.w	r3, #15
 801ac72:	e015      	b.n	801aca0 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 801ac74:	683b      	ldr	r3, [r7, #0]
 801ac76:	2b00      	cmp	r3, #0
 801ac78:	d109      	bne.n	801ac8e <udp_send+0x3e>
 801ac7a:	4b0b      	ldr	r3, [pc, #44]	@ (801aca8 <udp_send+0x58>)
 801ac7c:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 801ac80:	490c      	ldr	r1, [pc, #48]	@ (801acb4 <udp_send+0x64>)
 801ac82:	480b      	ldr	r0, [pc, #44]	@ (801acb0 <udp_send+0x60>)
 801ac84:	f002 fa22 	bl	801d0cc <iprintf>
 801ac88:	f06f 030f 	mvn.w	r3, #15
 801ac8c:	e008      	b.n	801aca0 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801ac8e:	687b      	ldr	r3, [r7, #4]
 801ac90:	1d1a      	adds	r2, r3, #4
 801ac92:	687b      	ldr	r3, [r7, #4]
 801ac94:	8a9b      	ldrh	r3, [r3, #20]
 801ac96:	6839      	ldr	r1, [r7, #0]
 801ac98:	6878      	ldr	r0, [r7, #4]
 801ac9a:	f000 f80d 	bl	801acb8 <udp_sendto>
 801ac9e:	4603      	mov	r3, r0
}
 801aca0:	4618      	mov	r0, r3
 801aca2:	3708      	adds	r7, #8
 801aca4:	46bd      	mov	sp, r7
 801aca6:	bd80      	pop	{r7, pc}
 801aca8:	08022d1c 	.word	0x08022d1c
 801acac:	08022e38 	.word	0x08022e38
 801acb0:	08022d98 	.word	0x08022d98
 801acb4:	08022e50 	.word	0x08022e50

0801acb8 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801acb8:	b580      	push	{r7, lr}
 801acba:	b088      	sub	sp, #32
 801acbc:	af02      	add	r7, sp, #8
 801acbe:	60f8      	str	r0, [r7, #12]
 801acc0:	60b9      	str	r1, [r7, #8]
 801acc2:	607a      	str	r2, [r7, #4]
 801acc4:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801acc6:	68fb      	ldr	r3, [r7, #12]
 801acc8:	2b00      	cmp	r3, #0
 801acca:	d109      	bne.n	801ace0 <udp_sendto+0x28>
 801accc:	4b23      	ldr	r3, [pc, #140]	@ (801ad5c <udp_sendto+0xa4>)
 801acce:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801acd2:	4923      	ldr	r1, [pc, #140]	@ (801ad60 <udp_sendto+0xa8>)
 801acd4:	4823      	ldr	r0, [pc, #140]	@ (801ad64 <udp_sendto+0xac>)
 801acd6:	f002 f9f9 	bl	801d0cc <iprintf>
 801acda:	f06f 030f 	mvn.w	r3, #15
 801acde:	e038      	b.n	801ad52 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801ace0:	68bb      	ldr	r3, [r7, #8]
 801ace2:	2b00      	cmp	r3, #0
 801ace4:	d109      	bne.n	801acfa <udp_sendto+0x42>
 801ace6:	4b1d      	ldr	r3, [pc, #116]	@ (801ad5c <udp_sendto+0xa4>)
 801ace8:	f240 2219 	movw	r2, #537	@ 0x219
 801acec:	491e      	ldr	r1, [pc, #120]	@ (801ad68 <udp_sendto+0xb0>)
 801acee:	481d      	ldr	r0, [pc, #116]	@ (801ad64 <udp_sendto+0xac>)
 801acf0:	f002 f9ec 	bl	801d0cc <iprintf>
 801acf4:	f06f 030f 	mvn.w	r3, #15
 801acf8:	e02b      	b.n	801ad52 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801acfa:	687b      	ldr	r3, [r7, #4]
 801acfc:	2b00      	cmp	r3, #0
 801acfe:	d109      	bne.n	801ad14 <udp_sendto+0x5c>
 801ad00:	4b16      	ldr	r3, [pc, #88]	@ (801ad5c <udp_sendto+0xa4>)
 801ad02:	f240 221a 	movw	r2, #538	@ 0x21a
 801ad06:	4919      	ldr	r1, [pc, #100]	@ (801ad6c <udp_sendto+0xb4>)
 801ad08:	4816      	ldr	r0, [pc, #88]	@ (801ad64 <udp_sendto+0xac>)
 801ad0a:	f002 f9df 	bl	801d0cc <iprintf>
 801ad0e:	f06f 030f 	mvn.w	r3, #15
 801ad12:	e01e      	b.n	801ad52 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801ad14:	68fb      	ldr	r3, [r7, #12]
 801ad16:	7a1b      	ldrb	r3, [r3, #8]
 801ad18:	2b00      	cmp	r3, #0
 801ad1a:	d006      	beq.n	801ad2a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801ad1c:	68fb      	ldr	r3, [r7, #12]
 801ad1e:	7a1b      	ldrb	r3, [r3, #8]
 801ad20:	4618      	mov	r0, r3
 801ad22:	f7fd fae7 	bl	80182f4 <netif_get_by_index>
 801ad26:	6178      	str	r0, [r7, #20]
 801ad28:	e003      	b.n	801ad32 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801ad2a:	6878      	ldr	r0, [r7, #4]
 801ad2c:	f7fa fff0 	bl	8015d10 <ip4_route>
 801ad30:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801ad32:	697b      	ldr	r3, [r7, #20]
 801ad34:	2b00      	cmp	r3, #0
 801ad36:	d102      	bne.n	801ad3e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801ad38:	f06f 0303 	mvn.w	r3, #3
 801ad3c:	e009      	b.n	801ad52 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801ad3e:	887a      	ldrh	r2, [r7, #2]
 801ad40:	697b      	ldr	r3, [r7, #20]
 801ad42:	9300      	str	r3, [sp, #0]
 801ad44:	4613      	mov	r3, r2
 801ad46:	687a      	ldr	r2, [r7, #4]
 801ad48:	68b9      	ldr	r1, [r7, #8]
 801ad4a:	68f8      	ldr	r0, [r7, #12]
 801ad4c:	f000 f810 	bl	801ad70 <udp_sendto_if>
 801ad50:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801ad52:	4618      	mov	r0, r3
 801ad54:	3718      	adds	r7, #24
 801ad56:	46bd      	mov	sp, r7
 801ad58:	bd80      	pop	{r7, pc}
 801ad5a:	bf00      	nop
 801ad5c:	08022d1c 	.word	0x08022d1c
 801ad60:	08022e68 	.word	0x08022e68
 801ad64:	08022d98 	.word	0x08022d98
 801ad68:	08022e80 	.word	0x08022e80
 801ad6c:	08022e9c 	.word	0x08022e9c

0801ad70 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801ad70:	b580      	push	{r7, lr}
 801ad72:	b088      	sub	sp, #32
 801ad74:	af02      	add	r7, sp, #8
 801ad76:	60f8      	str	r0, [r7, #12]
 801ad78:	60b9      	str	r1, [r7, #8]
 801ad7a:	607a      	str	r2, [r7, #4]
 801ad7c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801ad7e:	68fb      	ldr	r3, [r7, #12]
 801ad80:	2b00      	cmp	r3, #0
 801ad82:	d109      	bne.n	801ad98 <udp_sendto_if+0x28>
 801ad84:	4b2e      	ldr	r3, [pc, #184]	@ (801ae40 <udp_sendto_if+0xd0>)
 801ad86:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ad8a:	492e      	ldr	r1, [pc, #184]	@ (801ae44 <udp_sendto_if+0xd4>)
 801ad8c:	482e      	ldr	r0, [pc, #184]	@ (801ae48 <udp_sendto_if+0xd8>)
 801ad8e:	f002 f99d 	bl	801d0cc <iprintf>
 801ad92:	f06f 030f 	mvn.w	r3, #15
 801ad96:	e04f      	b.n	801ae38 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801ad98:	68bb      	ldr	r3, [r7, #8]
 801ad9a:	2b00      	cmp	r3, #0
 801ad9c:	d109      	bne.n	801adb2 <udp_sendto_if+0x42>
 801ad9e:	4b28      	ldr	r3, [pc, #160]	@ (801ae40 <udp_sendto_if+0xd0>)
 801ada0:	f240 2281 	movw	r2, #641	@ 0x281
 801ada4:	4929      	ldr	r1, [pc, #164]	@ (801ae4c <udp_sendto_if+0xdc>)
 801ada6:	4828      	ldr	r0, [pc, #160]	@ (801ae48 <udp_sendto_if+0xd8>)
 801ada8:	f002 f990 	bl	801d0cc <iprintf>
 801adac:	f06f 030f 	mvn.w	r3, #15
 801adb0:	e042      	b.n	801ae38 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801adb2:	687b      	ldr	r3, [r7, #4]
 801adb4:	2b00      	cmp	r3, #0
 801adb6:	d109      	bne.n	801adcc <udp_sendto_if+0x5c>
 801adb8:	4b21      	ldr	r3, [pc, #132]	@ (801ae40 <udp_sendto_if+0xd0>)
 801adba:	f240 2282 	movw	r2, #642	@ 0x282
 801adbe:	4924      	ldr	r1, [pc, #144]	@ (801ae50 <udp_sendto_if+0xe0>)
 801adc0:	4821      	ldr	r0, [pc, #132]	@ (801ae48 <udp_sendto_if+0xd8>)
 801adc2:	f002 f983 	bl	801d0cc <iprintf>
 801adc6:	f06f 030f 	mvn.w	r3, #15
 801adca:	e035      	b.n	801ae38 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801adcc:	6a3b      	ldr	r3, [r7, #32]
 801adce:	2b00      	cmp	r3, #0
 801add0:	d109      	bne.n	801ade6 <udp_sendto_if+0x76>
 801add2:	4b1b      	ldr	r3, [pc, #108]	@ (801ae40 <udp_sendto_if+0xd0>)
 801add4:	f240 2283 	movw	r2, #643	@ 0x283
 801add8:	491e      	ldr	r1, [pc, #120]	@ (801ae54 <udp_sendto_if+0xe4>)
 801adda:	481b      	ldr	r0, [pc, #108]	@ (801ae48 <udp_sendto_if+0xd8>)
 801addc:	f002 f976 	bl	801d0cc <iprintf>
 801ade0:	f06f 030f 	mvn.w	r3, #15
 801ade4:	e028      	b.n	801ae38 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801ade6:	68fb      	ldr	r3, [r7, #12]
 801ade8:	2b00      	cmp	r3, #0
 801adea:	d009      	beq.n	801ae00 <udp_sendto_if+0x90>
 801adec:	68fb      	ldr	r3, [r7, #12]
 801adee:	681b      	ldr	r3, [r3, #0]
 801adf0:	2b00      	cmp	r3, #0
 801adf2:	d005      	beq.n	801ae00 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801adf4:	68fb      	ldr	r3, [r7, #12]
 801adf6:	681b      	ldr	r3, [r3, #0]
 801adf8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801adfc:	2be0      	cmp	r3, #224	@ 0xe0
 801adfe:	d103      	bne.n	801ae08 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801ae00:	6a3b      	ldr	r3, [r7, #32]
 801ae02:	3304      	adds	r3, #4
 801ae04:	617b      	str	r3, [r7, #20]
 801ae06:	e00b      	b.n	801ae20 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801ae08:	68fb      	ldr	r3, [r7, #12]
 801ae0a:	681a      	ldr	r2, [r3, #0]
 801ae0c:	6a3b      	ldr	r3, [r7, #32]
 801ae0e:	3304      	adds	r3, #4
 801ae10:	681b      	ldr	r3, [r3, #0]
 801ae12:	429a      	cmp	r2, r3
 801ae14:	d002      	beq.n	801ae1c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801ae16:	f06f 0303 	mvn.w	r3, #3
 801ae1a:	e00d      	b.n	801ae38 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801ae1c:	68fb      	ldr	r3, [r7, #12]
 801ae1e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801ae20:	887a      	ldrh	r2, [r7, #2]
 801ae22:	697b      	ldr	r3, [r7, #20]
 801ae24:	9301      	str	r3, [sp, #4]
 801ae26:	6a3b      	ldr	r3, [r7, #32]
 801ae28:	9300      	str	r3, [sp, #0]
 801ae2a:	4613      	mov	r3, r2
 801ae2c:	687a      	ldr	r2, [r7, #4]
 801ae2e:	68b9      	ldr	r1, [r7, #8]
 801ae30:	68f8      	ldr	r0, [r7, #12]
 801ae32:	f000 f811 	bl	801ae58 <udp_sendto_if_src>
 801ae36:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801ae38:	4618      	mov	r0, r3
 801ae3a:	3718      	adds	r7, #24
 801ae3c:	46bd      	mov	sp, r7
 801ae3e:	bd80      	pop	{r7, pc}
 801ae40:	08022d1c 	.word	0x08022d1c
 801ae44:	08022eb8 	.word	0x08022eb8
 801ae48:	08022d98 	.word	0x08022d98
 801ae4c:	08022ed4 	.word	0x08022ed4
 801ae50:	08022ef0 	.word	0x08022ef0
 801ae54:	08022f10 	.word	0x08022f10

0801ae58 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801ae58:	b580      	push	{r7, lr}
 801ae5a:	b08c      	sub	sp, #48	@ 0x30
 801ae5c:	af04      	add	r7, sp, #16
 801ae5e:	60f8      	str	r0, [r7, #12]
 801ae60:	60b9      	str	r1, [r7, #8]
 801ae62:	607a      	str	r2, [r7, #4]
 801ae64:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801ae66:	68fb      	ldr	r3, [r7, #12]
 801ae68:	2b00      	cmp	r3, #0
 801ae6a:	d109      	bne.n	801ae80 <udp_sendto_if_src+0x28>
 801ae6c:	4b65      	ldr	r3, [pc, #404]	@ (801b004 <udp_sendto_if_src+0x1ac>)
 801ae6e:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801ae72:	4965      	ldr	r1, [pc, #404]	@ (801b008 <udp_sendto_if_src+0x1b0>)
 801ae74:	4865      	ldr	r0, [pc, #404]	@ (801b00c <udp_sendto_if_src+0x1b4>)
 801ae76:	f002 f929 	bl	801d0cc <iprintf>
 801ae7a:	f06f 030f 	mvn.w	r3, #15
 801ae7e:	e0bc      	b.n	801affa <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801ae80:	68bb      	ldr	r3, [r7, #8]
 801ae82:	2b00      	cmp	r3, #0
 801ae84:	d109      	bne.n	801ae9a <udp_sendto_if_src+0x42>
 801ae86:	4b5f      	ldr	r3, [pc, #380]	@ (801b004 <udp_sendto_if_src+0x1ac>)
 801ae88:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801ae8c:	4960      	ldr	r1, [pc, #384]	@ (801b010 <udp_sendto_if_src+0x1b8>)
 801ae8e:	485f      	ldr	r0, [pc, #380]	@ (801b00c <udp_sendto_if_src+0x1b4>)
 801ae90:	f002 f91c 	bl	801d0cc <iprintf>
 801ae94:	f06f 030f 	mvn.w	r3, #15
 801ae98:	e0af      	b.n	801affa <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801ae9a:	687b      	ldr	r3, [r7, #4]
 801ae9c:	2b00      	cmp	r3, #0
 801ae9e:	d109      	bne.n	801aeb4 <udp_sendto_if_src+0x5c>
 801aea0:	4b58      	ldr	r3, [pc, #352]	@ (801b004 <udp_sendto_if_src+0x1ac>)
 801aea2:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801aea6:	495b      	ldr	r1, [pc, #364]	@ (801b014 <udp_sendto_if_src+0x1bc>)
 801aea8:	4858      	ldr	r0, [pc, #352]	@ (801b00c <udp_sendto_if_src+0x1b4>)
 801aeaa:	f002 f90f 	bl	801d0cc <iprintf>
 801aeae:	f06f 030f 	mvn.w	r3, #15
 801aeb2:	e0a2      	b.n	801affa <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801aeb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aeb6:	2b00      	cmp	r3, #0
 801aeb8:	d109      	bne.n	801aece <udp_sendto_if_src+0x76>
 801aeba:	4b52      	ldr	r3, [pc, #328]	@ (801b004 <udp_sendto_if_src+0x1ac>)
 801aebc:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801aec0:	4955      	ldr	r1, [pc, #340]	@ (801b018 <udp_sendto_if_src+0x1c0>)
 801aec2:	4852      	ldr	r0, [pc, #328]	@ (801b00c <udp_sendto_if_src+0x1b4>)
 801aec4:	f002 f902 	bl	801d0cc <iprintf>
 801aec8:	f06f 030f 	mvn.w	r3, #15
 801aecc:	e095      	b.n	801affa <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801aece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aed0:	2b00      	cmp	r3, #0
 801aed2:	d109      	bne.n	801aee8 <udp_sendto_if_src+0x90>
 801aed4:	4b4b      	ldr	r3, [pc, #300]	@ (801b004 <udp_sendto_if_src+0x1ac>)
 801aed6:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801aeda:	4950      	ldr	r1, [pc, #320]	@ (801b01c <udp_sendto_if_src+0x1c4>)
 801aedc:	484b      	ldr	r0, [pc, #300]	@ (801b00c <udp_sendto_if_src+0x1b4>)
 801aede:	f002 f8f5 	bl	801d0cc <iprintf>
 801aee2:	f06f 030f 	mvn.w	r3, #15
 801aee6:	e088      	b.n	801affa <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801aee8:	68fb      	ldr	r3, [r7, #12]
 801aeea:	8a5b      	ldrh	r3, [r3, #18]
 801aeec:	2b00      	cmp	r3, #0
 801aeee:	d10f      	bne.n	801af10 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801aef0:	68f9      	ldr	r1, [r7, #12]
 801aef2:	68fb      	ldr	r3, [r7, #12]
 801aef4:	8a5b      	ldrh	r3, [r3, #18]
 801aef6:	461a      	mov	r2, r3
 801aef8:	68f8      	ldr	r0, [r7, #12]
 801aefa:	f000 f893 	bl	801b024 <udp_bind>
 801aefe:	4603      	mov	r3, r0
 801af00:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801af02:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801af06:	2b00      	cmp	r3, #0
 801af08:	d002      	beq.n	801af10 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801af0a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801af0e:	e074      	b.n	801affa <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801af10:	68bb      	ldr	r3, [r7, #8]
 801af12:	891b      	ldrh	r3, [r3, #8]
 801af14:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801af18:	4293      	cmp	r3, r2
 801af1a:	d902      	bls.n	801af22 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801af1c:	f04f 33ff 	mov.w	r3, #4294967295
 801af20:	e06b      	b.n	801affa <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801af22:	2108      	movs	r1, #8
 801af24:	68b8      	ldr	r0, [r7, #8]
 801af26:	f7fd fcb9 	bl	801889c <pbuf_add_header>
 801af2a:	4603      	mov	r3, r0
 801af2c:	2b00      	cmp	r3, #0
 801af2e:	d015      	beq.n	801af5c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801af30:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801af34:	2108      	movs	r1, #8
 801af36:	2022      	movs	r0, #34	@ 0x22
 801af38:	f7fd fa64 	bl	8018404 <pbuf_alloc>
 801af3c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801af3e:	69fb      	ldr	r3, [r7, #28]
 801af40:	2b00      	cmp	r3, #0
 801af42:	d102      	bne.n	801af4a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801af44:	f04f 33ff 	mov.w	r3, #4294967295
 801af48:	e057      	b.n	801affa <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801af4a:	68bb      	ldr	r3, [r7, #8]
 801af4c:	891b      	ldrh	r3, [r3, #8]
 801af4e:	2b00      	cmp	r3, #0
 801af50:	d006      	beq.n	801af60 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801af52:	68b9      	ldr	r1, [r7, #8]
 801af54:	69f8      	ldr	r0, [r7, #28]
 801af56:	f7fd fe5b 	bl	8018c10 <pbuf_chain>
 801af5a:	e001      	b.n	801af60 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801af5c:	68bb      	ldr	r3, [r7, #8]
 801af5e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801af60:	69fb      	ldr	r3, [r7, #28]
 801af62:	895b      	ldrh	r3, [r3, #10]
 801af64:	2b07      	cmp	r3, #7
 801af66:	d806      	bhi.n	801af76 <udp_sendto_if_src+0x11e>
 801af68:	4b26      	ldr	r3, [pc, #152]	@ (801b004 <udp_sendto_if_src+0x1ac>)
 801af6a:	f240 320d 	movw	r2, #781	@ 0x30d
 801af6e:	492c      	ldr	r1, [pc, #176]	@ (801b020 <udp_sendto_if_src+0x1c8>)
 801af70:	4826      	ldr	r0, [pc, #152]	@ (801b00c <udp_sendto_if_src+0x1b4>)
 801af72:	f002 f8ab 	bl	801d0cc <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801af76:	69fb      	ldr	r3, [r7, #28]
 801af78:	685b      	ldr	r3, [r3, #4]
 801af7a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801af7c:	68fb      	ldr	r3, [r7, #12]
 801af7e:	8a5b      	ldrh	r3, [r3, #18]
 801af80:	4618      	mov	r0, r3
 801af82:	f7f9 fbcf 	bl	8014724 <lwip_htons>
 801af86:	4603      	mov	r3, r0
 801af88:	461a      	mov	r2, r3
 801af8a:	697b      	ldr	r3, [r7, #20]
 801af8c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801af8e:	887b      	ldrh	r3, [r7, #2]
 801af90:	4618      	mov	r0, r3
 801af92:	f7f9 fbc7 	bl	8014724 <lwip_htons>
 801af96:	4603      	mov	r3, r0
 801af98:	461a      	mov	r2, r3
 801af9a:	697b      	ldr	r3, [r7, #20]
 801af9c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801af9e:	697b      	ldr	r3, [r7, #20]
 801afa0:	2200      	movs	r2, #0
 801afa2:	719a      	strb	r2, [r3, #6]
 801afa4:	2200      	movs	r2, #0
 801afa6:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801afa8:	69fb      	ldr	r3, [r7, #28]
 801afaa:	891b      	ldrh	r3, [r3, #8]
 801afac:	4618      	mov	r0, r3
 801afae:	f7f9 fbb9 	bl	8014724 <lwip_htons>
 801afb2:	4603      	mov	r3, r0
 801afb4:	461a      	mov	r2, r3
 801afb6:	697b      	ldr	r3, [r7, #20]
 801afb8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801afba:	2311      	movs	r3, #17
 801afbc:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801afbe:	68fb      	ldr	r3, [r7, #12]
 801afc0:	7adb      	ldrb	r3, [r3, #11]
 801afc2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801afc4:	68fb      	ldr	r3, [r7, #12]
 801afc6:	7a9b      	ldrb	r3, [r3, #10]
 801afc8:	7cb9      	ldrb	r1, [r7, #18]
 801afca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801afcc:	9202      	str	r2, [sp, #8]
 801afce:	7cfa      	ldrb	r2, [r7, #19]
 801afd0:	9201      	str	r2, [sp, #4]
 801afd2:	9300      	str	r3, [sp, #0]
 801afd4:	460b      	mov	r3, r1
 801afd6:	687a      	ldr	r2, [r7, #4]
 801afd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801afda:	69f8      	ldr	r0, [r7, #28]
 801afdc:	f7fb f876 	bl	80160cc <ip4_output_if_src>
 801afe0:	4603      	mov	r3, r0
 801afe2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801afe4:	69fa      	ldr	r2, [r7, #28]
 801afe6:	68bb      	ldr	r3, [r7, #8]
 801afe8:	429a      	cmp	r2, r3
 801afea:	d004      	beq.n	801aff6 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801afec:	69f8      	ldr	r0, [r7, #28]
 801afee:	f7fd fceb 	bl	80189c8 <pbuf_free>
    q = NULL;
 801aff2:	2300      	movs	r3, #0
 801aff4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801aff6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801affa:	4618      	mov	r0, r3
 801affc:	3720      	adds	r7, #32
 801affe:	46bd      	mov	sp, r7
 801b000:	bd80      	pop	{r7, pc}
 801b002:	bf00      	nop
 801b004:	08022d1c 	.word	0x08022d1c
 801b008:	08022f30 	.word	0x08022f30
 801b00c:	08022d98 	.word	0x08022d98
 801b010:	08022f50 	.word	0x08022f50
 801b014:	08022f70 	.word	0x08022f70
 801b018:	08022f94 	.word	0x08022f94
 801b01c:	08022fb8 	.word	0x08022fb8
 801b020:	08022fdc 	.word	0x08022fdc

0801b024 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801b024:	b580      	push	{r7, lr}
 801b026:	b086      	sub	sp, #24
 801b028:	af00      	add	r7, sp, #0
 801b02a:	60f8      	str	r0, [r7, #12]
 801b02c:	60b9      	str	r1, [r7, #8]
 801b02e:	4613      	mov	r3, r2
 801b030:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801b032:	68bb      	ldr	r3, [r7, #8]
 801b034:	2b00      	cmp	r3, #0
 801b036:	d101      	bne.n	801b03c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801b038:	4b39      	ldr	r3, [pc, #228]	@ (801b120 <udp_bind+0xfc>)
 801b03a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801b03c:	68fb      	ldr	r3, [r7, #12]
 801b03e:	2b00      	cmp	r3, #0
 801b040:	d109      	bne.n	801b056 <udp_bind+0x32>
 801b042:	4b38      	ldr	r3, [pc, #224]	@ (801b124 <udp_bind+0x100>)
 801b044:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801b048:	4937      	ldr	r1, [pc, #220]	@ (801b128 <udp_bind+0x104>)
 801b04a:	4838      	ldr	r0, [pc, #224]	@ (801b12c <udp_bind+0x108>)
 801b04c:	f002 f83e 	bl	801d0cc <iprintf>
 801b050:	f06f 030f 	mvn.w	r3, #15
 801b054:	e060      	b.n	801b118 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801b056:	2300      	movs	r3, #0
 801b058:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b05a:	4b35      	ldr	r3, [pc, #212]	@ (801b130 <udp_bind+0x10c>)
 801b05c:	681b      	ldr	r3, [r3, #0]
 801b05e:	617b      	str	r3, [r7, #20]
 801b060:	e009      	b.n	801b076 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801b062:	68fa      	ldr	r2, [r7, #12]
 801b064:	697b      	ldr	r3, [r7, #20]
 801b066:	429a      	cmp	r2, r3
 801b068:	d102      	bne.n	801b070 <udp_bind+0x4c>
      rebind = 1;
 801b06a:	2301      	movs	r3, #1
 801b06c:	74fb      	strb	r3, [r7, #19]
      break;
 801b06e:	e005      	b.n	801b07c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b070:	697b      	ldr	r3, [r7, #20]
 801b072:	68db      	ldr	r3, [r3, #12]
 801b074:	617b      	str	r3, [r7, #20]
 801b076:	697b      	ldr	r3, [r7, #20]
 801b078:	2b00      	cmp	r3, #0
 801b07a:	d1f2      	bne.n	801b062 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801b07c:	88fb      	ldrh	r3, [r7, #6]
 801b07e:	2b00      	cmp	r3, #0
 801b080:	d109      	bne.n	801b096 <udp_bind+0x72>
    port = udp_new_port();
 801b082:	f7ff fc35 	bl	801a8f0 <udp_new_port>
 801b086:	4603      	mov	r3, r0
 801b088:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801b08a:	88fb      	ldrh	r3, [r7, #6]
 801b08c:	2b00      	cmp	r3, #0
 801b08e:	d12c      	bne.n	801b0ea <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801b090:	f06f 0307 	mvn.w	r3, #7
 801b094:	e040      	b.n	801b118 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b096:	4b26      	ldr	r3, [pc, #152]	@ (801b130 <udp_bind+0x10c>)
 801b098:	681b      	ldr	r3, [r3, #0]
 801b09a:	617b      	str	r3, [r7, #20]
 801b09c:	e022      	b.n	801b0e4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801b09e:	68fa      	ldr	r2, [r7, #12]
 801b0a0:	697b      	ldr	r3, [r7, #20]
 801b0a2:	429a      	cmp	r2, r3
 801b0a4:	d01b      	beq.n	801b0de <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801b0a6:	697b      	ldr	r3, [r7, #20]
 801b0a8:	8a5b      	ldrh	r3, [r3, #18]
 801b0aa:	88fa      	ldrh	r2, [r7, #6]
 801b0ac:	429a      	cmp	r2, r3
 801b0ae:	d116      	bne.n	801b0de <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b0b0:	697b      	ldr	r3, [r7, #20]
 801b0b2:	681a      	ldr	r2, [r3, #0]
 801b0b4:	68bb      	ldr	r3, [r7, #8]
 801b0b6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801b0b8:	429a      	cmp	r2, r3
 801b0ba:	d00d      	beq.n	801b0d8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b0bc:	68bb      	ldr	r3, [r7, #8]
 801b0be:	2b00      	cmp	r3, #0
 801b0c0:	d00a      	beq.n	801b0d8 <udp_bind+0xb4>
 801b0c2:	68bb      	ldr	r3, [r7, #8]
 801b0c4:	681b      	ldr	r3, [r3, #0]
 801b0c6:	2b00      	cmp	r3, #0
 801b0c8:	d006      	beq.n	801b0d8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801b0ca:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b0cc:	2b00      	cmp	r3, #0
 801b0ce:	d003      	beq.n	801b0d8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801b0d0:	697b      	ldr	r3, [r7, #20]
 801b0d2:	681b      	ldr	r3, [r3, #0]
 801b0d4:	2b00      	cmp	r3, #0
 801b0d6:	d102      	bne.n	801b0de <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801b0d8:	f06f 0307 	mvn.w	r3, #7
 801b0dc:	e01c      	b.n	801b118 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b0de:	697b      	ldr	r3, [r7, #20]
 801b0e0:	68db      	ldr	r3, [r3, #12]
 801b0e2:	617b      	str	r3, [r7, #20]
 801b0e4:	697b      	ldr	r3, [r7, #20]
 801b0e6:	2b00      	cmp	r3, #0
 801b0e8:	d1d9      	bne.n	801b09e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801b0ea:	68bb      	ldr	r3, [r7, #8]
 801b0ec:	2b00      	cmp	r3, #0
 801b0ee:	d002      	beq.n	801b0f6 <udp_bind+0xd2>
 801b0f0:	68bb      	ldr	r3, [r7, #8]
 801b0f2:	681b      	ldr	r3, [r3, #0]
 801b0f4:	e000      	b.n	801b0f8 <udp_bind+0xd4>
 801b0f6:	2300      	movs	r3, #0
 801b0f8:	68fa      	ldr	r2, [r7, #12]
 801b0fa:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801b0fc:	68fb      	ldr	r3, [r7, #12]
 801b0fe:	88fa      	ldrh	r2, [r7, #6]
 801b100:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801b102:	7cfb      	ldrb	r3, [r7, #19]
 801b104:	2b00      	cmp	r3, #0
 801b106:	d106      	bne.n	801b116 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801b108:	4b09      	ldr	r3, [pc, #36]	@ (801b130 <udp_bind+0x10c>)
 801b10a:	681a      	ldr	r2, [r3, #0]
 801b10c:	68fb      	ldr	r3, [r7, #12]
 801b10e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801b110:	4a07      	ldr	r2, [pc, #28]	@ (801b130 <udp_bind+0x10c>)
 801b112:	68fb      	ldr	r3, [r7, #12]
 801b114:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801b116:	2300      	movs	r3, #0
}
 801b118:	4618      	mov	r0, r3
 801b11a:	3718      	adds	r7, #24
 801b11c:	46bd      	mov	sp, r7
 801b11e:	bd80      	pop	{r7, pc}
 801b120:	08023290 	.word	0x08023290
 801b124:	08022d1c 	.word	0x08022d1c
 801b128:	0802300c 	.word	0x0802300c
 801b12c:	08022d98 	.word	0x08022d98
 801b130:	2401c988 	.word	0x2401c988

0801b134 <udp_bind_netif>:
 *
 * @see udp_disconnect()
 */
void
udp_bind_netif(struct udp_pcb *pcb, const struct netif *netif)
{
 801b134:	b480      	push	{r7}
 801b136:	b083      	sub	sp, #12
 801b138:	af00      	add	r7, sp, #0
 801b13a:	6078      	str	r0, [r7, #4]
 801b13c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif != NULL) {
 801b13e:	683b      	ldr	r3, [r7, #0]
 801b140:	2b00      	cmp	r3, #0
 801b142:	d007      	beq.n	801b154 <udp_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 801b144:	683b      	ldr	r3, [r7, #0]
 801b146:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801b14a:	3301      	adds	r3, #1
 801b14c:	b2da      	uxtb	r2, r3
 801b14e:	687b      	ldr	r3, [r7, #4]
 801b150:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 801b152:	e002      	b.n	801b15a <udp_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 801b154:	687b      	ldr	r3, [r7, #4]
 801b156:	2200      	movs	r2, #0
 801b158:	721a      	strb	r2, [r3, #8]
}
 801b15a:	bf00      	nop
 801b15c:	370c      	adds	r7, #12
 801b15e:	46bd      	mov	sp, r7
 801b160:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b164:	4770      	bx	lr
	...

0801b168 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801b168:	b580      	push	{r7, lr}
 801b16a:	b084      	sub	sp, #16
 801b16c:	af00      	add	r7, sp, #0
 801b16e:	60f8      	str	r0, [r7, #12]
 801b170:	60b9      	str	r1, [r7, #8]
 801b172:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801b174:	68fb      	ldr	r3, [r7, #12]
 801b176:	2b00      	cmp	r3, #0
 801b178:	d107      	bne.n	801b18a <udp_recv+0x22>
 801b17a:	4b08      	ldr	r3, [pc, #32]	@ (801b19c <udp_recv+0x34>)
 801b17c:	f240 428a 	movw	r2, #1162	@ 0x48a
 801b180:	4907      	ldr	r1, [pc, #28]	@ (801b1a0 <udp_recv+0x38>)
 801b182:	4808      	ldr	r0, [pc, #32]	@ (801b1a4 <udp_recv+0x3c>)
 801b184:	f001 ffa2 	bl	801d0cc <iprintf>
 801b188:	e005      	b.n	801b196 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801b18a:	68fb      	ldr	r3, [r7, #12]
 801b18c:	68ba      	ldr	r2, [r7, #8]
 801b18e:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801b190:	68fb      	ldr	r3, [r7, #12]
 801b192:	687a      	ldr	r2, [r7, #4]
 801b194:	61da      	str	r2, [r3, #28]
}
 801b196:	3710      	adds	r7, #16
 801b198:	46bd      	mov	sp, r7
 801b19a:	bd80      	pop	{r7, pc}
 801b19c:	08022d1c 	.word	0x08022d1c
 801b1a0:	08023078 	.word	0x08023078
 801b1a4:	08022d98 	.word	0x08022d98

0801b1a8 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801b1a8:	b580      	push	{r7, lr}
 801b1aa:	b084      	sub	sp, #16
 801b1ac:	af00      	add	r7, sp, #0
 801b1ae:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801b1b0:	687b      	ldr	r3, [r7, #4]
 801b1b2:	2b00      	cmp	r3, #0
 801b1b4:	d107      	bne.n	801b1c6 <udp_remove+0x1e>
 801b1b6:	4b19      	ldr	r3, [pc, #100]	@ (801b21c <udp_remove+0x74>)
 801b1b8:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 801b1bc:	4918      	ldr	r1, [pc, #96]	@ (801b220 <udp_remove+0x78>)
 801b1be:	4819      	ldr	r0, [pc, #100]	@ (801b224 <udp_remove+0x7c>)
 801b1c0:	f001 ff84 	bl	801d0cc <iprintf>
 801b1c4:	e026      	b.n	801b214 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801b1c6:	4b18      	ldr	r3, [pc, #96]	@ (801b228 <udp_remove+0x80>)
 801b1c8:	681b      	ldr	r3, [r3, #0]
 801b1ca:	687a      	ldr	r2, [r7, #4]
 801b1cc:	429a      	cmp	r2, r3
 801b1ce:	d105      	bne.n	801b1dc <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801b1d0:	4b15      	ldr	r3, [pc, #84]	@ (801b228 <udp_remove+0x80>)
 801b1d2:	681b      	ldr	r3, [r3, #0]
 801b1d4:	68db      	ldr	r3, [r3, #12]
 801b1d6:	4a14      	ldr	r2, [pc, #80]	@ (801b228 <udp_remove+0x80>)
 801b1d8:	6013      	str	r3, [r2, #0]
 801b1da:	e017      	b.n	801b20c <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801b1dc:	4b12      	ldr	r3, [pc, #72]	@ (801b228 <udp_remove+0x80>)
 801b1de:	681b      	ldr	r3, [r3, #0]
 801b1e0:	60fb      	str	r3, [r7, #12]
 801b1e2:	e010      	b.n	801b206 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801b1e4:	68fb      	ldr	r3, [r7, #12]
 801b1e6:	68db      	ldr	r3, [r3, #12]
 801b1e8:	2b00      	cmp	r3, #0
 801b1ea:	d009      	beq.n	801b200 <udp_remove+0x58>
 801b1ec:	68fb      	ldr	r3, [r7, #12]
 801b1ee:	68db      	ldr	r3, [r3, #12]
 801b1f0:	687a      	ldr	r2, [r7, #4]
 801b1f2:	429a      	cmp	r2, r3
 801b1f4:	d104      	bne.n	801b200 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801b1f6:	687b      	ldr	r3, [r7, #4]
 801b1f8:	68da      	ldr	r2, [r3, #12]
 801b1fa:	68fb      	ldr	r3, [r7, #12]
 801b1fc:	60da      	str	r2, [r3, #12]
        break;
 801b1fe:	e005      	b.n	801b20c <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801b200:	68fb      	ldr	r3, [r7, #12]
 801b202:	68db      	ldr	r3, [r3, #12]
 801b204:	60fb      	str	r3, [r7, #12]
 801b206:	68fb      	ldr	r3, [r7, #12]
 801b208:	2b00      	cmp	r3, #0
 801b20a:	d1eb      	bne.n	801b1e4 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801b20c:	6879      	ldr	r1, [r7, #4]
 801b20e:	2000      	movs	r0, #0
 801b210:	f7fc fccc 	bl	8017bac <memp_free>
}
 801b214:	3710      	adds	r7, #16
 801b216:	46bd      	mov	sp, r7
 801b218:	bd80      	pop	{r7, pc}
 801b21a:	bf00      	nop
 801b21c:	08022d1c 	.word	0x08022d1c
 801b220:	08023090 	.word	0x08023090
 801b224:	08022d98 	.word	0x08022d98
 801b228:	2401c988 	.word	0x2401c988

0801b22c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801b22c:	b580      	push	{r7, lr}
 801b22e:	b082      	sub	sp, #8
 801b230:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801b232:	2000      	movs	r0, #0
 801b234:	f7fc fc44 	bl	8017ac0 <memp_malloc>
 801b238:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801b23a:	687b      	ldr	r3, [r7, #4]
 801b23c:	2b00      	cmp	r3, #0
 801b23e:	d007      	beq.n	801b250 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801b240:	2220      	movs	r2, #32
 801b242:	2100      	movs	r1, #0
 801b244:	6878      	ldr	r0, [r7, #4]
 801b246:	f002 f911 	bl	801d46c <memset>
    pcb->ttl = UDP_TTL;
 801b24a:	687b      	ldr	r3, [r7, #4]
 801b24c:	22ff      	movs	r2, #255	@ 0xff
 801b24e:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801b250:	687b      	ldr	r3, [r7, #4]
}
 801b252:	4618      	mov	r0, r3
 801b254:	3708      	adds	r7, #8
 801b256:	46bd      	mov	sp, r7
 801b258:	bd80      	pop	{r7, pc}

0801b25a <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801b25a:	b580      	push	{r7, lr}
 801b25c:	b084      	sub	sp, #16
 801b25e:	af00      	add	r7, sp, #0
 801b260:	4603      	mov	r3, r0
 801b262:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801b264:	f7ff ffe2 	bl	801b22c <udp_new>
 801b268:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801b26a:	68fb      	ldr	r3, [r7, #12]
}
 801b26c:	4618      	mov	r0, r3
 801b26e:	3710      	adds	r7, #16
 801b270:	46bd      	mov	sp, r7
 801b272:	bd80      	pop	{r7, pc}

0801b274 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801b274:	b480      	push	{r7}
 801b276:	b085      	sub	sp, #20
 801b278:	af00      	add	r7, sp, #0
 801b27a:	6078      	str	r0, [r7, #4]
 801b27c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801b27e:	687b      	ldr	r3, [r7, #4]
 801b280:	2b00      	cmp	r3, #0
 801b282:	d01e      	beq.n	801b2c2 <udp_netif_ip_addr_changed+0x4e>
 801b284:	687b      	ldr	r3, [r7, #4]
 801b286:	681b      	ldr	r3, [r3, #0]
 801b288:	2b00      	cmp	r3, #0
 801b28a:	d01a      	beq.n	801b2c2 <udp_netif_ip_addr_changed+0x4e>
 801b28c:	683b      	ldr	r3, [r7, #0]
 801b28e:	2b00      	cmp	r3, #0
 801b290:	d017      	beq.n	801b2c2 <udp_netif_ip_addr_changed+0x4e>
 801b292:	683b      	ldr	r3, [r7, #0]
 801b294:	681b      	ldr	r3, [r3, #0]
 801b296:	2b00      	cmp	r3, #0
 801b298:	d013      	beq.n	801b2c2 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b29a:	4b0d      	ldr	r3, [pc, #52]	@ (801b2d0 <udp_netif_ip_addr_changed+0x5c>)
 801b29c:	681b      	ldr	r3, [r3, #0]
 801b29e:	60fb      	str	r3, [r7, #12]
 801b2a0:	e00c      	b.n	801b2bc <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801b2a2:	68fb      	ldr	r3, [r7, #12]
 801b2a4:	681a      	ldr	r2, [r3, #0]
 801b2a6:	687b      	ldr	r3, [r7, #4]
 801b2a8:	681b      	ldr	r3, [r3, #0]
 801b2aa:	429a      	cmp	r2, r3
 801b2ac:	d103      	bne.n	801b2b6 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801b2ae:	683b      	ldr	r3, [r7, #0]
 801b2b0:	681a      	ldr	r2, [r3, #0]
 801b2b2:	68fb      	ldr	r3, [r7, #12]
 801b2b4:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b2b6:	68fb      	ldr	r3, [r7, #12]
 801b2b8:	68db      	ldr	r3, [r3, #12]
 801b2ba:	60fb      	str	r3, [r7, #12]
 801b2bc:	68fb      	ldr	r3, [r7, #12]
 801b2be:	2b00      	cmp	r3, #0
 801b2c0:	d1ef      	bne.n	801b2a2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801b2c2:	bf00      	nop
 801b2c4:	3714      	adds	r7, #20
 801b2c6:	46bd      	mov	sp, r7
 801b2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2cc:	4770      	bx	lr
 801b2ce:	bf00      	nop
 801b2d0:	2401c988 	.word	0x2401c988

0801b2d4 <atoi>:
 801b2d4:	220a      	movs	r2, #10
 801b2d6:	2100      	movs	r1, #0
 801b2d8:	f000 bf78 	b.w	801c1cc <strtol>

0801b2dc <malloc>:
 801b2dc:	4b02      	ldr	r3, [pc, #8]	@ (801b2e8 <malloc+0xc>)
 801b2de:	4601      	mov	r1, r0
 801b2e0:	6818      	ldr	r0, [r3, #0]
 801b2e2:	f000 b825 	b.w	801b330 <_malloc_r>
 801b2e6:	bf00      	nop
 801b2e8:	24000220 	.word	0x24000220

0801b2ec <sbrk_aligned>:
 801b2ec:	b570      	push	{r4, r5, r6, lr}
 801b2ee:	4e0f      	ldr	r6, [pc, #60]	@ (801b32c <sbrk_aligned+0x40>)
 801b2f0:	460c      	mov	r4, r1
 801b2f2:	6831      	ldr	r1, [r6, #0]
 801b2f4:	4605      	mov	r5, r0
 801b2f6:	b911      	cbnz	r1, 801b2fe <sbrk_aligned+0x12>
 801b2f8:	f002 f968 	bl	801d5cc <_sbrk_r>
 801b2fc:	6030      	str	r0, [r6, #0]
 801b2fe:	4621      	mov	r1, r4
 801b300:	4628      	mov	r0, r5
 801b302:	f002 f963 	bl	801d5cc <_sbrk_r>
 801b306:	1c43      	adds	r3, r0, #1
 801b308:	d103      	bne.n	801b312 <sbrk_aligned+0x26>
 801b30a:	f04f 34ff 	mov.w	r4, #4294967295
 801b30e:	4620      	mov	r0, r4
 801b310:	bd70      	pop	{r4, r5, r6, pc}
 801b312:	1cc4      	adds	r4, r0, #3
 801b314:	f024 0403 	bic.w	r4, r4, #3
 801b318:	42a0      	cmp	r0, r4
 801b31a:	d0f8      	beq.n	801b30e <sbrk_aligned+0x22>
 801b31c:	1a21      	subs	r1, r4, r0
 801b31e:	4628      	mov	r0, r5
 801b320:	f002 f954 	bl	801d5cc <_sbrk_r>
 801b324:	3001      	adds	r0, #1
 801b326:	d1f2      	bne.n	801b30e <sbrk_aligned+0x22>
 801b328:	e7ef      	b.n	801b30a <sbrk_aligned+0x1e>
 801b32a:	bf00      	nop
 801b32c:	2401c98c 	.word	0x2401c98c

0801b330 <_malloc_r>:
 801b330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b334:	1ccd      	adds	r5, r1, #3
 801b336:	f025 0503 	bic.w	r5, r5, #3
 801b33a:	3508      	adds	r5, #8
 801b33c:	2d0c      	cmp	r5, #12
 801b33e:	bf38      	it	cc
 801b340:	250c      	movcc	r5, #12
 801b342:	2d00      	cmp	r5, #0
 801b344:	4606      	mov	r6, r0
 801b346:	db01      	blt.n	801b34c <_malloc_r+0x1c>
 801b348:	42a9      	cmp	r1, r5
 801b34a:	d904      	bls.n	801b356 <_malloc_r+0x26>
 801b34c:	230c      	movs	r3, #12
 801b34e:	6033      	str	r3, [r6, #0]
 801b350:	2000      	movs	r0, #0
 801b352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b356:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801b42c <_malloc_r+0xfc>
 801b35a:	f000 f869 	bl	801b430 <__malloc_lock>
 801b35e:	f8d8 3000 	ldr.w	r3, [r8]
 801b362:	461c      	mov	r4, r3
 801b364:	bb44      	cbnz	r4, 801b3b8 <_malloc_r+0x88>
 801b366:	4629      	mov	r1, r5
 801b368:	4630      	mov	r0, r6
 801b36a:	f7ff ffbf 	bl	801b2ec <sbrk_aligned>
 801b36e:	1c43      	adds	r3, r0, #1
 801b370:	4604      	mov	r4, r0
 801b372:	d158      	bne.n	801b426 <_malloc_r+0xf6>
 801b374:	f8d8 4000 	ldr.w	r4, [r8]
 801b378:	4627      	mov	r7, r4
 801b37a:	2f00      	cmp	r7, #0
 801b37c:	d143      	bne.n	801b406 <_malloc_r+0xd6>
 801b37e:	2c00      	cmp	r4, #0
 801b380:	d04b      	beq.n	801b41a <_malloc_r+0xea>
 801b382:	6823      	ldr	r3, [r4, #0]
 801b384:	4639      	mov	r1, r7
 801b386:	4630      	mov	r0, r6
 801b388:	eb04 0903 	add.w	r9, r4, r3
 801b38c:	f002 f91e 	bl	801d5cc <_sbrk_r>
 801b390:	4581      	cmp	r9, r0
 801b392:	d142      	bne.n	801b41a <_malloc_r+0xea>
 801b394:	6821      	ldr	r1, [r4, #0]
 801b396:	1a6d      	subs	r5, r5, r1
 801b398:	4629      	mov	r1, r5
 801b39a:	4630      	mov	r0, r6
 801b39c:	f7ff ffa6 	bl	801b2ec <sbrk_aligned>
 801b3a0:	3001      	adds	r0, #1
 801b3a2:	d03a      	beq.n	801b41a <_malloc_r+0xea>
 801b3a4:	6823      	ldr	r3, [r4, #0]
 801b3a6:	442b      	add	r3, r5
 801b3a8:	6023      	str	r3, [r4, #0]
 801b3aa:	f8d8 3000 	ldr.w	r3, [r8]
 801b3ae:	685a      	ldr	r2, [r3, #4]
 801b3b0:	bb62      	cbnz	r2, 801b40c <_malloc_r+0xdc>
 801b3b2:	f8c8 7000 	str.w	r7, [r8]
 801b3b6:	e00f      	b.n	801b3d8 <_malloc_r+0xa8>
 801b3b8:	6822      	ldr	r2, [r4, #0]
 801b3ba:	1b52      	subs	r2, r2, r5
 801b3bc:	d420      	bmi.n	801b400 <_malloc_r+0xd0>
 801b3be:	2a0b      	cmp	r2, #11
 801b3c0:	d917      	bls.n	801b3f2 <_malloc_r+0xc2>
 801b3c2:	1961      	adds	r1, r4, r5
 801b3c4:	42a3      	cmp	r3, r4
 801b3c6:	6025      	str	r5, [r4, #0]
 801b3c8:	bf18      	it	ne
 801b3ca:	6059      	strne	r1, [r3, #4]
 801b3cc:	6863      	ldr	r3, [r4, #4]
 801b3ce:	bf08      	it	eq
 801b3d0:	f8c8 1000 	streq.w	r1, [r8]
 801b3d4:	5162      	str	r2, [r4, r5]
 801b3d6:	604b      	str	r3, [r1, #4]
 801b3d8:	4630      	mov	r0, r6
 801b3da:	f000 f82f 	bl	801b43c <__malloc_unlock>
 801b3de:	f104 000b 	add.w	r0, r4, #11
 801b3e2:	1d23      	adds	r3, r4, #4
 801b3e4:	f020 0007 	bic.w	r0, r0, #7
 801b3e8:	1ac2      	subs	r2, r0, r3
 801b3ea:	bf1c      	itt	ne
 801b3ec:	1a1b      	subne	r3, r3, r0
 801b3ee:	50a3      	strne	r3, [r4, r2]
 801b3f0:	e7af      	b.n	801b352 <_malloc_r+0x22>
 801b3f2:	6862      	ldr	r2, [r4, #4]
 801b3f4:	42a3      	cmp	r3, r4
 801b3f6:	bf0c      	ite	eq
 801b3f8:	f8c8 2000 	streq.w	r2, [r8]
 801b3fc:	605a      	strne	r2, [r3, #4]
 801b3fe:	e7eb      	b.n	801b3d8 <_malloc_r+0xa8>
 801b400:	4623      	mov	r3, r4
 801b402:	6864      	ldr	r4, [r4, #4]
 801b404:	e7ae      	b.n	801b364 <_malloc_r+0x34>
 801b406:	463c      	mov	r4, r7
 801b408:	687f      	ldr	r7, [r7, #4]
 801b40a:	e7b6      	b.n	801b37a <_malloc_r+0x4a>
 801b40c:	461a      	mov	r2, r3
 801b40e:	685b      	ldr	r3, [r3, #4]
 801b410:	42a3      	cmp	r3, r4
 801b412:	d1fb      	bne.n	801b40c <_malloc_r+0xdc>
 801b414:	2300      	movs	r3, #0
 801b416:	6053      	str	r3, [r2, #4]
 801b418:	e7de      	b.n	801b3d8 <_malloc_r+0xa8>
 801b41a:	230c      	movs	r3, #12
 801b41c:	6033      	str	r3, [r6, #0]
 801b41e:	4630      	mov	r0, r6
 801b420:	f000 f80c 	bl	801b43c <__malloc_unlock>
 801b424:	e794      	b.n	801b350 <_malloc_r+0x20>
 801b426:	6005      	str	r5, [r0, #0]
 801b428:	e7d6      	b.n	801b3d8 <_malloc_r+0xa8>
 801b42a:	bf00      	nop
 801b42c:	2401c990 	.word	0x2401c990

0801b430 <__malloc_lock>:
 801b430:	4801      	ldr	r0, [pc, #4]	@ (801b438 <__malloc_lock+0x8>)
 801b432:	f7ea b84d 	b.w	80054d0 <__retarget_lock_acquire_recursive>
 801b436:	bf00      	nop
 801b438:	24000c3c 	.word	0x24000c3c

0801b43c <__malloc_unlock>:
 801b43c:	4801      	ldr	r0, [pc, #4]	@ (801b444 <__malloc_unlock+0x8>)
 801b43e:	f7ea b85c 	b.w	80054fa <__retarget_lock_release_recursive>
 801b442:	bf00      	nop
 801b444:	24000c3c 	.word	0x24000c3c

0801b448 <rand>:
 801b448:	4b16      	ldr	r3, [pc, #88]	@ (801b4a4 <rand+0x5c>)
 801b44a:	b510      	push	{r4, lr}
 801b44c:	681c      	ldr	r4, [r3, #0]
 801b44e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801b450:	b9b3      	cbnz	r3, 801b480 <rand+0x38>
 801b452:	2018      	movs	r0, #24
 801b454:	f7ff ff42 	bl	801b2dc <malloc>
 801b458:	4602      	mov	r2, r0
 801b45a:	6320      	str	r0, [r4, #48]	@ 0x30
 801b45c:	b920      	cbnz	r0, 801b468 <rand+0x20>
 801b45e:	4b12      	ldr	r3, [pc, #72]	@ (801b4a8 <rand+0x60>)
 801b460:	4812      	ldr	r0, [pc, #72]	@ (801b4ac <rand+0x64>)
 801b462:	2152      	movs	r1, #82	@ 0x52
 801b464:	f002 f91a 	bl	801d69c <__assert_func>
 801b468:	4911      	ldr	r1, [pc, #68]	@ (801b4b0 <rand+0x68>)
 801b46a:	4b12      	ldr	r3, [pc, #72]	@ (801b4b4 <rand+0x6c>)
 801b46c:	e9c0 1300 	strd	r1, r3, [r0]
 801b470:	4b11      	ldr	r3, [pc, #68]	@ (801b4b8 <rand+0x70>)
 801b472:	6083      	str	r3, [r0, #8]
 801b474:	230b      	movs	r3, #11
 801b476:	8183      	strh	r3, [r0, #12]
 801b478:	2100      	movs	r1, #0
 801b47a:	2001      	movs	r0, #1
 801b47c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801b480:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801b482:	480e      	ldr	r0, [pc, #56]	@ (801b4bc <rand+0x74>)
 801b484:	690b      	ldr	r3, [r1, #16]
 801b486:	694c      	ldr	r4, [r1, #20]
 801b488:	4a0d      	ldr	r2, [pc, #52]	@ (801b4c0 <rand+0x78>)
 801b48a:	4358      	muls	r0, r3
 801b48c:	fb02 0004 	mla	r0, r2, r4, r0
 801b490:	fba3 3202 	umull	r3, r2, r3, r2
 801b494:	3301      	adds	r3, #1
 801b496:	eb40 0002 	adc.w	r0, r0, r2
 801b49a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801b49e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801b4a2:	bd10      	pop	{r4, pc}
 801b4a4:	24000220 	.word	0x24000220
 801b4a8:	08023344 	.word	0x08023344
 801b4ac:	0802335b 	.word	0x0802335b
 801b4b0:	abcd330e 	.word	0xabcd330e
 801b4b4:	e66d1234 	.word	0xe66d1234
 801b4b8:	0005deec 	.word	0x0005deec
 801b4bc:	5851f42d 	.word	0x5851f42d
 801b4c0:	4c957f2d 	.word	0x4c957f2d

0801b4c4 <sulp>:
 801b4c4:	b570      	push	{r4, r5, r6, lr}
 801b4c6:	4604      	mov	r4, r0
 801b4c8:	460d      	mov	r5, r1
 801b4ca:	4616      	mov	r6, r2
 801b4cc:	ec45 4b10 	vmov	d0, r4, r5
 801b4d0:	f003 fdea 	bl	801f0a8 <__ulp>
 801b4d4:	b17e      	cbz	r6, 801b4f6 <sulp+0x32>
 801b4d6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801b4da:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801b4de:	2b00      	cmp	r3, #0
 801b4e0:	dd09      	ble.n	801b4f6 <sulp+0x32>
 801b4e2:	051b      	lsls	r3, r3, #20
 801b4e4:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801b4e8:	2000      	movs	r0, #0
 801b4ea:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801b4ee:	ec41 0b17 	vmov	d7, r0, r1
 801b4f2:	ee20 0b07 	vmul.f64	d0, d0, d7
 801b4f6:	bd70      	pop	{r4, r5, r6, pc}

0801b4f8 <_strtod_l>:
 801b4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b4fc:	ed2d 8b0a 	vpush	{d8-d12}
 801b500:	b097      	sub	sp, #92	@ 0x5c
 801b502:	4688      	mov	r8, r1
 801b504:	920e      	str	r2, [sp, #56]	@ 0x38
 801b506:	2200      	movs	r2, #0
 801b508:	9212      	str	r2, [sp, #72]	@ 0x48
 801b50a:	9005      	str	r0, [sp, #20]
 801b50c:	f04f 0a00 	mov.w	sl, #0
 801b510:	f04f 0b00 	mov.w	fp, #0
 801b514:	460a      	mov	r2, r1
 801b516:	9211      	str	r2, [sp, #68]	@ 0x44
 801b518:	7811      	ldrb	r1, [r2, #0]
 801b51a:	292b      	cmp	r1, #43	@ 0x2b
 801b51c:	d04c      	beq.n	801b5b8 <_strtod_l+0xc0>
 801b51e:	d839      	bhi.n	801b594 <_strtod_l+0x9c>
 801b520:	290d      	cmp	r1, #13
 801b522:	d833      	bhi.n	801b58c <_strtod_l+0x94>
 801b524:	2908      	cmp	r1, #8
 801b526:	d833      	bhi.n	801b590 <_strtod_l+0x98>
 801b528:	2900      	cmp	r1, #0
 801b52a:	d03c      	beq.n	801b5a6 <_strtod_l+0xae>
 801b52c:	2200      	movs	r2, #0
 801b52e:	9208      	str	r2, [sp, #32]
 801b530:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801b532:	782a      	ldrb	r2, [r5, #0]
 801b534:	2a30      	cmp	r2, #48	@ 0x30
 801b536:	f040 80b7 	bne.w	801b6a8 <_strtod_l+0x1b0>
 801b53a:	786a      	ldrb	r2, [r5, #1]
 801b53c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801b540:	2a58      	cmp	r2, #88	@ 0x58
 801b542:	d170      	bne.n	801b626 <_strtod_l+0x12e>
 801b544:	9302      	str	r3, [sp, #8]
 801b546:	9b08      	ldr	r3, [sp, #32]
 801b548:	9301      	str	r3, [sp, #4]
 801b54a:	ab12      	add	r3, sp, #72	@ 0x48
 801b54c:	9300      	str	r3, [sp, #0]
 801b54e:	4a90      	ldr	r2, [pc, #576]	@ (801b790 <_strtod_l+0x298>)
 801b550:	9805      	ldr	r0, [sp, #20]
 801b552:	ab13      	add	r3, sp, #76	@ 0x4c
 801b554:	a911      	add	r1, sp, #68	@ 0x44
 801b556:	f002 ff57 	bl	801e408 <__gethex>
 801b55a:	f010 060f 	ands.w	r6, r0, #15
 801b55e:	4604      	mov	r4, r0
 801b560:	d005      	beq.n	801b56e <_strtod_l+0x76>
 801b562:	2e06      	cmp	r6, #6
 801b564:	d12a      	bne.n	801b5bc <_strtod_l+0xc4>
 801b566:	3501      	adds	r5, #1
 801b568:	2300      	movs	r3, #0
 801b56a:	9511      	str	r5, [sp, #68]	@ 0x44
 801b56c:	9308      	str	r3, [sp, #32]
 801b56e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b570:	2b00      	cmp	r3, #0
 801b572:	f040 8537 	bne.w	801bfe4 <_strtod_l+0xaec>
 801b576:	9b08      	ldr	r3, [sp, #32]
 801b578:	ec4b ab10 	vmov	d0, sl, fp
 801b57c:	b1cb      	cbz	r3, 801b5b2 <_strtod_l+0xba>
 801b57e:	eeb1 0b40 	vneg.f64	d0, d0
 801b582:	b017      	add	sp, #92	@ 0x5c
 801b584:	ecbd 8b0a 	vpop	{d8-d12}
 801b588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b58c:	2920      	cmp	r1, #32
 801b58e:	d1cd      	bne.n	801b52c <_strtod_l+0x34>
 801b590:	3201      	adds	r2, #1
 801b592:	e7c0      	b.n	801b516 <_strtod_l+0x1e>
 801b594:	292d      	cmp	r1, #45	@ 0x2d
 801b596:	d1c9      	bne.n	801b52c <_strtod_l+0x34>
 801b598:	2101      	movs	r1, #1
 801b59a:	9108      	str	r1, [sp, #32]
 801b59c:	1c51      	adds	r1, r2, #1
 801b59e:	9111      	str	r1, [sp, #68]	@ 0x44
 801b5a0:	7852      	ldrb	r2, [r2, #1]
 801b5a2:	2a00      	cmp	r2, #0
 801b5a4:	d1c4      	bne.n	801b530 <_strtod_l+0x38>
 801b5a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b5a8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801b5ac:	2b00      	cmp	r3, #0
 801b5ae:	f040 8517 	bne.w	801bfe0 <_strtod_l+0xae8>
 801b5b2:	ec4b ab10 	vmov	d0, sl, fp
 801b5b6:	e7e4      	b.n	801b582 <_strtod_l+0x8a>
 801b5b8:	2100      	movs	r1, #0
 801b5ba:	e7ee      	b.n	801b59a <_strtod_l+0xa2>
 801b5bc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801b5be:	b13a      	cbz	r2, 801b5d0 <_strtod_l+0xd8>
 801b5c0:	2135      	movs	r1, #53	@ 0x35
 801b5c2:	a814      	add	r0, sp, #80	@ 0x50
 801b5c4:	f003 fe67 	bl	801f296 <__copybits>
 801b5c8:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801b5ca:	9805      	ldr	r0, [sp, #20]
 801b5cc:	f003 fa40 	bl	801ea50 <_Bfree>
 801b5d0:	1e73      	subs	r3, r6, #1
 801b5d2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801b5d4:	2b04      	cmp	r3, #4
 801b5d6:	d806      	bhi.n	801b5e6 <_strtod_l+0xee>
 801b5d8:	e8df f003 	tbb	[pc, r3]
 801b5dc:	201d0314 	.word	0x201d0314
 801b5e0:	14          	.byte	0x14
 801b5e1:	00          	.byte	0x00
 801b5e2:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801b5e6:	05e3      	lsls	r3, r4, #23
 801b5e8:	bf48      	it	mi
 801b5ea:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801b5ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801b5f2:	0d1b      	lsrs	r3, r3, #20
 801b5f4:	051b      	lsls	r3, r3, #20
 801b5f6:	2b00      	cmp	r3, #0
 801b5f8:	d1b9      	bne.n	801b56e <_strtod_l+0x76>
 801b5fa:	f002 f809 	bl	801d610 <__errno>
 801b5fe:	2322      	movs	r3, #34	@ 0x22
 801b600:	6003      	str	r3, [r0, #0]
 801b602:	e7b4      	b.n	801b56e <_strtod_l+0x76>
 801b604:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 801b608:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801b60c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801b610:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801b614:	e7e7      	b.n	801b5e6 <_strtod_l+0xee>
 801b616:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801b798 <_strtod_l+0x2a0>
 801b61a:	e7e4      	b.n	801b5e6 <_strtod_l+0xee>
 801b61c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801b620:	f04f 3aff 	mov.w	sl, #4294967295
 801b624:	e7df      	b.n	801b5e6 <_strtod_l+0xee>
 801b626:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b628:	1c5a      	adds	r2, r3, #1
 801b62a:	9211      	str	r2, [sp, #68]	@ 0x44
 801b62c:	785b      	ldrb	r3, [r3, #1]
 801b62e:	2b30      	cmp	r3, #48	@ 0x30
 801b630:	d0f9      	beq.n	801b626 <_strtod_l+0x12e>
 801b632:	2b00      	cmp	r3, #0
 801b634:	d09b      	beq.n	801b56e <_strtod_l+0x76>
 801b636:	2301      	movs	r3, #1
 801b638:	9307      	str	r3, [sp, #28]
 801b63a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b63c:	930a      	str	r3, [sp, #40]	@ 0x28
 801b63e:	2300      	movs	r3, #0
 801b640:	9306      	str	r3, [sp, #24]
 801b642:	4699      	mov	r9, r3
 801b644:	461d      	mov	r5, r3
 801b646:	220a      	movs	r2, #10
 801b648:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801b64a:	7804      	ldrb	r4, [r0, #0]
 801b64c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 801b650:	b2d9      	uxtb	r1, r3
 801b652:	2909      	cmp	r1, #9
 801b654:	d92a      	bls.n	801b6ac <_strtod_l+0x1b4>
 801b656:	494f      	ldr	r1, [pc, #316]	@ (801b794 <_strtod_l+0x29c>)
 801b658:	2201      	movs	r2, #1
 801b65a:	f001 ff0f 	bl	801d47c <strncmp>
 801b65e:	b398      	cbz	r0, 801b6c8 <_strtod_l+0x1d0>
 801b660:	2000      	movs	r0, #0
 801b662:	4622      	mov	r2, r4
 801b664:	462b      	mov	r3, r5
 801b666:	4607      	mov	r7, r0
 801b668:	4601      	mov	r1, r0
 801b66a:	2a65      	cmp	r2, #101	@ 0x65
 801b66c:	d001      	beq.n	801b672 <_strtod_l+0x17a>
 801b66e:	2a45      	cmp	r2, #69	@ 0x45
 801b670:	d118      	bne.n	801b6a4 <_strtod_l+0x1ac>
 801b672:	b91b      	cbnz	r3, 801b67c <_strtod_l+0x184>
 801b674:	9b07      	ldr	r3, [sp, #28]
 801b676:	4303      	orrs	r3, r0
 801b678:	d095      	beq.n	801b5a6 <_strtod_l+0xae>
 801b67a:	2300      	movs	r3, #0
 801b67c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 801b680:	f108 0201 	add.w	r2, r8, #1
 801b684:	9211      	str	r2, [sp, #68]	@ 0x44
 801b686:	f898 2001 	ldrb.w	r2, [r8, #1]
 801b68a:	2a2b      	cmp	r2, #43	@ 0x2b
 801b68c:	d074      	beq.n	801b778 <_strtod_l+0x280>
 801b68e:	2a2d      	cmp	r2, #45	@ 0x2d
 801b690:	d07a      	beq.n	801b788 <_strtod_l+0x290>
 801b692:	f04f 0e00 	mov.w	lr, #0
 801b696:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801b69a:	2c09      	cmp	r4, #9
 801b69c:	f240 8082 	bls.w	801b7a4 <_strtod_l+0x2ac>
 801b6a0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801b6a4:	2400      	movs	r4, #0
 801b6a6:	e09d      	b.n	801b7e4 <_strtod_l+0x2ec>
 801b6a8:	2300      	movs	r3, #0
 801b6aa:	e7c5      	b.n	801b638 <_strtod_l+0x140>
 801b6ac:	2d08      	cmp	r5, #8
 801b6ae:	bfc8      	it	gt
 801b6b0:	9906      	ldrgt	r1, [sp, #24]
 801b6b2:	f100 0001 	add.w	r0, r0, #1
 801b6b6:	bfca      	itet	gt
 801b6b8:	fb02 3301 	mlagt	r3, r2, r1, r3
 801b6bc:	fb02 3909 	mlale	r9, r2, r9, r3
 801b6c0:	9306      	strgt	r3, [sp, #24]
 801b6c2:	3501      	adds	r5, #1
 801b6c4:	9011      	str	r0, [sp, #68]	@ 0x44
 801b6c6:	e7bf      	b.n	801b648 <_strtod_l+0x150>
 801b6c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b6ca:	1c5a      	adds	r2, r3, #1
 801b6cc:	9211      	str	r2, [sp, #68]	@ 0x44
 801b6ce:	785a      	ldrb	r2, [r3, #1]
 801b6d0:	b3bd      	cbz	r5, 801b742 <_strtod_l+0x24a>
 801b6d2:	4607      	mov	r7, r0
 801b6d4:	462b      	mov	r3, r5
 801b6d6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801b6da:	2909      	cmp	r1, #9
 801b6dc:	d912      	bls.n	801b704 <_strtod_l+0x20c>
 801b6de:	2101      	movs	r1, #1
 801b6e0:	e7c3      	b.n	801b66a <_strtod_l+0x172>
 801b6e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b6e4:	1c5a      	adds	r2, r3, #1
 801b6e6:	9211      	str	r2, [sp, #68]	@ 0x44
 801b6e8:	785a      	ldrb	r2, [r3, #1]
 801b6ea:	3001      	adds	r0, #1
 801b6ec:	2a30      	cmp	r2, #48	@ 0x30
 801b6ee:	d0f8      	beq.n	801b6e2 <_strtod_l+0x1ea>
 801b6f0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801b6f4:	2b08      	cmp	r3, #8
 801b6f6:	f200 847a 	bhi.w	801bfee <_strtod_l+0xaf6>
 801b6fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b6fc:	930a      	str	r3, [sp, #40]	@ 0x28
 801b6fe:	4607      	mov	r7, r0
 801b700:	2000      	movs	r0, #0
 801b702:	4603      	mov	r3, r0
 801b704:	3a30      	subs	r2, #48	@ 0x30
 801b706:	f100 0101 	add.w	r1, r0, #1
 801b70a:	d014      	beq.n	801b736 <_strtod_l+0x23e>
 801b70c:	440f      	add	r7, r1
 801b70e:	469c      	mov	ip, r3
 801b710:	f04f 0e0a 	mov.w	lr, #10
 801b714:	f10c 0401 	add.w	r4, ip, #1
 801b718:	1ae6      	subs	r6, r4, r3
 801b71a:	42b1      	cmp	r1, r6
 801b71c:	dc13      	bgt.n	801b746 <_strtod_l+0x24e>
 801b71e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801b722:	1819      	adds	r1, r3, r0
 801b724:	2908      	cmp	r1, #8
 801b726:	f103 0301 	add.w	r3, r3, #1
 801b72a:	4403      	add	r3, r0
 801b72c:	dc19      	bgt.n	801b762 <_strtod_l+0x26a>
 801b72e:	210a      	movs	r1, #10
 801b730:	fb01 2909 	mla	r9, r1, r9, r2
 801b734:	2100      	movs	r1, #0
 801b736:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801b738:	1c50      	adds	r0, r2, #1
 801b73a:	9011      	str	r0, [sp, #68]	@ 0x44
 801b73c:	7852      	ldrb	r2, [r2, #1]
 801b73e:	4608      	mov	r0, r1
 801b740:	e7c9      	b.n	801b6d6 <_strtod_l+0x1de>
 801b742:	4628      	mov	r0, r5
 801b744:	e7d2      	b.n	801b6ec <_strtod_l+0x1f4>
 801b746:	f1bc 0f08 	cmp.w	ip, #8
 801b74a:	dc03      	bgt.n	801b754 <_strtod_l+0x25c>
 801b74c:	fb0e f909 	mul.w	r9, lr, r9
 801b750:	46a4      	mov	ip, r4
 801b752:	e7df      	b.n	801b714 <_strtod_l+0x21c>
 801b754:	2c10      	cmp	r4, #16
 801b756:	bfde      	ittt	le
 801b758:	9e06      	ldrle	r6, [sp, #24]
 801b75a:	fb0e f606 	mulle.w	r6, lr, r6
 801b75e:	9606      	strle	r6, [sp, #24]
 801b760:	e7f6      	b.n	801b750 <_strtod_l+0x258>
 801b762:	290f      	cmp	r1, #15
 801b764:	bfdf      	itttt	le
 801b766:	9806      	ldrle	r0, [sp, #24]
 801b768:	210a      	movle	r1, #10
 801b76a:	fb01 2200 	mlale	r2, r1, r0, r2
 801b76e:	9206      	strle	r2, [sp, #24]
 801b770:	e7e0      	b.n	801b734 <_strtod_l+0x23c>
 801b772:	2700      	movs	r7, #0
 801b774:	2101      	movs	r1, #1
 801b776:	e77d      	b.n	801b674 <_strtod_l+0x17c>
 801b778:	f04f 0e00 	mov.w	lr, #0
 801b77c:	f108 0202 	add.w	r2, r8, #2
 801b780:	9211      	str	r2, [sp, #68]	@ 0x44
 801b782:	f898 2002 	ldrb.w	r2, [r8, #2]
 801b786:	e786      	b.n	801b696 <_strtod_l+0x19e>
 801b788:	f04f 0e01 	mov.w	lr, #1
 801b78c:	e7f6      	b.n	801b77c <_strtod_l+0x284>
 801b78e:	bf00      	nop
 801b790:	08023588 	.word	0x08023588
 801b794:	080233b3 	.word	0x080233b3
 801b798:	7ff00000 	.word	0x7ff00000
 801b79c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801b79e:	1c54      	adds	r4, r2, #1
 801b7a0:	9411      	str	r4, [sp, #68]	@ 0x44
 801b7a2:	7852      	ldrb	r2, [r2, #1]
 801b7a4:	2a30      	cmp	r2, #48	@ 0x30
 801b7a6:	d0f9      	beq.n	801b79c <_strtod_l+0x2a4>
 801b7a8:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801b7ac:	2c08      	cmp	r4, #8
 801b7ae:	f63f af79 	bhi.w	801b6a4 <_strtod_l+0x1ac>
 801b7b2:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 801b7b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801b7b8:	9209      	str	r2, [sp, #36]	@ 0x24
 801b7ba:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801b7bc:	1c54      	adds	r4, r2, #1
 801b7be:	9411      	str	r4, [sp, #68]	@ 0x44
 801b7c0:	7852      	ldrb	r2, [r2, #1]
 801b7c2:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 801b7c6:	2e09      	cmp	r6, #9
 801b7c8:	d937      	bls.n	801b83a <_strtod_l+0x342>
 801b7ca:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801b7cc:	1ba4      	subs	r4, r4, r6
 801b7ce:	2c08      	cmp	r4, #8
 801b7d0:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 801b7d4:	dc02      	bgt.n	801b7dc <_strtod_l+0x2e4>
 801b7d6:	4564      	cmp	r4, ip
 801b7d8:	bfa8      	it	ge
 801b7da:	4664      	movge	r4, ip
 801b7dc:	f1be 0f00 	cmp.w	lr, #0
 801b7e0:	d000      	beq.n	801b7e4 <_strtod_l+0x2ec>
 801b7e2:	4264      	negs	r4, r4
 801b7e4:	2b00      	cmp	r3, #0
 801b7e6:	d14d      	bne.n	801b884 <_strtod_l+0x38c>
 801b7e8:	9b07      	ldr	r3, [sp, #28]
 801b7ea:	4318      	orrs	r0, r3
 801b7ec:	f47f aebf 	bne.w	801b56e <_strtod_l+0x76>
 801b7f0:	2900      	cmp	r1, #0
 801b7f2:	f47f aed8 	bne.w	801b5a6 <_strtod_l+0xae>
 801b7f6:	2a69      	cmp	r2, #105	@ 0x69
 801b7f8:	d027      	beq.n	801b84a <_strtod_l+0x352>
 801b7fa:	dc24      	bgt.n	801b846 <_strtod_l+0x34e>
 801b7fc:	2a49      	cmp	r2, #73	@ 0x49
 801b7fe:	d024      	beq.n	801b84a <_strtod_l+0x352>
 801b800:	2a4e      	cmp	r2, #78	@ 0x4e
 801b802:	f47f aed0 	bne.w	801b5a6 <_strtod_l+0xae>
 801b806:	4997      	ldr	r1, [pc, #604]	@ (801ba64 <_strtod_l+0x56c>)
 801b808:	a811      	add	r0, sp, #68	@ 0x44
 801b80a:	f003 f81f 	bl	801e84c <__match>
 801b80e:	2800      	cmp	r0, #0
 801b810:	f43f aec9 	beq.w	801b5a6 <_strtod_l+0xae>
 801b814:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b816:	781b      	ldrb	r3, [r3, #0]
 801b818:	2b28      	cmp	r3, #40	@ 0x28
 801b81a:	d12d      	bne.n	801b878 <_strtod_l+0x380>
 801b81c:	4992      	ldr	r1, [pc, #584]	@ (801ba68 <_strtod_l+0x570>)
 801b81e:	aa14      	add	r2, sp, #80	@ 0x50
 801b820:	a811      	add	r0, sp, #68	@ 0x44
 801b822:	f003 f827 	bl	801e874 <__hexnan>
 801b826:	2805      	cmp	r0, #5
 801b828:	d126      	bne.n	801b878 <_strtod_l+0x380>
 801b82a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b82c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 801b830:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801b834:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801b838:	e699      	b.n	801b56e <_strtod_l+0x76>
 801b83a:	240a      	movs	r4, #10
 801b83c:	fb04 2c0c 	mla	ip, r4, ip, r2
 801b840:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801b844:	e7b9      	b.n	801b7ba <_strtod_l+0x2c2>
 801b846:	2a6e      	cmp	r2, #110	@ 0x6e
 801b848:	e7db      	b.n	801b802 <_strtod_l+0x30a>
 801b84a:	4988      	ldr	r1, [pc, #544]	@ (801ba6c <_strtod_l+0x574>)
 801b84c:	a811      	add	r0, sp, #68	@ 0x44
 801b84e:	f002 fffd 	bl	801e84c <__match>
 801b852:	2800      	cmp	r0, #0
 801b854:	f43f aea7 	beq.w	801b5a6 <_strtod_l+0xae>
 801b858:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b85a:	4985      	ldr	r1, [pc, #532]	@ (801ba70 <_strtod_l+0x578>)
 801b85c:	3b01      	subs	r3, #1
 801b85e:	a811      	add	r0, sp, #68	@ 0x44
 801b860:	9311      	str	r3, [sp, #68]	@ 0x44
 801b862:	f002 fff3 	bl	801e84c <__match>
 801b866:	b910      	cbnz	r0, 801b86e <_strtod_l+0x376>
 801b868:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b86a:	3301      	adds	r3, #1
 801b86c:	9311      	str	r3, [sp, #68]	@ 0x44
 801b86e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801ba84 <_strtod_l+0x58c>
 801b872:	f04f 0a00 	mov.w	sl, #0
 801b876:	e67a      	b.n	801b56e <_strtod_l+0x76>
 801b878:	487e      	ldr	r0, [pc, #504]	@ (801ba74 <_strtod_l+0x57c>)
 801b87a:	f001 ff01 	bl	801d680 <nan>
 801b87e:	ec5b ab10 	vmov	sl, fp, d0
 801b882:	e674      	b.n	801b56e <_strtod_l+0x76>
 801b884:	ee07 9a90 	vmov	s15, r9
 801b888:	1be2      	subs	r2, r4, r7
 801b88a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b88e:	2d00      	cmp	r5, #0
 801b890:	bf08      	it	eq
 801b892:	461d      	moveq	r5, r3
 801b894:	2b10      	cmp	r3, #16
 801b896:	9209      	str	r2, [sp, #36]	@ 0x24
 801b898:	461a      	mov	r2, r3
 801b89a:	bfa8      	it	ge
 801b89c:	2210      	movge	r2, #16
 801b89e:	2b09      	cmp	r3, #9
 801b8a0:	ec5b ab17 	vmov	sl, fp, d7
 801b8a4:	dc15      	bgt.n	801b8d2 <_strtod_l+0x3da>
 801b8a6:	1be1      	subs	r1, r4, r7
 801b8a8:	2900      	cmp	r1, #0
 801b8aa:	f43f ae60 	beq.w	801b56e <_strtod_l+0x76>
 801b8ae:	eba4 0107 	sub.w	r1, r4, r7
 801b8b2:	dd72      	ble.n	801b99a <_strtod_l+0x4a2>
 801b8b4:	2916      	cmp	r1, #22
 801b8b6:	dc59      	bgt.n	801b96c <_strtod_l+0x474>
 801b8b8:	4b6f      	ldr	r3, [pc, #444]	@ (801ba78 <_strtod_l+0x580>)
 801b8ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b8bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801b8c0:	ed93 7b00 	vldr	d7, [r3]
 801b8c4:	ec4b ab16 	vmov	d6, sl, fp
 801b8c8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b8cc:	ec5b ab17 	vmov	sl, fp, d7
 801b8d0:	e64d      	b.n	801b56e <_strtod_l+0x76>
 801b8d2:	4969      	ldr	r1, [pc, #420]	@ (801ba78 <_strtod_l+0x580>)
 801b8d4:	eddd 6a06 	vldr	s13, [sp, #24]
 801b8d8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801b8dc:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 801b8e0:	2b0f      	cmp	r3, #15
 801b8e2:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801b8e6:	eea7 6b05 	vfma.f64	d6, d7, d5
 801b8ea:	ec5b ab16 	vmov	sl, fp, d6
 801b8ee:	ddda      	ble.n	801b8a6 <_strtod_l+0x3ae>
 801b8f0:	1a9a      	subs	r2, r3, r2
 801b8f2:	1be1      	subs	r1, r4, r7
 801b8f4:	440a      	add	r2, r1
 801b8f6:	2a00      	cmp	r2, #0
 801b8f8:	f340 8094 	ble.w	801ba24 <_strtod_l+0x52c>
 801b8fc:	f012 000f 	ands.w	r0, r2, #15
 801b900:	d00a      	beq.n	801b918 <_strtod_l+0x420>
 801b902:	495d      	ldr	r1, [pc, #372]	@ (801ba78 <_strtod_l+0x580>)
 801b904:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801b908:	ed91 7b00 	vldr	d7, [r1]
 801b90c:	ec4b ab16 	vmov	d6, sl, fp
 801b910:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b914:	ec5b ab17 	vmov	sl, fp, d7
 801b918:	f032 020f 	bics.w	r2, r2, #15
 801b91c:	d073      	beq.n	801ba06 <_strtod_l+0x50e>
 801b91e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801b922:	dd47      	ble.n	801b9b4 <_strtod_l+0x4bc>
 801b924:	2400      	movs	r4, #0
 801b926:	4625      	mov	r5, r4
 801b928:	9407      	str	r4, [sp, #28]
 801b92a:	4626      	mov	r6, r4
 801b92c:	9a05      	ldr	r2, [sp, #20]
 801b92e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801ba84 <_strtod_l+0x58c>
 801b932:	2322      	movs	r3, #34	@ 0x22
 801b934:	6013      	str	r3, [r2, #0]
 801b936:	f04f 0a00 	mov.w	sl, #0
 801b93a:	9b07      	ldr	r3, [sp, #28]
 801b93c:	2b00      	cmp	r3, #0
 801b93e:	f43f ae16 	beq.w	801b56e <_strtod_l+0x76>
 801b942:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801b944:	9805      	ldr	r0, [sp, #20]
 801b946:	f003 f883 	bl	801ea50 <_Bfree>
 801b94a:	9805      	ldr	r0, [sp, #20]
 801b94c:	4631      	mov	r1, r6
 801b94e:	f003 f87f 	bl	801ea50 <_Bfree>
 801b952:	9805      	ldr	r0, [sp, #20]
 801b954:	4629      	mov	r1, r5
 801b956:	f003 f87b 	bl	801ea50 <_Bfree>
 801b95a:	9907      	ldr	r1, [sp, #28]
 801b95c:	9805      	ldr	r0, [sp, #20]
 801b95e:	f003 f877 	bl	801ea50 <_Bfree>
 801b962:	9805      	ldr	r0, [sp, #20]
 801b964:	4621      	mov	r1, r4
 801b966:	f003 f873 	bl	801ea50 <_Bfree>
 801b96a:	e600      	b.n	801b56e <_strtod_l+0x76>
 801b96c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 801b970:	1be0      	subs	r0, r4, r7
 801b972:	4281      	cmp	r1, r0
 801b974:	dbbc      	blt.n	801b8f0 <_strtod_l+0x3f8>
 801b976:	4a40      	ldr	r2, [pc, #256]	@ (801ba78 <_strtod_l+0x580>)
 801b978:	f1c3 030f 	rsb	r3, r3, #15
 801b97c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801b980:	ed91 7b00 	vldr	d7, [r1]
 801b984:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801b986:	ec4b ab16 	vmov	d6, sl, fp
 801b98a:	1acb      	subs	r3, r1, r3
 801b98c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801b990:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b994:	ed92 6b00 	vldr	d6, [r2]
 801b998:	e796      	b.n	801b8c8 <_strtod_l+0x3d0>
 801b99a:	3116      	adds	r1, #22
 801b99c:	dba8      	blt.n	801b8f0 <_strtod_l+0x3f8>
 801b99e:	4b36      	ldr	r3, [pc, #216]	@ (801ba78 <_strtod_l+0x580>)
 801b9a0:	1b3c      	subs	r4, r7, r4
 801b9a2:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801b9a6:	ed94 7b00 	vldr	d7, [r4]
 801b9aa:	ec4b ab16 	vmov	d6, sl, fp
 801b9ae:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801b9b2:	e78b      	b.n	801b8cc <_strtod_l+0x3d4>
 801b9b4:	2000      	movs	r0, #0
 801b9b6:	ec4b ab17 	vmov	d7, sl, fp
 801b9ba:	4e30      	ldr	r6, [pc, #192]	@ (801ba7c <_strtod_l+0x584>)
 801b9bc:	1112      	asrs	r2, r2, #4
 801b9be:	4601      	mov	r1, r0
 801b9c0:	2a01      	cmp	r2, #1
 801b9c2:	dc23      	bgt.n	801ba0c <_strtod_l+0x514>
 801b9c4:	b108      	cbz	r0, 801b9ca <_strtod_l+0x4d2>
 801b9c6:	ec5b ab17 	vmov	sl, fp, d7
 801b9ca:	4a2c      	ldr	r2, [pc, #176]	@ (801ba7c <_strtod_l+0x584>)
 801b9cc:	482c      	ldr	r0, [pc, #176]	@ (801ba80 <_strtod_l+0x588>)
 801b9ce:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801b9d2:	ed92 7b00 	vldr	d7, [r2]
 801b9d6:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801b9da:	ec4b ab16 	vmov	d6, sl, fp
 801b9de:	4a29      	ldr	r2, [pc, #164]	@ (801ba84 <_strtod_l+0x58c>)
 801b9e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801b9e4:	ee17 1a90 	vmov	r1, s15
 801b9e8:	400a      	ands	r2, r1
 801b9ea:	4282      	cmp	r2, r0
 801b9ec:	ec5b ab17 	vmov	sl, fp, d7
 801b9f0:	d898      	bhi.n	801b924 <_strtod_l+0x42c>
 801b9f2:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801b9f6:	4282      	cmp	r2, r0
 801b9f8:	bf86      	itte	hi
 801b9fa:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801ba88 <_strtod_l+0x590>
 801b9fe:	f04f 3aff 	movhi.w	sl, #4294967295
 801ba02:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801ba06:	2200      	movs	r2, #0
 801ba08:	9206      	str	r2, [sp, #24]
 801ba0a:	e076      	b.n	801bafa <_strtod_l+0x602>
 801ba0c:	f012 0f01 	tst.w	r2, #1
 801ba10:	d004      	beq.n	801ba1c <_strtod_l+0x524>
 801ba12:	ed96 6b00 	vldr	d6, [r6]
 801ba16:	2001      	movs	r0, #1
 801ba18:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ba1c:	3101      	adds	r1, #1
 801ba1e:	1052      	asrs	r2, r2, #1
 801ba20:	3608      	adds	r6, #8
 801ba22:	e7cd      	b.n	801b9c0 <_strtod_l+0x4c8>
 801ba24:	d0ef      	beq.n	801ba06 <_strtod_l+0x50e>
 801ba26:	4252      	negs	r2, r2
 801ba28:	f012 000f 	ands.w	r0, r2, #15
 801ba2c:	d00a      	beq.n	801ba44 <_strtod_l+0x54c>
 801ba2e:	4912      	ldr	r1, [pc, #72]	@ (801ba78 <_strtod_l+0x580>)
 801ba30:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801ba34:	ed91 7b00 	vldr	d7, [r1]
 801ba38:	ec4b ab16 	vmov	d6, sl, fp
 801ba3c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801ba40:	ec5b ab17 	vmov	sl, fp, d7
 801ba44:	1112      	asrs	r2, r2, #4
 801ba46:	d0de      	beq.n	801ba06 <_strtod_l+0x50e>
 801ba48:	2a1f      	cmp	r2, #31
 801ba4a:	dd1f      	ble.n	801ba8c <_strtod_l+0x594>
 801ba4c:	2400      	movs	r4, #0
 801ba4e:	4625      	mov	r5, r4
 801ba50:	9407      	str	r4, [sp, #28]
 801ba52:	4626      	mov	r6, r4
 801ba54:	9a05      	ldr	r2, [sp, #20]
 801ba56:	2322      	movs	r3, #34	@ 0x22
 801ba58:	f04f 0a00 	mov.w	sl, #0
 801ba5c:	f04f 0b00 	mov.w	fp, #0
 801ba60:	6013      	str	r3, [r2, #0]
 801ba62:	e76a      	b.n	801b93a <_strtod_l+0x442>
 801ba64:	080233c2 	.word	0x080233c2
 801ba68:	08023574 	.word	0x08023574
 801ba6c:	080233ba 	.word	0x080233ba
 801ba70:	08023435 	.word	0x08023435
 801ba74:	08023431 	.word	0x08023431
 801ba78:	08023700 	.word	0x08023700
 801ba7c:	080236d8 	.word	0x080236d8
 801ba80:	7ca00000 	.word	0x7ca00000
 801ba84:	7ff00000 	.word	0x7ff00000
 801ba88:	7fefffff 	.word	0x7fefffff
 801ba8c:	f012 0110 	ands.w	r1, r2, #16
 801ba90:	bf18      	it	ne
 801ba92:	216a      	movne	r1, #106	@ 0x6a
 801ba94:	9106      	str	r1, [sp, #24]
 801ba96:	ec4b ab17 	vmov	d7, sl, fp
 801ba9a:	49af      	ldr	r1, [pc, #700]	@ (801bd58 <_strtod_l+0x860>)
 801ba9c:	2000      	movs	r0, #0
 801ba9e:	07d6      	lsls	r6, r2, #31
 801baa0:	d504      	bpl.n	801baac <_strtod_l+0x5b4>
 801baa2:	ed91 6b00 	vldr	d6, [r1]
 801baa6:	2001      	movs	r0, #1
 801baa8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801baac:	1052      	asrs	r2, r2, #1
 801baae:	f101 0108 	add.w	r1, r1, #8
 801bab2:	d1f4      	bne.n	801ba9e <_strtod_l+0x5a6>
 801bab4:	b108      	cbz	r0, 801baba <_strtod_l+0x5c2>
 801bab6:	ec5b ab17 	vmov	sl, fp, d7
 801baba:	9a06      	ldr	r2, [sp, #24]
 801babc:	b1b2      	cbz	r2, 801baec <_strtod_l+0x5f4>
 801babe:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801bac2:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801bac6:	2a00      	cmp	r2, #0
 801bac8:	4658      	mov	r0, fp
 801baca:	dd0f      	ble.n	801baec <_strtod_l+0x5f4>
 801bacc:	2a1f      	cmp	r2, #31
 801bace:	dd55      	ble.n	801bb7c <_strtod_l+0x684>
 801bad0:	2a34      	cmp	r2, #52	@ 0x34
 801bad2:	bfde      	ittt	le
 801bad4:	f04f 32ff 	movle.w	r2, #4294967295
 801bad8:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801badc:	408a      	lslle	r2, r1
 801bade:	f04f 0a00 	mov.w	sl, #0
 801bae2:	bfcc      	ite	gt
 801bae4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801bae8:	ea02 0b00 	andle.w	fp, r2, r0
 801baec:	ec4b ab17 	vmov	d7, sl, fp
 801baf0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801baf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801baf8:	d0a8      	beq.n	801ba4c <_strtod_l+0x554>
 801bafa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801bafc:	9805      	ldr	r0, [sp, #20]
 801bafe:	f8cd 9000 	str.w	r9, [sp]
 801bb02:	462a      	mov	r2, r5
 801bb04:	f003 f80c 	bl	801eb20 <__s2b>
 801bb08:	9007      	str	r0, [sp, #28]
 801bb0a:	2800      	cmp	r0, #0
 801bb0c:	f43f af0a 	beq.w	801b924 <_strtod_l+0x42c>
 801bb10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bb12:	1b3f      	subs	r7, r7, r4
 801bb14:	2b00      	cmp	r3, #0
 801bb16:	bfb4      	ite	lt
 801bb18:	463b      	movlt	r3, r7
 801bb1a:	2300      	movge	r3, #0
 801bb1c:	930a      	str	r3, [sp, #40]	@ 0x28
 801bb1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bb20:	ed9f bb89 	vldr	d11, [pc, #548]	@ 801bd48 <_strtod_l+0x850>
 801bb24:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801bb28:	2400      	movs	r4, #0
 801bb2a:	930d      	str	r3, [sp, #52]	@ 0x34
 801bb2c:	4625      	mov	r5, r4
 801bb2e:	9b07      	ldr	r3, [sp, #28]
 801bb30:	9805      	ldr	r0, [sp, #20]
 801bb32:	6859      	ldr	r1, [r3, #4]
 801bb34:	f002 ff4c 	bl	801e9d0 <_Balloc>
 801bb38:	4606      	mov	r6, r0
 801bb3a:	2800      	cmp	r0, #0
 801bb3c:	f43f aef6 	beq.w	801b92c <_strtod_l+0x434>
 801bb40:	9b07      	ldr	r3, [sp, #28]
 801bb42:	691a      	ldr	r2, [r3, #16]
 801bb44:	ec4b ab19 	vmov	d9, sl, fp
 801bb48:	3202      	adds	r2, #2
 801bb4a:	f103 010c 	add.w	r1, r3, #12
 801bb4e:	0092      	lsls	r2, r2, #2
 801bb50:	300c      	adds	r0, #12
 801bb52:	f001 fd87 	bl	801d664 <memcpy>
 801bb56:	eeb0 0b49 	vmov.f64	d0, d9
 801bb5a:	9805      	ldr	r0, [sp, #20]
 801bb5c:	aa14      	add	r2, sp, #80	@ 0x50
 801bb5e:	a913      	add	r1, sp, #76	@ 0x4c
 801bb60:	f003 fb12 	bl	801f188 <__d2b>
 801bb64:	9012      	str	r0, [sp, #72]	@ 0x48
 801bb66:	2800      	cmp	r0, #0
 801bb68:	f43f aee0 	beq.w	801b92c <_strtod_l+0x434>
 801bb6c:	9805      	ldr	r0, [sp, #20]
 801bb6e:	2101      	movs	r1, #1
 801bb70:	f003 f86c 	bl	801ec4c <__i2b>
 801bb74:	4605      	mov	r5, r0
 801bb76:	b940      	cbnz	r0, 801bb8a <_strtod_l+0x692>
 801bb78:	2500      	movs	r5, #0
 801bb7a:	e6d7      	b.n	801b92c <_strtod_l+0x434>
 801bb7c:	f04f 31ff 	mov.w	r1, #4294967295
 801bb80:	fa01 f202 	lsl.w	r2, r1, r2
 801bb84:	ea02 0a0a 	and.w	sl, r2, sl
 801bb88:	e7b0      	b.n	801baec <_strtod_l+0x5f4>
 801bb8a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801bb8c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801bb8e:	2f00      	cmp	r7, #0
 801bb90:	bfab      	itete	ge
 801bb92:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801bb94:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801bb96:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801bb9a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801bb9e:	bfac      	ite	ge
 801bba0:	eb07 0903 	addge.w	r9, r7, r3
 801bba4:	eba3 0807 	sublt.w	r8, r3, r7
 801bba8:	9b06      	ldr	r3, [sp, #24]
 801bbaa:	1aff      	subs	r7, r7, r3
 801bbac:	4417      	add	r7, r2
 801bbae:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801bbb2:	4a6a      	ldr	r2, [pc, #424]	@ (801bd5c <_strtod_l+0x864>)
 801bbb4:	3f01      	subs	r7, #1
 801bbb6:	4297      	cmp	r7, r2
 801bbb8:	da51      	bge.n	801bc5e <_strtod_l+0x766>
 801bbba:	1bd1      	subs	r1, r2, r7
 801bbbc:	291f      	cmp	r1, #31
 801bbbe:	eba3 0301 	sub.w	r3, r3, r1
 801bbc2:	f04f 0201 	mov.w	r2, #1
 801bbc6:	dc3e      	bgt.n	801bc46 <_strtod_l+0x74e>
 801bbc8:	408a      	lsls	r2, r1
 801bbca:	920c      	str	r2, [sp, #48]	@ 0x30
 801bbcc:	2200      	movs	r2, #0
 801bbce:	920b      	str	r2, [sp, #44]	@ 0x2c
 801bbd0:	eb09 0703 	add.w	r7, r9, r3
 801bbd4:	4498      	add	r8, r3
 801bbd6:	9b06      	ldr	r3, [sp, #24]
 801bbd8:	45b9      	cmp	r9, r7
 801bbda:	4498      	add	r8, r3
 801bbdc:	464b      	mov	r3, r9
 801bbde:	bfa8      	it	ge
 801bbe0:	463b      	movge	r3, r7
 801bbe2:	4543      	cmp	r3, r8
 801bbe4:	bfa8      	it	ge
 801bbe6:	4643      	movge	r3, r8
 801bbe8:	2b00      	cmp	r3, #0
 801bbea:	bfc2      	ittt	gt
 801bbec:	1aff      	subgt	r7, r7, r3
 801bbee:	eba8 0803 	subgt.w	r8, r8, r3
 801bbf2:	eba9 0903 	subgt.w	r9, r9, r3
 801bbf6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801bbf8:	2b00      	cmp	r3, #0
 801bbfa:	dd16      	ble.n	801bc2a <_strtod_l+0x732>
 801bbfc:	4629      	mov	r1, r5
 801bbfe:	9805      	ldr	r0, [sp, #20]
 801bc00:	461a      	mov	r2, r3
 801bc02:	f003 f8db 	bl	801edbc <__pow5mult>
 801bc06:	4605      	mov	r5, r0
 801bc08:	2800      	cmp	r0, #0
 801bc0a:	d0b5      	beq.n	801bb78 <_strtod_l+0x680>
 801bc0c:	4601      	mov	r1, r0
 801bc0e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801bc10:	9805      	ldr	r0, [sp, #20]
 801bc12:	f003 f831 	bl	801ec78 <__multiply>
 801bc16:	900f      	str	r0, [sp, #60]	@ 0x3c
 801bc18:	2800      	cmp	r0, #0
 801bc1a:	f43f ae87 	beq.w	801b92c <_strtod_l+0x434>
 801bc1e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801bc20:	9805      	ldr	r0, [sp, #20]
 801bc22:	f002 ff15 	bl	801ea50 <_Bfree>
 801bc26:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bc28:	9312      	str	r3, [sp, #72]	@ 0x48
 801bc2a:	2f00      	cmp	r7, #0
 801bc2c:	dc1b      	bgt.n	801bc66 <_strtod_l+0x76e>
 801bc2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bc30:	2b00      	cmp	r3, #0
 801bc32:	dd21      	ble.n	801bc78 <_strtod_l+0x780>
 801bc34:	4631      	mov	r1, r6
 801bc36:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801bc38:	9805      	ldr	r0, [sp, #20]
 801bc3a:	f003 f8bf 	bl	801edbc <__pow5mult>
 801bc3e:	4606      	mov	r6, r0
 801bc40:	b9d0      	cbnz	r0, 801bc78 <_strtod_l+0x780>
 801bc42:	2600      	movs	r6, #0
 801bc44:	e672      	b.n	801b92c <_strtod_l+0x434>
 801bc46:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801bc4a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801bc4e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801bc52:	37e2      	adds	r7, #226	@ 0xe2
 801bc54:	fa02 f107 	lsl.w	r1, r2, r7
 801bc58:	910b      	str	r1, [sp, #44]	@ 0x2c
 801bc5a:	920c      	str	r2, [sp, #48]	@ 0x30
 801bc5c:	e7b8      	b.n	801bbd0 <_strtod_l+0x6d8>
 801bc5e:	2200      	movs	r2, #0
 801bc60:	920b      	str	r2, [sp, #44]	@ 0x2c
 801bc62:	2201      	movs	r2, #1
 801bc64:	e7f9      	b.n	801bc5a <_strtod_l+0x762>
 801bc66:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801bc68:	9805      	ldr	r0, [sp, #20]
 801bc6a:	463a      	mov	r2, r7
 801bc6c:	f003 f900 	bl	801ee70 <__lshift>
 801bc70:	9012      	str	r0, [sp, #72]	@ 0x48
 801bc72:	2800      	cmp	r0, #0
 801bc74:	d1db      	bne.n	801bc2e <_strtod_l+0x736>
 801bc76:	e659      	b.n	801b92c <_strtod_l+0x434>
 801bc78:	f1b8 0f00 	cmp.w	r8, #0
 801bc7c:	dd07      	ble.n	801bc8e <_strtod_l+0x796>
 801bc7e:	4631      	mov	r1, r6
 801bc80:	9805      	ldr	r0, [sp, #20]
 801bc82:	4642      	mov	r2, r8
 801bc84:	f003 f8f4 	bl	801ee70 <__lshift>
 801bc88:	4606      	mov	r6, r0
 801bc8a:	2800      	cmp	r0, #0
 801bc8c:	d0d9      	beq.n	801bc42 <_strtod_l+0x74a>
 801bc8e:	f1b9 0f00 	cmp.w	r9, #0
 801bc92:	dd08      	ble.n	801bca6 <_strtod_l+0x7ae>
 801bc94:	4629      	mov	r1, r5
 801bc96:	9805      	ldr	r0, [sp, #20]
 801bc98:	464a      	mov	r2, r9
 801bc9a:	f003 f8e9 	bl	801ee70 <__lshift>
 801bc9e:	4605      	mov	r5, r0
 801bca0:	2800      	cmp	r0, #0
 801bca2:	f43f ae43 	beq.w	801b92c <_strtod_l+0x434>
 801bca6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801bca8:	9805      	ldr	r0, [sp, #20]
 801bcaa:	4632      	mov	r2, r6
 801bcac:	f003 f968 	bl	801ef80 <__mdiff>
 801bcb0:	4604      	mov	r4, r0
 801bcb2:	2800      	cmp	r0, #0
 801bcb4:	f43f ae3a 	beq.w	801b92c <_strtod_l+0x434>
 801bcb8:	2300      	movs	r3, #0
 801bcba:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801bcbe:	60c3      	str	r3, [r0, #12]
 801bcc0:	4629      	mov	r1, r5
 801bcc2:	f003 f941 	bl	801ef48 <__mcmp>
 801bcc6:	2800      	cmp	r0, #0
 801bcc8:	da4c      	bge.n	801bd64 <_strtod_l+0x86c>
 801bcca:	ea58 080a 	orrs.w	r8, r8, sl
 801bcce:	d172      	bne.n	801bdb6 <_strtod_l+0x8be>
 801bcd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801bcd4:	2b00      	cmp	r3, #0
 801bcd6:	d16e      	bne.n	801bdb6 <_strtod_l+0x8be>
 801bcd8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801bcdc:	0d1b      	lsrs	r3, r3, #20
 801bcde:	051b      	lsls	r3, r3, #20
 801bce0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801bce4:	d967      	bls.n	801bdb6 <_strtod_l+0x8be>
 801bce6:	6963      	ldr	r3, [r4, #20]
 801bce8:	b913      	cbnz	r3, 801bcf0 <_strtod_l+0x7f8>
 801bcea:	6923      	ldr	r3, [r4, #16]
 801bcec:	2b01      	cmp	r3, #1
 801bcee:	dd62      	ble.n	801bdb6 <_strtod_l+0x8be>
 801bcf0:	4621      	mov	r1, r4
 801bcf2:	2201      	movs	r2, #1
 801bcf4:	9805      	ldr	r0, [sp, #20]
 801bcf6:	f003 f8bb 	bl	801ee70 <__lshift>
 801bcfa:	4629      	mov	r1, r5
 801bcfc:	4604      	mov	r4, r0
 801bcfe:	f003 f923 	bl	801ef48 <__mcmp>
 801bd02:	2800      	cmp	r0, #0
 801bd04:	dd57      	ble.n	801bdb6 <_strtod_l+0x8be>
 801bd06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801bd0a:	9a06      	ldr	r2, [sp, #24]
 801bd0c:	0d1b      	lsrs	r3, r3, #20
 801bd0e:	051b      	lsls	r3, r3, #20
 801bd10:	2a00      	cmp	r2, #0
 801bd12:	d06e      	beq.n	801bdf2 <_strtod_l+0x8fa>
 801bd14:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801bd18:	d86b      	bhi.n	801bdf2 <_strtod_l+0x8fa>
 801bd1a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801bd1e:	f67f ae99 	bls.w	801ba54 <_strtod_l+0x55c>
 801bd22:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 801bd50 <_strtod_l+0x858>
 801bd26:	ec4b ab16 	vmov	d6, sl, fp
 801bd2a:	4b0d      	ldr	r3, [pc, #52]	@ (801bd60 <_strtod_l+0x868>)
 801bd2c:	ee26 7b07 	vmul.f64	d7, d6, d7
 801bd30:	ee17 2a90 	vmov	r2, s15
 801bd34:	4013      	ands	r3, r2
 801bd36:	ec5b ab17 	vmov	sl, fp, d7
 801bd3a:	2b00      	cmp	r3, #0
 801bd3c:	f47f ae01 	bne.w	801b942 <_strtod_l+0x44a>
 801bd40:	9a05      	ldr	r2, [sp, #20]
 801bd42:	2322      	movs	r3, #34	@ 0x22
 801bd44:	6013      	str	r3, [r2, #0]
 801bd46:	e5fc      	b.n	801b942 <_strtod_l+0x44a>
 801bd48:	ffc00000 	.word	0xffc00000
 801bd4c:	41dfffff 	.word	0x41dfffff
 801bd50:	00000000 	.word	0x00000000
 801bd54:	39500000 	.word	0x39500000
 801bd58:	080235a0 	.word	0x080235a0
 801bd5c:	fffffc02 	.word	0xfffffc02
 801bd60:	7ff00000 	.word	0x7ff00000
 801bd64:	46d9      	mov	r9, fp
 801bd66:	d15d      	bne.n	801be24 <_strtod_l+0x92c>
 801bd68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801bd6c:	f1b8 0f00 	cmp.w	r8, #0
 801bd70:	d02a      	beq.n	801bdc8 <_strtod_l+0x8d0>
 801bd72:	4aa9      	ldr	r2, [pc, #676]	@ (801c018 <_strtod_l+0xb20>)
 801bd74:	4293      	cmp	r3, r2
 801bd76:	d12a      	bne.n	801bdce <_strtod_l+0x8d6>
 801bd78:	9b06      	ldr	r3, [sp, #24]
 801bd7a:	4652      	mov	r2, sl
 801bd7c:	b1fb      	cbz	r3, 801bdbe <_strtod_l+0x8c6>
 801bd7e:	4ba7      	ldr	r3, [pc, #668]	@ (801c01c <_strtod_l+0xb24>)
 801bd80:	ea0b 0303 	and.w	r3, fp, r3
 801bd84:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801bd88:	f04f 31ff 	mov.w	r1, #4294967295
 801bd8c:	d81a      	bhi.n	801bdc4 <_strtod_l+0x8cc>
 801bd8e:	0d1b      	lsrs	r3, r3, #20
 801bd90:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801bd94:	fa01 f303 	lsl.w	r3, r1, r3
 801bd98:	429a      	cmp	r2, r3
 801bd9a:	d118      	bne.n	801bdce <_strtod_l+0x8d6>
 801bd9c:	4ba0      	ldr	r3, [pc, #640]	@ (801c020 <_strtod_l+0xb28>)
 801bd9e:	4599      	cmp	r9, r3
 801bda0:	d102      	bne.n	801bda8 <_strtod_l+0x8b0>
 801bda2:	3201      	adds	r2, #1
 801bda4:	f43f adc2 	beq.w	801b92c <_strtod_l+0x434>
 801bda8:	4b9c      	ldr	r3, [pc, #624]	@ (801c01c <_strtod_l+0xb24>)
 801bdaa:	ea09 0303 	and.w	r3, r9, r3
 801bdae:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801bdb2:	f04f 0a00 	mov.w	sl, #0
 801bdb6:	9b06      	ldr	r3, [sp, #24]
 801bdb8:	2b00      	cmp	r3, #0
 801bdba:	d1b2      	bne.n	801bd22 <_strtod_l+0x82a>
 801bdbc:	e5c1      	b.n	801b942 <_strtod_l+0x44a>
 801bdbe:	f04f 33ff 	mov.w	r3, #4294967295
 801bdc2:	e7e9      	b.n	801bd98 <_strtod_l+0x8a0>
 801bdc4:	460b      	mov	r3, r1
 801bdc6:	e7e7      	b.n	801bd98 <_strtod_l+0x8a0>
 801bdc8:	ea53 030a 	orrs.w	r3, r3, sl
 801bdcc:	d09b      	beq.n	801bd06 <_strtod_l+0x80e>
 801bdce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801bdd0:	b1c3      	cbz	r3, 801be04 <_strtod_l+0x90c>
 801bdd2:	ea13 0f09 	tst.w	r3, r9
 801bdd6:	d0ee      	beq.n	801bdb6 <_strtod_l+0x8be>
 801bdd8:	9a06      	ldr	r2, [sp, #24]
 801bdda:	4650      	mov	r0, sl
 801bddc:	4659      	mov	r1, fp
 801bdde:	f1b8 0f00 	cmp.w	r8, #0
 801bde2:	d013      	beq.n	801be0c <_strtod_l+0x914>
 801bde4:	f7ff fb6e 	bl	801b4c4 <sulp>
 801bde8:	ee39 7b00 	vadd.f64	d7, d9, d0
 801bdec:	ec5b ab17 	vmov	sl, fp, d7
 801bdf0:	e7e1      	b.n	801bdb6 <_strtod_l+0x8be>
 801bdf2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801bdf6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801bdfa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801bdfe:	f04f 3aff 	mov.w	sl, #4294967295
 801be02:	e7d8      	b.n	801bdb6 <_strtod_l+0x8be>
 801be04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801be06:	ea13 0f0a 	tst.w	r3, sl
 801be0a:	e7e4      	b.n	801bdd6 <_strtod_l+0x8de>
 801be0c:	f7ff fb5a 	bl	801b4c4 <sulp>
 801be10:	ee39 0b40 	vsub.f64	d0, d9, d0
 801be14:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801be18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801be1c:	ec5b ab10 	vmov	sl, fp, d0
 801be20:	d1c9      	bne.n	801bdb6 <_strtod_l+0x8be>
 801be22:	e617      	b.n	801ba54 <_strtod_l+0x55c>
 801be24:	4629      	mov	r1, r5
 801be26:	4620      	mov	r0, r4
 801be28:	f003 fa06 	bl	801f238 <__ratio>
 801be2c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801be30:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801be34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801be38:	d85d      	bhi.n	801bef6 <_strtod_l+0x9fe>
 801be3a:	f1b8 0f00 	cmp.w	r8, #0
 801be3e:	d164      	bne.n	801bf0a <_strtod_l+0xa12>
 801be40:	f1ba 0f00 	cmp.w	sl, #0
 801be44:	d14b      	bne.n	801bede <_strtod_l+0x9e6>
 801be46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801be4a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801be4e:	2b00      	cmp	r3, #0
 801be50:	d160      	bne.n	801bf14 <_strtod_l+0xa1c>
 801be52:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801be56:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801be5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801be5e:	d401      	bmi.n	801be64 <_strtod_l+0x96c>
 801be60:	ee20 8b08 	vmul.f64	d8, d0, d8
 801be64:	eeb1 ab48 	vneg.f64	d10, d8
 801be68:	486c      	ldr	r0, [pc, #432]	@ (801c01c <_strtod_l+0xb24>)
 801be6a:	496e      	ldr	r1, [pc, #440]	@ (801c024 <_strtod_l+0xb2c>)
 801be6c:	ea09 0700 	and.w	r7, r9, r0
 801be70:	428f      	cmp	r7, r1
 801be72:	ec53 2b1a 	vmov	r2, r3, d10
 801be76:	d17d      	bne.n	801bf74 <_strtod_l+0xa7c>
 801be78:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801be7c:	ec4b ab1c 	vmov	d12, sl, fp
 801be80:	eeb0 0b4c 	vmov.f64	d0, d12
 801be84:	f003 f910 	bl	801f0a8 <__ulp>
 801be88:	4864      	ldr	r0, [pc, #400]	@ (801c01c <_strtod_l+0xb24>)
 801be8a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801be8e:	ee1c 3a90 	vmov	r3, s25
 801be92:	4a65      	ldr	r2, [pc, #404]	@ (801c028 <_strtod_l+0xb30>)
 801be94:	ea03 0100 	and.w	r1, r3, r0
 801be98:	4291      	cmp	r1, r2
 801be9a:	ec5b ab1c 	vmov	sl, fp, d12
 801be9e:	d93c      	bls.n	801bf1a <_strtod_l+0xa22>
 801bea0:	ee19 2a90 	vmov	r2, s19
 801bea4:	4b5e      	ldr	r3, [pc, #376]	@ (801c020 <_strtod_l+0xb28>)
 801bea6:	429a      	cmp	r2, r3
 801bea8:	d104      	bne.n	801beb4 <_strtod_l+0x9bc>
 801beaa:	ee19 3a10 	vmov	r3, s18
 801beae:	3301      	adds	r3, #1
 801beb0:	f43f ad3c 	beq.w	801b92c <_strtod_l+0x434>
 801beb4:	f8df b168 	ldr.w	fp, [pc, #360]	@ 801c020 <_strtod_l+0xb28>
 801beb8:	f04f 3aff 	mov.w	sl, #4294967295
 801bebc:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801bebe:	9805      	ldr	r0, [sp, #20]
 801bec0:	f002 fdc6 	bl	801ea50 <_Bfree>
 801bec4:	9805      	ldr	r0, [sp, #20]
 801bec6:	4631      	mov	r1, r6
 801bec8:	f002 fdc2 	bl	801ea50 <_Bfree>
 801becc:	9805      	ldr	r0, [sp, #20]
 801bece:	4629      	mov	r1, r5
 801bed0:	f002 fdbe 	bl	801ea50 <_Bfree>
 801bed4:	9805      	ldr	r0, [sp, #20]
 801bed6:	4621      	mov	r1, r4
 801bed8:	f002 fdba 	bl	801ea50 <_Bfree>
 801bedc:	e627      	b.n	801bb2e <_strtod_l+0x636>
 801bede:	f1ba 0f01 	cmp.w	sl, #1
 801bee2:	d103      	bne.n	801beec <_strtod_l+0x9f4>
 801bee4:	f1bb 0f00 	cmp.w	fp, #0
 801bee8:	f43f adb4 	beq.w	801ba54 <_strtod_l+0x55c>
 801beec:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801bef0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801bef4:	e7b8      	b.n	801be68 <_strtod_l+0x970>
 801bef6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801befa:	ee20 8b08 	vmul.f64	d8, d0, d8
 801befe:	f1b8 0f00 	cmp.w	r8, #0
 801bf02:	d0af      	beq.n	801be64 <_strtod_l+0x96c>
 801bf04:	eeb0 ab48 	vmov.f64	d10, d8
 801bf08:	e7ae      	b.n	801be68 <_strtod_l+0x970>
 801bf0a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801bf0e:	eeb0 8b4a 	vmov.f64	d8, d10
 801bf12:	e7a9      	b.n	801be68 <_strtod_l+0x970>
 801bf14:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801bf18:	e7a6      	b.n	801be68 <_strtod_l+0x970>
 801bf1a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801bf1e:	9b06      	ldr	r3, [sp, #24]
 801bf20:	46d9      	mov	r9, fp
 801bf22:	2b00      	cmp	r3, #0
 801bf24:	d1ca      	bne.n	801bebc <_strtod_l+0x9c4>
 801bf26:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801bf2a:	0d1b      	lsrs	r3, r3, #20
 801bf2c:	051b      	lsls	r3, r3, #20
 801bf2e:	429f      	cmp	r7, r3
 801bf30:	d1c4      	bne.n	801bebc <_strtod_l+0x9c4>
 801bf32:	ec51 0b18 	vmov	r0, r1, d8
 801bf36:	f7e4 fc0f 	bl	8000758 <__aeabi_d2lz>
 801bf3a:	f7e4 fbc7 	bl	80006cc <__aeabi_l2d>
 801bf3e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801bf42:	ec41 0b17 	vmov	d7, r0, r1
 801bf46:	ea49 090a 	orr.w	r9, r9, sl
 801bf4a:	ea59 0908 	orrs.w	r9, r9, r8
 801bf4e:	ee38 8b47 	vsub.f64	d8, d8, d7
 801bf52:	d03c      	beq.n	801bfce <_strtod_l+0xad6>
 801bf54:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801c000 <_strtod_l+0xb08>
 801bf58:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801bf5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bf60:	f53f acef 	bmi.w	801b942 <_strtod_l+0x44a>
 801bf64:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801c008 <_strtod_l+0xb10>
 801bf68:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801bf6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bf70:	dda4      	ble.n	801bebc <_strtod_l+0x9c4>
 801bf72:	e4e6      	b.n	801b942 <_strtod_l+0x44a>
 801bf74:	9906      	ldr	r1, [sp, #24]
 801bf76:	b1e1      	cbz	r1, 801bfb2 <_strtod_l+0xaba>
 801bf78:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801bf7c:	d819      	bhi.n	801bfb2 <_strtod_l+0xaba>
 801bf7e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801bf82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bf86:	d811      	bhi.n	801bfac <_strtod_l+0xab4>
 801bf88:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801bf8c:	ee18 3a10 	vmov	r3, s16
 801bf90:	2b01      	cmp	r3, #1
 801bf92:	bf38      	it	cc
 801bf94:	2301      	movcc	r3, #1
 801bf96:	ee08 3a10 	vmov	s16, r3
 801bf9a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801bf9e:	f1b8 0f00 	cmp.w	r8, #0
 801bfa2:	d111      	bne.n	801bfc8 <_strtod_l+0xad0>
 801bfa4:	eeb1 7b48 	vneg.f64	d7, d8
 801bfa8:	ec53 2b17 	vmov	r2, r3, d7
 801bfac:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 801bfb0:	1bcb      	subs	r3, r1, r7
 801bfb2:	eeb0 0b49 	vmov.f64	d0, d9
 801bfb6:	ec43 2b1a 	vmov	d10, r2, r3
 801bfba:	f003 f875 	bl	801f0a8 <__ulp>
 801bfbe:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801bfc2:	ec5b ab19 	vmov	sl, fp, d9
 801bfc6:	e7aa      	b.n	801bf1e <_strtod_l+0xa26>
 801bfc8:	eeb0 7b48 	vmov.f64	d7, d8
 801bfcc:	e7ec      	b.n	801bfa8 <_strtod_l+0xab0>
 801bfce:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801c010 <_strtod_l+0xb18>
 801bfd2:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801bfd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bfda:	f57f af6f 	bpl.w	801bebc <_strtod_l+0x9c4>
 801bfde:	e4b0      	b.n	801b942 <_strtod_l+0x44a>
 801bfe0:	2300      	movs	r3, #0
 801bfe2:	9308      	str	r3, [sp, #32]
 801bfe4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801bfe6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801bfe8:	6013      	str	r3, [r2, #0]
 801bfea:	f7ff bac4 	b.w	801b576 <_strtod_l+0x7e>
 801bfee:	2a65      	cmp	r2, #101	@ 0x65
 801bff0:	f43f abbf 	beq.w	801b772 <_strtod_l+0x27a>
 801bff4:	2a45      	cmp	r2, #69	@ 0x45
 801bff6:	f43f abbc 	beq.w	801b772 <_strtod_l+0x27a>
 801bffa:	2101      	movs	r1, #1
 801bffc:	f7ff bbf4 	b.w	801b7e8 <_strtod_l+0x2f0>
 801c000:	94a03595 	.word	0x94a03595
 801c004:	3fdfffff 	.word	0x3fdfffff
 801c008:	35afe535 	.word	0x35afe535
 801c00c:	3fe00000 	.word	0x3fe00000
 801c010:	94a03595 	.word	0x94a03595
 801c014:	3fcfffff 	.word	0x3fcfffff
 801c018:	000fffff 	.word	0x000fffff
 801c01c:	7ff00000 	.word	0x7ff00000
 801c020:	7fefffff 	.word	0x7fefffff
 801c024:	7fe00000 	.word	0x7fe00000
 801c028:	7c9fffff 	.word	0x7c9fffff

0801c02c <_strtod_r>:
 801c02c:	4b01      	ldr	r3, [pc, #4]	@ (801c034 <_strtod_r+0x8>)
 801c02e:	f7ff ba63 	b.w	801b4f8 <_strtod_l>
 801c032:	bf00      	nop
 801c034:	240000b4 	.word	0x240000b4

0801c038 <strtof>:
 801c038:	b510      	push	{r4, lr}
 801c03a:	4c21      	ldr	r4, [pc, #132]	@ (801c0c0 <strtof+0x88>)
 801c03c:	4b21      	ldr	r3, [pc, #132]	@ (801c0c4 <strtof+0x8c>)
 801c03e:	460a      	mov	r2, r1
 801c040:	4601      	mov	r1, r0
 801c042:	6820      	ldr	r0, [r4, #0]
 801c044:	f7ff fa58 	bl	801b4f8 <_strtod_l>
 801c048:	eeb4 0b40 	vcmp.f64	d0, d0
 801c04c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c050:	eeb0 7b40 	vmov.f64	d7, d0
 801c054:	d70d      	bvc.n	801c072 <strtof+0x3a>
 801c056:	ee17 3a90 	vmov	r3, s15
 801c05a:	2b00      	cmp	r3, #0
 801c05c:	481a      	ldr	r0, [pc, #104]	@ (801c0c8 <strtof+0x90>)
 801c05e:	da04      	bge.n	801c06a <strtof+0x32>
 801c060:	f001 fb16 	bl	801d690 <nanf>
 801c064:	eeb1 0a40 	vneg.f32	s0, s0
 801c068:	bd10      	pop	{r4, pc}
 801c06a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c06e:	f001 bb0f 	b.w	801d690 <nanf>
 801c072:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801c076:	eddf 6a15 	vldr	s13, [pc, #84]	@ 801c0cc <strtof+0x94>
 801c07a:	eeb0 6ac0 	vabs.f32	s12, s0
 801c07e:	eeb4 6a66 	vcmp.f32	s12, s13
 801c082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c086:	dd08      	ble.n	801c09a <strtof+0x62>
 801c088:	eeb0 6bc7 	vabs.f64	d6, d7
 801c08c:	ed9f 5b0a 	vldr	d5, [pc, #40]	@ 801c0b8 <strtof+0x80>
 801c090:	eeb4 6b45 	vcmp.f64	d6, d5
 801c094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c098:	dd0a      	ble.n	801c0b0 <strtof+0x78>
 801c09a:	ee10 3a10 	vmov	r3, s0
 801c09e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801c0a2:	d1e1      	bne.n	801c068 <strtof+0x30>
 801c0a4:	ee17 2a90 	vmov	r2, s15
 801c0a8:	4b09      	ldr	r3, [pc, #36]	@ (801c0d0 <strtof+0x98>)
 801c0aa:	4013      	ands	r3, r2
 801c0ac:	2b00      	cmp	r3, #0
 801c0ae:	d0db      	beq.n	801c068 <strtof+0x30>
 801c0b0:	6823      	ldr	r3, [r4, #0]
 801c0b2:	2222      	movs	r2, #34	@ 0x22
 801c0b4:	601a      	str	r2, [r3, #0]
 801c0b6:	e7d7      	b.n	801c068 <strtof+0x30>
 801c0b8:	ffffffff 	.word	0xffffffff
 801c0bc:	7fefffff 	.word	0x7fefffff
 801c0c0:	24000220 	.word	0x24000220
 801c0c4:	240000b4 	.word	0x240000b4
 801c0c8:	08023431 	.word	0x08023431
 801c0cc:	7f7fffff 	.word	0x7f7fffff
 801c0d0:	7ff00000 	.word	0x7ff00000

0801c0d4 <_strtol_l.isra.0>:
 801c0d4:	2b24      	cmp	r3, #36	@ 0x24
 801c0d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c0da:	4686      	mov	lr, r0
 801c0dc:	4690      	mov	r8, r2
 801c0de:	d801      	bhi.n	801c0e4 <_strtol_l.isra.0+0x10>
 801c0e0:	2b01      	cmp	r3, #1
 801c0e2:	d106      	bne.n	801c0f2 <_strtol_l.isra.0+0x1e>
 801c0e4:	f001 fa94 	bl	801d610 <__errno>
 801c0e8:	2316      	movs	r3, #22
 801c0ea:	6003      	str	r3, [r0, #0]
 801c0ec:	2000      	movs	r0, #0
 801c0ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c0f2:	4834      	ldr	r0, [pc, #208]	@ (801c1c4 <_strtol_l.isra.0+0xf0>)
 801c0f4:	460d      	mov	r5, r1
 801c0f6:	462a      	mov	r2, r5
 801c0f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c0fc:	5d06      	ldrb	r6, [r0, r4]
 801c0fe:	f016 0608 	ands.w	r6, r6, #8
 801c102:	d1f8      	bne.n	801c0f6 <_strtol_l.isra.0+0x22>
 801c104:	2c2d      	cmp	r4, #45	@ 0x2d
 801c106:	d110      	bne.n	801c12a <_strtol_l.isra.0+0x56>
 801c108:	782c      	ldrb	r4, [r5, #0]
 801c10a:	2601      	movs	r6, #1
 801c10c:	1c95      	adds	r5, r2, #2
 801c10e:	f033 0210 	bics.w	r2, r3, #16
 801c112:	d115      	bne.n	801c140 <_strtol_l.isra.0+0x6c>
 801c114:	2c30      	cmp	r4, #48	@ 0x30
 801c116:	d10d      	bne.n	801c134 <_strtol_l.isra.0+0x60>
 801c118:	782a      	ldrb	r2, [r5, #0]
 801c11a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801c11e:	2a58      	cmp	r2, #88	@ 0x58
 801c120:	d108      	bne.n	801c134 <_strtol_l.isra.0+0x60>
 801c122:	786c      	ldrb	r4, [r5, #1]
 801c124:	3502      	adds	r5, #2
 801c126:	2310      	movs	r3, #16
 801c128:	e00a      	b.n	801c140 <_strtol_l.isra.0+0x6c>
 801c12a:	2c2b      	cmp	r4, #43	@ 0x2b
 801c12c:	bf04      	itt	eq
 801c12e:	782c      	ldrbeq	r4, [r5, #0]
 801c130:	1c95      	addeq	r5, r2, #2
 801c132:	e7ec      	b.n	801c10e <_strtol_l.isra.0+0x3a>
 801c134:	2b00      	cmp	r3, #0
 801c136:	d1f6      	bne.n	801c126 <_strtol_l.isra.0+0x52>
 801c138:	2c30      	cmp	r4, #48	@ 0x30
 801c13a:	bf14      	ite	ne
 801c13c:	230a      	movne	r3, #10
 801c13e:	2308      	moveq	r3, #8
 801c140:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801c144:	f10c 3cff 	add.w	ip, ip, #4294967295
 801c148:	2200      	movs	r2, #0
 801c14a:	fbbc f9f3 	udiv	r9, ip, r3
 801c14e:	4610      	mov	r0, r2
 801c150:	fb03 ca19 	mls	sl, r3, r9, ip
 801c154:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801c158:	2f09      	cmp	r7, #9
 801c15a:	d80f      	bhi.n	801c17c <_strtol_l.isra.0+0xa8>
 801c15c:	463c      	mov	r4, r7
 801c15e:	42a3      	cmp	r3, r4
 801c160:	dd1b      	ble.n	801c19a <_strtol_l.isra.0+0xc6>
 801c162:	1c57      	adds	r7, r2, #1
 801c164:	d007      	beq.n	801c176 <_strtol_l.isra.0+0xa2>
 801c166:	4581      	cmp	r9, r0
 801c168:	d314      	bcc.n	801c194 <_strtol_l.isra.0+0xc0>
 801c16a:	d101      	bne.n	801c170 <_strtol_l.isra.0+0x9c>
 801c16c:	45a2      	cmp	sl, r4
 801c16e:	db11      	blt.n	801c194 <_strtol_l.isra.0+0xc0>
 801c170:	fb00 4003 	mla	r0, r0, r3, r4
 801c174:	2201      	movs	r2, #1
 801c176:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c17a:	e7eb      	b.n	801c154 <_strtol_l.isra.0+0x80>
 801c17c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801c180:	2f19      	cmp	r7, #25
 801c182:	d801      	bhi.n	801c188 <_strtol_l.isra.0+0xb4>
 801c184:	3c37      	subs	r4, #55	@ 0x37
 801c186:	e7ea      	b.n	801c15e <_strtol_l.isra.0+0x8a>
 801c188:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801c18c:	2f19      	cmp	r7, #25
 801c18e:	d804      	bhi.n	801c19a <_strtol_l.isra.0+0xc6>
 801c190:	3c57      	subs	r4, #87	@ 0x57
 801c192:	e7e4      	b.n	801c15e <_strtol_l.isra.0+0x8a>
 801c194:	f04f 32ff 	mov.w	r2, #4294967295
 801c198:	e7ed      	b.n	801c176 <_strtol_l.isra.0+0xa2>
 801c19a:	1c53      	adds	r3, r2, #1
 801c19c:	d108      	bne.n	801c1b0 <_strtol_l.isra.0+0xdc>
 801c19e:	2322      	movs	r3, #34	@ 0x22
 801c1a0:	f8ce 3000 	str.w	r3, [lr]
 801c1a4:	4660      	mov	r0, ip
 801c1a6:	f1b8 0f00 	cmp.w	r8, #0
 801c1aa:	d0a0      	beq.n	801c0ee <_strtol_l.isra.0+0x1a>
 801c1ac:	1e69      	subs	r1, r5, #1
 801c1ae:	e006      	b.n	801c1be <_strtol_l.isra.0+0xea>
 801c1b0:	b106      	cbz	r6, 801c1b4 <_strtol_l.isra.0+0xe0>
 801c1b2:	4240      	negs	r0, r0
 801c1b4:	f1b8 0f00 	cmp.w	r8, #0
 801c1b8:	d099      	beq.n	801c0ee <_strtol_l.isra.0+0x1a>
 801c1ba:	2a00      	cmp	r2, #0
 801c1bc:	d1f6      	bne.n	801c1ac <_strtol_l.isra.0+0xd8>
 801c1be:	f8c8 1000 	str.w	r1, [r8]
 801c1c2:	e794      	b.n	801c0ee <_strtol_l.isra.0+0x1a>
 801c1c4:	080235c9 	.word	0x080235c9

0801c1c8 <_strtol_r>:
 801c1c8:	f7ff bf84 	b.w	801c0d4 <_strtol_l.isra.0>

0801c1cc <strtol>:
 801c1cc:	4613      	mov	r3, r2
 801c1ce:	460a      	mov	r2, r1
 801c1d0:	4601      	mov	r1, r0
 801c1d2:	4802      	ldr	r0, [pc, #8]	@ (801c1dc <strtol+0x10>)
 801c1d4:	6800      	ldr	r0, [r0, #0]
 801c1d6:	f7ff bf7d 	b.w	801c0d4 <_strtol_l.isra.0>
 801c1da:	bf00      	nop
 801c1dc:	24000220 	.word	0x24000220

0801c1e0 <_strtoul_l.isra.0>:
 801c1e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801c1e4:	4e34      	ldr	r6, [pc, #208]	@ (801c2b8 <_strtoul_l.isra.0+0xd8>)
 801c1e6:	4686      	mov	lr, r0
 801c1e8:	460d      	mov	r5, r1
 801c1ea:	4628      	mov	r0, r5
 801c1ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c1f0:	5d37      	ldrb	r7, [r6, r4]
 801c1f2:	f017 0708 	ands.w	r7, r7, #8
 801c1f6:	d1f8      	bne.n	801c1ea <_strtoul_l.isra.0+0xa>
 801c1f8:	2c2d      	cmp	r4, #45	@ 0x2d
 801c1fa:	d110      	bne.n	801c21e <_strtoul_l.isra.0+0x3e>
 801c1fc:	782c      	ldrb	r4, [r5, #0]
 801c1fe:	2701      	movs	r7, #1
 801c200:	1c85      	adds	r5, r0, #2
 801c202:	f033 0010 	bics.w	r0, r3, #16
 801c206:	d115      	bne.n	801c234 <_strtoul_l.isra.0+0x54>
 801c208:	2c30      	cmp	r4, #48	@ 0x30
 801c20a:	d10d      	bne.n	801c228 <_strtoul_l.isra.0+0x48>
 801c20c:	7828      	ldrb	r0, [r5, #0]
 801c20e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801c212:	2858      	cmp	r0, #88	@ 0x58
 801c214:	d108      	bne.n	801c228 <_strtoul_l.isra.0+0x48>
 801c216:	786c      	ldrb	r4, [r5, #1]
 801c218:	3502      	adds	r5, #2
 801c21a:	2310      	movs	r3, #16
 801c21c:	e00a      	b.n	801c234 <_strtoul_l.isra.0+0x54>
 801c21e:	2c2b      	cmp	r4, #43	@ 0x2b
 801c220:	bf04      	itt	eq
 801c222:	782c      	ldrbeq	r4, [r5, #0]
 801c224:	1c85      	addeq	r5, r0, #2
 801c226:	e7ec      	b.n	801c202 <_strtoul_l.isra.0+0x22>
 801c228:	2b00      	cmp	r3, #0
 801c22a:	d1f6      	bne.n	801c21a <_strtoul_l.isra.0+0x3a>
 801c22c:	2c30      	cmp	r4, #48	@ 0x30
 801c22e:	bf14      	ite	ne
 801c230:	230a      	movne	r3, #10
 801c232:	2308      	moveq	r3, #8
 801c234:	f04f 38ff 	mov.w	r8, #4294967295
 801c238:	2600      	movs	r6, #0
 801c23a:	fbb8 f8f3 	udiv	r8, r8, r3
 801c23e:	fb03 f908 	mul.w	r9, r3, r8
 801c242:	ea6f 0909 	mvn.w	r9, r9
 801c246:	4630      	mov	r0, r6
 801c248:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801c24c:	f1bc 0f09 	cmp.w	ip, #9
 801c250:	d810      	bhi.n	801c274 <_strtoul_l.isra.0+0x94>
 801c252:	4664      	mov	r4, ip
 801c254:	42a3      	cmp	r3, r4
 801c256:	dd1e      	ble.n	801c296 <_strtoul_l.isra.0+0xb6>
 801c258:	f1b6 3fff 	cmp.w	r6, #4294967295
 801c25c:	d007      	beq.n	801c26e <_strtoul_l.isra.0+0x8e>
 801c25e:	4580      	cmp	r8, r0
 801c260:	d316      	bcc.n	801c290 <_strtoul_l.isra.0+0xb0>
 801c262:	d101      	bne.n	801c268 <_strtoul_l.isra.0+0x88>
 801c264:	45a1      	cmp	r9, r4
 801c266:	db13      	blt.n	801c290 <_strtoul_l.isra.0+0xb0>
 801c268:	fb00 4003 	mla	r0, r0, r3, r4
 801c26c:	2601      	movs	r6, #1
 801c26e:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c272:	e7e9      	b.n	801c248 <_strtoul_l.isra.0+0x68>
 801c274:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801c278:	f1bc 0f19 	cmp.w	ip, #25
 801c27c:	d801      	bhi.n	801c282 <_strtoul_l.isra.0+0xa2>
 801c27e:	3c37      	subs	r4, #55	@ 0x37
 801c280:	e7e8      	b.n	801c254 <_strtoul_l.isra.0+0x74>
 801c282:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801c286:	f1bc 0f19 	cmp.w	ip, #25
 801c28a:	d804      	bhi.n	801c296 <_strtoul_l.isra.0+0xb6>
 801c28c:	3c57      	subs	r4, #87	@ 0x57
 801c28e:	e7e1      	b.n	801c254 <_strtoul_l.isra.0+0x74>
 801c290:	f04f 36ff 	mov.w	r6, #4294967295
 801c294:	e7eb      	b.n	801c26e <_strtoul_l.isra.0+0x8e>
 801c296:	1c73      	adds	r3, r6, #1
 801c298:	d106      	bne.n	801c2a8 <_strtoul_l.isra.0+0xc8>
 801c29a:	2322      	movs	r3, #34	@ 0x22
 801c29c:	f8ce 3000 	str.w	r3, [lr]
 801c2a0:	4630      	mov	r0, r6
 801c2a2:	b932      	cbnz	r2, 801c2b2 <_strtoul_l.isra.0+0xd2>
 801c2a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c2a8:	b107      	cbz	r7, 801c2ac <_strtoul_l.isra.0+0xcc>
 801c2aa:	4240      	negs	r0, r0
 801c2ac:	2a00      	cmp	r2, #0
 801c2ae:	d0f9      	beq.n	801c2a4 <_strtoul_l.isra.0+0xc4>
 801c2b0:	b106      	cbz	r6, 801c2b4 <_strtoul_l.isra.0+0xd4>
 801c2b2:	1e69      	subs	r1, r5, #1
 801c2b4:	6011      	str	r1, [r2, #0]
 801c2b6:	e7f5      	b.n	801c2a4 <_strtoul_l.isra.0+0xc4>
 801c2b8:	080235c9 	.word	0x080235c9

0801c2bc <strtoul>:
 801c2bc:	4613      	mov	r3, r2
 801c2be:	460a      	mov	r2, r1
 801c2c0:	4601      	mov	r1, r0
 801c2c2:	4802      	ldr	r0, [pc, #8]	@ (801c2cc <strtoul+0x10>)
 801c2c4:	6800      	ldr	r0, [r0, #0]
 801c2c6:	f7ff bf8b 	b.w	801c1e0 <_strtoul_l.isra.0>
 801c2ca:	bf00      	nop
 801c2cc:	24000220 	.word	0x24000220

0801c2d0 <__cvt>:
 801c2d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c2d2:	ed2d 8b02 	vpush	{d8}
 801c2d6:	eeb0 8b40 	vmov.f64	d8, d0
 801c2da:	b085      	sub	sp, #20
 801c2dc:	4617      	mov	r7, r2
 801c2de:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801c2e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801c2e2:	ee18 2a90 	vmov	r2, s17
 801c2e6:	f025 0520 	bic.w	r5, r5, #32
 801c2ea:	2a00      	cmp	r2, #0
 801c2ec:	bfb6      	itet	lt
 801c2ee:	222d      	movlt	r2, #45	@ 0x2d
 801c2f0:	2200      	movge	r2, #0
 801c2f2:	eeb1 8b40 	vneglt.f64	d8, d0
 801c2f6:	2d46      	cmp	r5, #70	@ 0x46
 801c2f8:	460c      	mov	r4, r1
 801c2fa:	701a      	strb	r2, [r3, #0]
 801c2fc:	d004      	beq.n	801c308 <__cvt+0x38>
 801c2fe:	2d45      	cmp	r5, #69	@ 0x45
 801c300:	d100      	bne.n	801c304 <__cvt+0x34>
 801c302:	3401      	adds	r4, #1
 801c304:	2102      	movs	r1, #2
 801c306:	e000      	b.n	801c30a <__cvt+0x3a>
 801c308:	2103      	movs	r1, #3
 801c30a:	ab03      	add	r3, sp, #12
 801c30c:	9301      	str	r3, [sp, #4]
 801c30e:	ab02      	add	r3, sp, #8
 801c310:	9300      	str	r3, [sp, #0]
 801c312:	4622      	mov	r2, r4
 801c314:	4633      	mov	r3, r6
 801c316:	eeb0 0b48 	vmov.f64	d0, d8
 801c31a:	f001 fa65 	bl	801d7e8 <_dtoa_r>
 801c31e:	2d47      	cmp	r5, #71	@ 0x47
 801c320:	d114      	bne.n	801c34c <__cvt+0x7c>
 801c322:	07fb      	lsls	r3, r7, #31
 801c324:	d50a      	bpl.n	801c33c <__cvt+0x6c>
 801c326:	1902      	adds	r2, r0, r4
 801c328:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c32c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c330:	bf08      	it	eq
 801c332:	9203      	streq	r2, [sp, #12]
 801c334:	2130      	movs	r1, #48	@ 0x30
 801c336:	9b03      	ldr	r3, [sp, #12]
 801c338:	4293      	cmp	r3, r2
 801c33a:	d319      	bcc.n	801c370 <__cvt+0xa0>
 801c33c:	9b03      	ldr	r3, [sp, #12]
 801c33e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c340:	1a1b      	subs	r3, r3, r0
 801c342:	6013      	str	r3, [r2, #0]
 801c344:	b005      	add	sp, #20
 801c346:	ecbd 8b02 	vpop	{d8}
 801c34a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c34c:	2d46      	cmp	r5, #70	@ 0x46
 801c34e:	eb00 0204 	add.w	r2, r0, r4
 801c352:	d1e9      	bne.n	801c328 <__cvt+0x58>
 801c354:	7803      	ldrb	r3, [r0, #0]
 801c356:	2b30      	cmp	r3, #48	@ 0x30
 801c358:	d107      	bne.n	801c36a <__cvt+0x9a>
 801c35a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c35e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c362:	bf1c      	itt	ne
 801c364:	f1c4 0401 	rsbne	r4, r4, #1
 801c368:	6034      	strne	r4, [r6, #0]
 801c36a:	6833      	ldr	r3, [r6, #0]
 801c36c:	441a      	add	r2, r3
 801c36e:	e7db      	b.n	801c328 <__cvt+0x58>
 801c370:	1c5c      	adds	r4, r3, #1
 801c372:	9403      	str	r4, [sp, #12]
 801c374:	7019      	strb	r1, [r3, #0]
 801c376:	e7de      	b.n	801c336 <__cvt+0x66>

0801c378 <__exponent>:
 801c378:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c37a:	2900      	cmp	r1, #0
 801c37c:	bfba      	itte	lt
 801c37e:	4249      	neglt	r1, r1
 801c380:	232d      	movlt	r3, #45	@ 0x2d
 801c382:	232b      	movge	r3, #43	@ 0x2b
 801c384:	2909      	cmp	r1, #9
 801c386:	7002      	strb	r2, [r0, #0]
 801c388:	7043      	strb	r3, [r0, #1]
 801c38a:	dd29      	ble.n	801c3e0 <__exponent+0x68>
 801c38c:	f10d 0307 	add.w	r3, sp, #7
 801c390:	461d      	mov	r5, r3
 801c392:	270a      	movs	r7, #10
 801c394:	461a      	mov	r2, r3
 801c396:	fbb1 f6f7 	udiv	r6, r1, r7
 801c39a:	fb07 1416 	mls	r4, r7, r6, r1
 801c39e:	3430      	adds	r4, #48	@ 0x30
 801c3a0:	f802 4c01 	strb.w	r4, [r2, #-1]
 801c3a4:	460c      	mov	r4, r1
 801c3a6:	2c63      	cmp	r4, #99	@ 0x63
 801c3a8:	f103 33ff 	add.w	r3, r3, #4294967295
 801c3ac:	4631      	mov	r1, r6
 801c3ae:	dcf1      	bgt.n	801c394 <__exponent+0x1c>
 801c3b0:	3130      	adds	r1, #48	@ 0x30
 801c3b2:	1e94      	subs	r4, r2, #2
 801c3b4:	f803 1c01 	strb.w	r1, [r3, #-1]
 801c3b8:	1c41      	adds	r1, r0, #1
 801c3ba:	4623      	mov	r3, r4
 801c3bc:	42ab      	cmp	r3, r5
 801c3be:	d30a      	bcc.n	801c3d6 <__exponent+0x5e>
 801c3c0:	f10d 0309 	add.w	r3, sp, #9
 801c3c4:	1a9b      	subs	r3, r3, r2
 801c3c6:	42ac      	cmp	r4, r5
 801c3c8:	bf88      	it	hi
 801c3ca:	2300      	movhi	r3, #0
 801c3cc:	3302      	adds	r3, #2
 801c3ce:	4403      	add	r3, r0
 801c3d0:	1a18      	subs	r0, r3, r0
 801c3d2:	b003      	add	sp, #12
 801c3d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c3d6:	f813 6b01 	ldrb.w	r6, [r3], #1
 801c3da:	f801 6f01 	strb.w	r6, [r1, #1]!
 801c3de:	e7ed      	b.n	801c3bc <__exponent+0x44>
 801c3e0:	2330      	movs	r3, #48	@ 0x30
 801c3e2:	3130      	adds	r1, #48	@ 0x30
 801c3e4:	7083      	strb	r3, [r0, #2]
 801c3e6:	70c1      	strb	r1, [r0, #3]
 801c3e8:	1d03      	adds	r3, r0, #4
 801c3ea:	e7f1      	b.n	801c3d0 <__exponent+0x58>
 801c3ec:	0000      	movs	r0, r0
	...

0801c3f0 <_printf_float>:
 801c3f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c3f4:	b08d      	sub	sp, #52	@ 0x34
 801c3f6:	460c      	mov	r4, r1
 801c3f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801c3fc:	4616      	mov	r6, r2
 801c3fe:	461f      	mov	r7, r3
 801c400:	4605      	mov	r5, r0
 801c402:	f001 f84d 	bl	801d4a0 <_localeconv_r>
 801c406:	f8d0 b000 	ldr.w	fp, [r0]
 801c40a:	4658      	mov	r0, fp
 801c40c:	f7e3 ffc8 	bl	80003a0 <strlen>
 801c410:	2300      	movs	r3, #0
 801c412:	930a      	str	r3, [sp, #40]	@ 0x28
 801c414:	f8d8 3000 	ldr.w	r3, [r8]
 801c418:	f894 9018 	ldrb.w	r9, [r4, #24]
 801c41c:	6822      	ldr	r2, [r4, #0]
 801c41e:	9005      	str	r0, [sp, #20]
 801c420:	3307      	adds	r3, #7
 801c422:	f023 0307 	bic.w	r3, r3, #7
 801c426:	f103 0108 	add.w	r1, r3, #8
 801c42a:	f8c8 1000 	str.w	r1, [r8]
 801c42e:	ed93 0b00 	vldr	d0, [r3]
 801c432:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801c690 <_printf_float+0x2a0>
 801c436:	eeb0 7bc0 	vabs.f64	d7, d0
 801c43a:	eeb4 7b46 	vcmp.f64	d7, d6
 801c43e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c442:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801c446:	dd24      	ble.n	801c492 <_printf_float+0xa2>
 801c448:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801c44c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c450:	d502      	bpl.n	801c458 <_printf_float+0x68>
 801c452:	232d      	movs	r3, #45	@ 0x2d
 801c454:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c458:	498f      	ldr	r1, [pc, #572]	@ (801c698 <_printf_float+0x2a8>)
 801c45a:	4b90      	ldr	r3, [pc, #576]	@ (801c69c <_printf_float+0x2ac>)
 801c45c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801c460:	bf8c      	ite	hi
 801c462:	4688      	movhi	r8, r1
 801c464:	4698      	movls	r8, r3
 801c466:	f022 0204 	bic.w	r2, r2, #4
 801c46a:	2303      	movs	r3, #3
 801c46c:	6123      	str	r3, [r4, #16]
 801c46e:	6022      	str	r2, [r4, #0]
 801c470:	f04f 0a00 	mov.w	sl, #0
 801c474:	9700      	str	r7, [sp, #0]
 801c476:	4633      	mov	r3, r6
 801c478:	aa0b      	add	r2, sp, #44	@ 0x2c
 801c47a:	4621      	mov	r1, r4
 801c47c:	4628      	mov	r0, r5
 801c47e:	f000 f9d1 	bl	801c824 <_printf_common>
 801c482:	3001      	adds	r0, #1
 801c484:	f040 8089 	bne.w	801c59a <_printf_float+0x1aa>
 801c488:	f04f 30ff 	mov.w	r0, #4294967295
 801c48c:	b00d      	add	sp, #52	@ 0x34
 801c48e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c492:	eeb4 0b40 	vcmp.f64	d0, d0
 801c496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c49a:	d709      	bvc.n	801c4b0 <_printf_float+0xc0>
 801c49c:	ee10 3a90 	vmov	r3, s1
 801c4a0:	2b00      	cmp	r3, #0
 801c4a2:	bfbc      	itt	lt
 801c4a4:	232d      	movlt	r3, #45	@ 0x2d
 801c4a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801c4aa:	497d      	ldr	r1, [pc, #500]	@ (801c6a0 <_printf_float+0x2b0>)
 801c4ac:	4b7d      	ldr	r3, [pc, #500]	@ (801c6a4 <_printf_float+0x2b4>)
 801c4ae:	e7d5      	b.n	801c45c <_printf_float+0x6c>
 801c4b0:	6863      	ldr	r3, [r4, #4]
 801c4b2:	1c59      	adds	r1, r3, #1
 801c4b4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801c4b8:	d139      	bne.n	801c52e <_printf_float+0x13e>
 801c4ba:	2306      	movs	r3, #6
 801c4bc:	6063      	str	r3, [r4, #4]
 801c4be:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801c4c2:	2300      	movs	r3, #0
 801c4c4:	6022      	str	r2, [r4, #0]
 801c4c6:	9303      	str	r3, [sp, #12]
 801c4c8:	ab0a      	add	r3, sp, #40	@ 0x28
 801c4ca:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801c4ce:	ab09      	add	r3, sp, #36	@ 0x24
 801c4d0:	9300      	str	r3, [sp, #0]
 801c4d2:	6861      	ldr	r1, [r4, #4]
 801c4d4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801c4d8:	4628      	mov	r0, r5
 801c4da:	f7ff fef9 	bl	801c2d0 <__cvt>
 801c4de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801c4e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801c4e4:	4680      	mov	r8, r0
 801c4e6:	d129      	bne.n	801c53c <_printf_float+0x14c>
 801c4e8:	1cc8      	adds	r0, r1, #3
 801c4ea:	db02      	blt.n	801c4f2 <_printf_float+0x102>
 801c4ec:	6863      	ldr	r3, [r4, #4]
 801c4ee:	4299      	cmp	r1, r3
 801c4f0:	dd41      	ble.n	801c576 <_printf_float+0x186>
 801c4f2:	f1a9 0902 	sub.w	r9, r9, #2
 801c4f6:	fa5f f989 	uxtb.w	r9, r9
 801c4fa:	3901      	subs	r1, #1
 801c4fc:	464a      	mov	r2, r9
 801c4fe:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801c502:	9109      	str	r1, [sp, #36]	@ 0x24
 801c504:	f7ff ff38 	bl	801c378 <__exponent>
 801c508:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c50a:	1813      	adds	r3, r2, r0
 801c50c:	2a01      	cmp	r2, #1
 801c50e:	4682      	mov	sl, r0
 801c510:	6123      	str	r3, [r4, #16]
 801c512:	dc02      	bgt.n	801c51a <_printf_float+0x12a>
 801c514:	6822      	ldr	r2, [r4, #0]
 801c516:	07d2      	lsls	r2, r2, #31
 801c518:	d501      	bpl.n	801c51e <_printf_float+0x12e>
 801c51a:	3301      	adds	r3, #1
 801c51c:	6123      	str	r3, [r4, #16]
 801c51e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801c522:	2b00      	cmp	r3, #0
 801c524:	d0a6      	beq.n	801c474 <_printf_float+0x84>
 801c526:	232d      	movs	r3, #45	@ 0x2d
 801c528:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c52c:	e7a2      	b.n	801c474 <_printf_float+0x84>
 801c52e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801c532:	d1c4      	bne.n	801c4be <_printf_float+0xce>
 801c534:	2b00      	cmp	r3, #0
 801c536:	d1c2      	bne.n	801c4be <_printf_float+0xce>
 801c538:	2301      	movs	r3, #1
 801c53a:	e7bf      	b.n	801c4bc <_printf_float+0xcc>
 801c53c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801c540:	d9db      	bls.n	801c4fa <_printf_float+0x10a>
 801c542:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801c546:	d118      	bne.n	801c57a <_printf_float+0x18a>
 801c548:	2900      	cmp	r1, #0
 801c54a:	6863      	ldr	r3, [r4, #4]
 801c54c:	dd0b      	ble.n	801c566 <_printf_float+0x176>
 801c54e:	6121      	str	r1, [r4, #16]
 801c550:	b913      	cbnz	r3, 801c558 <_printf_float+0x168>
 801c552:	6822      	ldr	r2, [r4, #0]
 801c554:	07d0      	lsls	r0, r2, #31
 801c556:	d502      	bpl.n	801c55e <_printf_float+0x16e>
 801c558:	3301      	adds	r3, #1
 801c55a:	440b      	add	r3, r1
 801c55c:	6123      	str	r3, [r4, #16]
 801c55e:	65a1      	str	r1, [r4, #88]	@ 0x58
 801c560:	f04f 0a00 	mov.w	sl, #0
 801c564:	e7db      	b.n	801c51e <_printf_float+0x12e>
 801c566:	b913      	cbnz	r3, 801c56e <_printf_float+0x17e>
 801c568:	6822      	ldr	r2, [r4, #0]
 801c56a:	07d2      	lsls	r2, r2, #31
 801c56c:	d501      	bpl.n	801c572 <_printf_float+0x182>
 801c56e:	3302      	adds	r3, #2
 801c570:	e7f4      	b.n	801c55c <_printf_float+0x16c>
 801c572:	2301      	movs	r3, #1
 801c574:	e7f2      	b.n	801c55c <_printf_float+0x16c>
 801c576:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801c57a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c57c:	4299      	cmp	r1, r3
 801c57e:	db05      	blt.n	801c58c <_printf_float+0x19c>
 801c580:	6823      	ldr	r3, [r4, #0]
 801c582:	6121      	str	r1, [r4, #16]
 801c584:	07d8      	lsls	r0, r3, #31
 801c586:	d5ea      	bpl.n	801c55e <_printf_float+0x16e>
 801c588:	1c4b      	adds	r3, r1, #1
 801c58a:	e7e7      	b.n	801c55c <_printf_float+0x16c>
 801c58c:	2900      	cmp	r1, #0
 801c58e:	bfd4      	ite	le
 801c590:	f1c1 0202 	rsble	r2, r1, #2
 801c594:	2201      	movgt	r2, #1
 801c596:	4413      	add	r3, r2
 801c598:	e7e0      	b.n	801c55c <_printf_float+0x16c>
 801c59a:	6823      	ldr	r3, [r4, #0]
 801c59c:	055a      	lsls	r2, r3, #21
 801c59e:	d407      	bmi.n	801c5b0 <_printf_float+0x1c0>
 801c5a0:	6923      	ldr	r3, [r4, #16]
 801c5a2:	4642      	mov	r2, r8
 801c5a4:	4631      	mov	r1, r6
 801c5a6:	4628      	mov	r0, r5
 801c5a8:	47b8      	blx	r7
 801c5aa:	3001      	adds	r0, #1
 801c5ac:	d12a      	bne.n	801c604 <_printf_float+0x214>
 801c5ae:	e76b      	b.n	801c488 <_printf_float+0x98>
 801c5b0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801c5b4:	f240 80e0 	bls.w	801c778 <_printf_float+0x388>
 801c5b8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801c5bc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c5c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c5c4:	d133      	bne.n	801c62e <_printf_float+0x23e>
 801c5c6:	4a38      	ldr	r2, [pc, #224]	@ (801c6a8 <_printf_float+0x2b8>)
 801c5c8:	2301      	movs	r3, #1
 801c5ca:	4631      	mov	r1, r6
 801c5cc:	4628      	mov	r0, r5
 801c5ce:	47b8      	blx	r7
 801c5d0:	3001      	adds	r0, #1
 801c5d2:	f43f af59 	beq.w	801c488 <_printf_float+0x98>
 801c5d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801c5da:	4543      	cmp	r3, r8
 801c5dc:	db02      	blt.n	801c5e4 <_printf_float+0x1f4>
 801c5de:	6823      	ldr	r3, [r4, #0]
 801c5e0:	07d8      	lsls	r0, r3, #31
 801c5e2:	d50f      	bpl.n	801c604 <_printf_float+0x214>
 801c5e4:	9b05      	ldr	r3, [sp, #20]
 801c5e6:	465a      	mov	r2, fp
 801c5e8:	4631      	mov	r1, r6
 801c5ea:	4628      	mov	r0, r5
 801c5ec:	47b8      	blx	r7
 801c5ee:	3001      	adds	r0, #1
 801c5f0:	f43f af4a 	beq.w	801c488 <_printf_float+0x98>
 801c5f4:	f04f 0900 	mov.w	r9, #0
 801c5f8:	f108 38ff 	add.w	r8, r8, #4294967295
 801c5fc:	f104 0a1a 	add.w	sl, r4, #26
 801c600:	45c8      	cmp	r8, r9
 801c602:	dc09      	bgt.n	801c618 <_printf_float+0x228>
 801c604:	6823      	ldr	r3, [r4, #0]
 801c606:	079b      	lsls	r3, r3, #30
 801c608:	f100 8107 	bmi.w	801c81a <_printf_float+0x42a>
 801c60c:	68e0      	ldr	r0, [r4, #12]
 801c60e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c610:	4298      	cmp	r0, r3
 801c612:	bfb8      	it	lt
 801c614:	4618      	movlt	r0, r3
 801c616:	e739      	b.n	801c48c <_printf_float+0x9c>
 801c618:	2301      	movs	r3, #1
 801c61a:	4652      	mov	r2, sl
 801c61c:	4631      	mov	r1, r6
 801c61e:	4628      	mov	r0, r5
 801c620:	47b8      	blx	r7
 801c622:	3001      	adds	r0, #1
 801c624:	f43f af30 	beq.w	801c488 <_printf_float+0x98>
 801c628:	f109 0901 	add.w	r9, r9, #1
 801c62c:	e7e8      	b.n	801c600 <_printf_float+0x210>
 801c62e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c630:	2b00      	cmp	r3, #0
 801c632:	dc3b      	bgt.n	801c6ac <_printf_float+0x2bc>
 801c634:	4a1c      	ldr	r2, [pc, #112]	@ (801c6a8 <_printf_float+0x2b8>)
 801c636:	2301      	movs	r3, #1
 801c638:	4631      	mov	r1, r6
 801c63a:	4628      	mov	r0, r5
 801c63c:	47b8      	blx	r7
 801c63e:	3001      	adds	r0, #1
 801c640:	f43f af22 	beq.w	801c488 <_printf_float+0x98>
 801c644:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801c648:	ea59 0303 	orrs.w	r3, r9, r3
 801c64c:	d102      	bne.n	801c654 <_printf_float+0x264>
 801c64e:	6823      	ldr	r3, [r4, #0]
 801c650:	07d9      	lsls	r1, r3, #31
 801c652:	d5d7      	bpl.n	801c604 <_printf_float+0x214>
 801c654:	9b05      	ldr	r3, [sp, #20]
 801c656:	465a      	mov	r2, fp
 801c658:	4631      	mov	r1, r6
 801c65a:	4628      	mov	r0, r5
 801c65c:	47b8      	blx	r7
 801c65e:	3001      	adds	r0, #1
 801c660:	f43f af12 	beq.w	801c488 <_printf_float+0x98>
 801c664:	f04f 0a00 	mov.w	sl, #0
 801c668:	f104 0b1a 	add.w	fp, r4, #26
 801c66c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c66e:	425b      	negs	r3, r3
 801c670:	4553      	cmp	r3, sl
 801c672:	dc01      	bgt.n	801c678 <_printf_float+0x288>
 801c674:	464b      	mov	r3, r9
 801c676:	e794      	b.n	801c5a2 <_printf_float+0x1b2>
 801c678:	2301      	movs	r3, #1
 801c67a:	465a      	mov	r2, fp
 801c67c:	4631      	mov	r1, r6
 801c67e:	4628      	mov	r0, r5
 801c680:	47b8      	blx	r7
 801c682:	3001      	adds	r0, #1
 801c684:	f43f af00 	beq.w	801c488 <_printf_float+0x98>
 801c688:	f10a 0a01 	add.w	sl, sl, #1
 801c68c:	e7ee      	b.n	801c66c <_printf_float+0x27c>
 801c68e:	bf00      	nop
 801c690:	ffffffff 	.word	0xffffffff
 801c694:	7fefffff 	.word	0x7fefffff
 801c698:	080233b9 	.word	0x080233b9
 801c69c:	080233b5 	.word	0x080233b5
 801c6a0:	080233c1 	.word	0x080233c1
 801c6a4:	080233bd 	.word	0x080233bd
 801c6a8:	080233c5 	.word	0x080233c5
 801c6ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801c6ae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801c6b2:	4553      	cmp	r3, sl
 801c6b4:	bfa8      	it	ge
 801c6b6:	4653      	movge	r3, sl
 801c6b8:	2b00      	cmp	r3, #0
 801c6ba:	4699      	mov	r9, r3
 801c6bc:	dc37      	bgt.n	801c72e <_printf_float+0x33e>
 801c6be:	2300      	movs	r3, #0
 801c6c0:	9307      	str	r3, [sp, #28]
 801c6c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801c6c6:	f104 021a 	add.w	r2, r4, #26
 801c6ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801c6cc:	9907      	ldr	r1, [sp, #28]
 801c6ce:	9306      	str	r3, [sp, #24]
 801c6d0:	eba3 0309 	sub.w	r3, r3, r9
 801c6d4:	428b      	cmp	r3, r1
 801c6d6:	dc31      	bgt.n	801c73c <_printf_float+0x34c>
 801c6d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c6da:	459a      	cmp	sl, r3
 801c6dc:	dc3b      	bgt.n	801c756 <_printf_float+0x366>
 801c6de:	6823      	ldr	r3, [r4, #0]
 801c6e0:	07da      	lsls	r2, r3, #31
 801c6e2:	d438      	bmi.n	801c756 <_printf_float+0x366>
 801c6e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c6e6:	ebaa 0903 	sub.w	r9, sl, r3
 801c6ea:	9b06      	ldr	r3, [sp, #24]
 801c6ec:	ebaa 0303 	sub.w	r3, sl, r3
 801c6f0:	4599      	cmp	r9, r3
 801c6f2:	bfa8      	it	ge
 801c6f4:	4699      	movge	r9, r3
 801c6f6:	f1b9 0f00 	cmp.w	r9, #0
 801c6fa:	dc34      	bgt.n	801c766 <_printf_float+0x376>
 801c6fc:	f04f 0800 	mov.w	r8, #0
 801c700:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801c704:	f104 0b1a 	add.w	fp, r4, #26
 801c708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c70a:	ebaa 0303 	sub.w	r3, sl, r3
 801c70e:	eba3 0309 	sub.w	r3, r3, r9
 801c712:	4543      	cmp	r3, r8
 801c714:	f77f af76 	ble.w	801c604 <_printf_float+0x214>
 801c718:	2301      	movs	r3, #1
 801c71a:	465a      	mov	r2, fp
 801c71c:	4631      	mov	r1, r6
 801c71e:	4628      	mov	r0, r5
 801c720:	47b8      	blx	r7
 801c722:	3001      	adds	r0, #1
 801c724:	f43f aeb0 	beq.w	801c488 <_printf_float+0x98>
 801c728:	f108 0801 	add.w	r8, r8, #1
 801c72c:	e7ec      	b.n	801c708 <_printf_float+0x318>
 801c72e:	4642      	mov	r2, r8
 801c730:	4631      	mov	r1, r6
 801c732:	4628      	mov	r0, r5
 801c734:	47b8      	blx	r7
 801c736:	3001      	adds	r0, #1
 801c738:	d1c1      	bne.n	801c6be <_printf_float+0x2ce>
 801c73a:	e6a5      	b.n	801c488 <_printf_float+0x98>
 801c73c:	2301      	movs	r3, #1
 801c73e:	4631      	mov	r1, r6
 801c740:	4628      	mov	r0, r5
 801c742:	9206      	str	r2, [sp, #24]
 801c744:	47b8      	blx	r7
 801c746:	3001      	adds	r0, #1
 801c748:	f43f ae9e 	beq.w	801c488 <_printf_float+0x98>
 801c74c:	9b07      	ldr	r3, [sp, #28]
 801c74e:	9a06      	ldr	r2, [sp, #24]
 801c750:	3301      	adds	r3, #1
 801c752:	9307      	str	r3, [sp, #28]
 801c754:	e7b9      	b.n	801c6ca <_printf_float+0x2da>
 801c756:	9b05      	ldr	r3, [sp, #20]
 801c758:	465a      	mov	r2, fp
 801c75a:	4631      	mov	r1, r6
 801c75c:	4628      	mov	r0, r5
 801c75e:	47b8      	blx	r7
 801c760:	3001      	adds	r0, #1
 801c762:	d1bf      	bne.n	801c6e4 <_printf_float+0x2f4>
 801c764:	e690      	b.n	801c488 <_printf_float+0x98>
 801c766:	9a06      	ldr	r2, [sp, #24]
 801c768:	464b      	mov	r3, r9
 801c76a:	4442      	add	r2, r8
 801c76c:	4631      	mov	r1, r6
 801c76e:	4628      	mov	r0, r5
 801c770:	47b8      	blx	r7
 801c772:	3001      	adds	r0, #1
 801c774:	d1c2      	bne.n	801c6fc <_printf_float+0x30c>
 801c776:	e687      	b.n	801c488 <_printf_float+0x98>
 801c778:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801c77c:	f1b9 0f01 	cmp.w	r9, #1
 801c780:	dc01      	bgt.n	801c786 <_printf_float+0x396>
 801c782:	07db      	lsls	r3, r3, #31
 801c784:	d536      	bpl.n	801c7f4 <_printf_float+0x404>
 801c786:	2301      	movs	r3, #1
 801c788:	4642      	mov	r2, r8
 801c78a:	4631      	mov	r1, r6
 801c78c:	4628      	mov	r0, r5
 801c78e:	47b8      	blx	r7
 801c790:	3001      	adds	r0, #1
 801c792:	f43f ae79 	beq.w	801c488 <_printf_float+0x98>
 801c796:	9b05      	ldr	r3, [sp, #20]
 801c798:	465a      	mov	r2, fp
 801c79a:	4631      	mov	r1, r6
 801c79c:	4628      	mov	r0, r5
 801c79e:	47b8      	blx	r7
 801c7a0:	3001      	adds	r0, #1
 801c7a2:	f43f ae71 	beq.w	801c488 <_printf_float+0x98>
 801c7a6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801c7aa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c7ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c7b2:	f109 39ff 	add.w	r9, r9, #4294967295
 801c7b6:	d018      	beq.n	801c7ea <_printf_float+0x3fa>
 801c7b8:	464b      	mov	r3, r9
 801c7ba:	f108 0201 	add.w	r2, r8, #1
 801c7be:	4631      	mov	r1, r6
 801c7c0:	4628      	mov	r0, r5
 801c7c2:	47b8      	blx	r7
 801c7c4:	3001      	adds	r0, #1
 801c7c6:	d10c      	bne.n	801c7e2 <_printf_float+0x3f2>
 801c7c8:	e65e      	b.n	801c488 <_printf_float+0x98>
 801c7ca:	2301      	movs	r3, #1
 801c7cc:	465a      	mov	r2, fp
 801c7ce:	4631      	mov	r1, r6
 801c7d0:	4628      	mov	r0, r5
 801c7d2:	47b8      	blx	r7
 801c7d4:	3001      	adds	r0, #1
 801c7d6:	f43f ae57 	beq.w	801c488 <_printf_float+0x98>
 801c7da:	f108 0801 	add.w	r8, r8, #1
 801c7de:	45c8      	cmp	r8, r9
 801c7e0:	dbf3      	blt.n	801c7ca <_printf_float+0x3da>
 801c7e2:	4653      	mov	r3, sl
 801c7e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801c7e8:	e6dc      	b.n	801c5a4 <_printf_float+0x1b4>
 801c7ea:	f04f 0800 	mov.w	r8, #0
 801c7ee:	f104 0b1a 	add.w	fp, r4, #26
 801c7f2:	e7f4      	b.n	801c7de <_printf_float+0x3ee>
 801c7f4:	2301      	movs	r3, #1
 801c7f6:	4642      	mov	r2, r8
 801c7f8:	e7e1      	b.n	801c7be <_printf_float+0x3ce>
 801c7fa:	2301      	movs	r3, #1
 801c7fc:	464a      	mov	r2, r9
 801c7fe:	4631      	mov	r1, r6
 801c800:	4628      	mov	r0, r5
 801c802:	47b8      	blx	r7
 801c804:	3001      	adds	r0, #1
 801c806:	f43f ae3f 	beq.w	801c488 <_printf_float+0x98>
 801c80a:	f108 0801 	add.w	r8, r8, #1
 801c80e:	68e3      	ldr	r3, [r4, #12]
 801c810:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801c812:	1a5b      	subs	r3, r3, r1
 801c814:	4543      	cmp	r3, r8
 801c816:	dcf0      	bgt.n	801c7fa <_printf_float+0x40a>
 801c818:	e6f8      	b.n	801c60c <_printf_float+0x21c>
 801c81a:	f04f 0800 	mov.w	r8, #0
 801c81e:	f104 0919 	add.w	r9, r4, #25
 801c822:	e7f4      	b.n	801c80e <_printf_float+0x41e>

0801c824 <_printf_common>:
 801c824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c828:	4616      	mov	r6, r2
 801c82a:	4698      	mov	r8, r3
 801c82c:	688a      	ldr	r2, [r1, #8]
 801c82e:	690b      	ldr	r3, [r1, #16]
 801c830:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801c834:	4293      	cmp	r3, r2
 801c836:	bfb8      	it	lt
 801c838:	4613      	movlt	r3, r2
 801c83a:	6033      	str	r3, [r6, #0]
 801c83c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801c840:	4607      	mov	r7, r0
 801c842:	460c      	mov	r4, r1
 801c844:	b10a      	cbz	r2, 801c84a <_printf_common+0x26>
 801c846:	3301      	adds	r3, #1
 801c848:	6033      	str	r3, [r6, #0]
 801c84a:	6823      	ldr	r3, [r4, #0]
 801c84c:	0699      	lsls	r1, r3, #26
 801c84e:	bf42      	ittt	mi
 801c850:	6833      	ldrmi	r3, [r6, #0]
 801c852:	3302      	addmi	r3, #2
 801c854:	6033      	strmi	r3, [r6, #0]
 801c856:	6825      	ldr	r5, [r4, #0]
 801c858:	f015 0506 	ands.w	r5, r5, #6
 801c85c:	d106      	bne.n	801c86c <_printf_common+0x48>
 801c85e:	f104 0a19 	add.w	sl, r4, #25
 801c862:	68e3      	ldr	r3, [r4, #12]
 801c864:	6832      	ldr	r2, [r6, #0]
 801c866:	1a9b      	subs	r3, r3, r2
 801c868:	42ab      	cmp	r3, r5
 801c86a:	dc26      	bgt.n	801c8ba <_printf_common+0x96>
 801c86c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801c870:	6822      	ldr	r2, [r4, #0]
 801c872:	3b00      	subs	r3, #0
 801c874:	bf18      	it	ne
 801c876:	2301      	movne	r3, #1
 801c878:	0692      	lsls	r2, r2, #26
 801c87a:	d42b      	bmi.n	801c8d4 <_printf_common+0xb0>
 801c87c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801c880:	4641      	mov	r1, r8
 801c882:	4638      	mov	r0, r7
 801c884:	47c8      	blx	r9
 801c886:	3001      	adds	r0, #1
 801c888:	d01e      	beq.n	801c8c8 <_printf_common+0xa4>
 801c88a:	6823      	ldr	r3, [r4, #0]
 801c88c:	6922      	ldr	r2, [r4, #16]
 801c88e:	f003 0306 	and.w	r3, r3, #6
 801c892:	2b04      	cmp	r3, #4
 801c894:	bf02      	ittt	eq
 801c896:	68e5      	ldreq	r5, [r4, #12]
 801c898:	6833      	ldreq	r3, [r6, #0]
 801c89a:	1aed      	subeq	r5, r5, r3
 801c89c:	68a3      	ldr	r3, [r4, #8]
 801c89e:	bf0c      	ite	eq
 801c8a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c8a4:	2500      	movne	r5, #0
 801c8a6:	4293      	cmp	r3, r2
 801c8a8:	bfc4      	itt	gt
 801c8aa:	1a9b      	subgt	r3, r3, r2
 801c8ac:	18ed      	addgt	r5, r5, r3
 801c8ae:	2600      	movs	r6, #0
 801c8b0:	341a      	adds	r4, #26
 801c8b2:	42b5      	cmp	r5, r6
 801c8b4:	d11a      	bne.n	801c8ec <_printf_common+0xc8>
 801c8b6:	2000      	movs	r0, #0
 801c8b8:	e008      	b.n	801c8cc <_printf_common+0xa8>
 801c8ba:	2301      	movs	r3, #1
 801c8bc:	4652      	mov	r2, sl
 801c8be:	4641      	mov	r1, r8
 801c8c0:	4638      	mov	r0, r7
 801c8c2:	47c8      	blx	r9
 801c8c4:	3001      	adds	r0, #1
 801c8c6:	d103      	bne.n	801c8d0 <_printf_common+0xac>
 801c8c8:	f04f 30ff 	mov.w	r0, #4294967295
 801c8cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c8d0:	3501      	adds	r5, #1
 801c8d2:	e7c6      	b.n	801c862 <_printf_common+0x3e>
 801c8d4:	18e1      	adds	r1, r4, r3
 801c8d6:	1c5a      	adds	r2, r3, #1
 801c8d8:	2030      	movs	r0, #48	@ 0x30
 801c8da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801c8de:	4422      	add	r2, r4
 801c8e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801c8e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801c8e8:	3302      	adds	r3, #2
 801c8ea:	e7c7      	b.n	801c87c <_printf_common+0x58>
 801c8ec:	2301      	movs	r3, #1
 801c8ee:	4622      	mov	r2, r4
 801c8f0:	4641      	mov	r1, r8
 801c8f2:	4638      	mov	r0, r7
 801c8f4:	47c8      	blx	r9
 801c8f6:	3001      	adds	r0, #1
 801c8f8:	d0e6      	beq.n	801c8c8 <_printf_common+0xa4>
 801c8fa:	3601      	adds	r6, #1
 801c8fc:	e7d9      	b.n	801c8b2 <_printf_common+0x8e>
	...

0801c900 <_printf_i>:
 801c900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c904:	7e0f      	ldrb	r7, [r1, #24]
 801c906:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801c908:	2f78      	cmp	r7, #120	@ 0x78
 801c90a:	4691      	mov	r9, r2
 801c90c:	4680      	mov	r8, r0
 801c90e:	460c      	mov	r4, r1
 801c910:	469a      	mov	sl, r3
 801c912:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801c916:	d807      	bhi.n	801c928 <_printf_i+0x28>
 801c918:	2f62      	cmp	r7, #98	@ 0x62
 801c91a:	d80a      	bhi.n	801c932 <_printf_i+0x32>
 801c91c:	2f00      	cmp	r7, #0
 801c91e:	f000 80d1 	beq.w	801cac4 <_printf_i+0x1c4>
 801c922:	2f58      	cmp	r7, #88	@ 0x58
 801c924:	f000 80b8 	beq.w	801ca98 <_printf_i+0x198>
 801c928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801c92c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801c930:	e03a      	b.n	801c9a8 <_printf_i+0xa8>
 801c932:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801c936:	2b15      	cmp	r3, #21
 801c938:	d8f6      	bhi.n	801c928 <_printf_i+0x28>
 801c93a:	a101      	add	r1, pc, #4	@ (adr r1, 801c940 <_printf_i+0x40>)
 801c93c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801c940:	0801c999 	.word	0x0801c999
 801c944:	0801c9ad 	.word	0x0801c9ad
 801c948:	0801c929 	.word	0x0801c929
 801c94c:	0801c929 	.word	0x0801c929
 801c950:	0801c929 	.word	0x0801c929
 801c954:	0801c929 	.word	0x0801c929
 801c958:	0801c9ad 	.word	0x0801c9ad
 801c95c:	0801c929 	.word	0x0801c929
 801c960:	0801c929 	.word	0x0801c929
 801c964:	0801c929 	.word	0x0801c929
 801c968:	0801c929 	.word	0x0801c929
 801c96c:	0801caab 	.word	0x0801caab
 801c970:	0801c9d7 	.word	0x0801c9d7
 801c974:	0801ca65 	.word	0x0801ca65
 801c978:	0801c929 	.word	0x0801c929
 801c97c:	0801c929 	.word	0x0801c929
 801c980:	0801cacd 	.word	0x0801cacd
 801c984:	0801c929 	.word	0x0801c929
 801c988:	0801c9d7 	.word	0x0801c9d7
 801c98c:	0801c929 	.word	0x0801c929
 801c990:	0801c929 	.word	0x0801c929
 801c994:	0801ca6d 	.word	0x0801ca6d
 801c998:	6833      	ldr	r3, [r6, #0]
 801c99a:	1d1a      	adds	r2, r3, #4
 801c99c:	681b      	ldr	r3, [r3, #0]
 801c99e:	6032      	str	r2, [r6, #0]
 801c9a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801c9a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801c9a8:	2301      	movs	r3, #1
 801c9aa:	e09c      	b.n	801cae6 <_printf_i+0x1e6>
 801c9ac:	6833      	ldr	r3, [r6, #0]
 801c9ae:	6820      	ldr	r0, [r4, #0]
 801c9b0:	1d19      	adds	r1, r3, #4
 801c9b2:	6031      	str	r1, [r6, #0]
 801c9b4:	0606      	lsls	r6, r0, #24
 801c9b6:	d501      	bpl.n	801c9bc <_printf_i+0xbc>
 801c9b8:	681d      	ldr	r5, [r3, #0]
 801c9ba:	e003      	b.n	801c9c4 <_printf_i+0xc4>
 801c9bc:	0645      	lsls	r5, r0, #25
 801c9be:	d5fb      	bpl.n	801c9b8 <_printf_i+0xb8>
 801c9c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 801c9c4:	2d00      	cmp	r5, #0
 801c9c6:	da03      	bge.n	801c9d0 <_printf_i+0xd0>
 801c9c8:	232d      	movs	r3, #45	@ 0x2d
 801c9ca:	426d      	negs	r5, r5
 801c9cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c9d0:	4858      	ldr	r0, [pc, #352]	@ (801cb34 <_printf_i+0x234>)
 801c9d2:	230a      	movs	r3, #10
 801c9d4:	e011      	b.n	801c9fa <_printf_i+0xfa>
 801c9d6:	6821      	ldr	r1, [r4, #0]
 801c9d8:	6833      	ldr	r3, [r6, #0]
 801c9da:	0608      	lsls	r0, r1, #24
 801c9dc:	f853 5b04 	ldr.w	r5, [r3], #4
 801c9e0:	d402      	bmi.n	801c9e8 <_printf_i+0xe8>
 801c9e2:	0649      	lsls	r1, r1, #25
 801c9e4:	bf48      	it	mi
 801c9e6:	b2ad      	uxthmi	r5, r5
 801c9e8:	2f6f      	cmp	r7, #111	@ 0x6f
 801c9ea:	4852      	ldr	r0, [pc, #328]	@ (801cb34 <_printf_i+0x234>)
 801c9ec:	6033      	str	r3, [r6, #0]
 801c9ee:	bf14      	ite	ne
 801c9f0:	230a      	movne	r3, #10
 801c9f2:	2308      	moveq	r3, #8
 801c9f4:	2100      	movs	r1, #0
 801c9f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801c9fa:	6866      	ldr	r6, [r4, #4]
 801c9fc:	60a6      	str	r6, [r4, #8]
 801c9fe:	2e00      	cmp	r6, #0
 801ca00:	db05      	blt.n	801ca0e <_printf_i+0x10e>
 801ca02:	6821      	ldr	r1, [r4, #0]
 801ca04:	432e      	orrs	r6, r5
 801ca06:	f021 0104 	bic.w	r1, r1, #4
 801ca0a:	6021      	str	r1, [r4, #0]
 801ca0c:	d04b      	beq.n	801caa6 <_printf_i+0x1a6>
 801ca0e:	4616      	mov	r6, r2
 801ca10:	fbb5 f1f3 	udiv	r1, r5, r3
 801ca14:	fb03 5711 	mls	r7, r3, r1, r5
 801ca18:	5dc7      	ldrb	r7, [r0, r7]
 801ca1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801ca1e:	462f      	mov	r7, r5
 801ca20:	42bb      	cmp	r3, r7
 801ca22:	460d      	mov	r5, r1
 801ca24:	d9f4      	bls.n	801ca10 <_printf_i+0x110>
 801ca26:	2b08      	cmp	r3, #8
 801ca28:	d10b      	bne.n	801ca42 <_printf_i+0x142>
 801ca2a:	6823      	ldr	r3, [r4, #0]
 801ca2c:	07df      	lsls	r7, r3, #31
 801ca2e:	d508      	bpl.n	801ca42 <_printf_i+0x142>
 801ca30:	6923      	ldr	r3, [r4, #16]
 801ca32:	6861      	ldr	r1, [r4, #4]
 801ca34:	4299      	cmp	r1, r3
 801ca36:	bfde      	ittt	le
 801ca38:	2330      	movle	r3, #48	@ 0x30
 801ca3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801ca3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801ca42:	1b92      	subs	r2, r2, r6
 801ca44:	6122      	str	r2, [r4, #16]
 801ca46:	f8cd a000 	str.w	sl, [sp]
 801ca4a:	464b      	mov	r3, r9
 801ca4c:	aa03      	add	r2, sp, #12
 801ca4e:	4621      	mov	r1, r4
 801ca50:	4640      	mov	r0, r8
 801ca52:	f7ff fee7 	bl	801c824 <_printf_common>
 801ca56:	3001      	adds	r0, #1
 801ca58:	d14a      	bne.n	801caf0 <_printf_i+0x1f0>
 801ca5a:	f04f 30ff 	mov.w	r0, #4294967295
 801ca5e:	b004      	add	sp, #16
 801ca60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ca64:	6823      	ldr	r3, [r4, #0]
 801ca66:	f043 0320 	orr.w	r3, r3, #32
 801ca6a:	6023      	str	r3, [r4, #0]
 801ca6c:	4832      	ldr	r0, [pc, #200]	@ (801cb38 <_printf_i+0x238>)
 801ca6e:	2778      	movs	r7, #120	@ 0x78
 801ca70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801ca74:	6823      	ldr	r3, [r4, #0]
 801ca76:	6831      	ldr	r1, [r6, #0]
 801ca78:	061f      	lsls	r7, r3, #24
 801ca7a:	f851 5b04 	ldr.w	r5, [r1], #4
 801ca7e:	d402      	bmi.n	801ca86 <_printf_i+0x186>
 801ca80:	065f      	lsls	r7, r3, #25
 801ca82:	bf48      	it	mi
 801ca84:	b2ad      	uxthmi	r5, r5
 801ca86:	6031      	str	r1, [r6, #0]
 801ca88:	07d9      	lsls	r1, r3, #31
 801ca8a:	bf44      	itt	mi
 801ca8c:	f043 0320 	orrmi.w	r3, r3, #32
 801ca90:	6023      	strmi	r3, [r4, #0]
 801ca92:	b11d      	cbz	r5, 801ca9c <_printf_i+0x19c>
 801ca94:	2310      	movs	r3, #16
 801ca96:	e7ad      	b.n	801c9f4 <_printf_i+0xf4>
 801ca98:	4826      	ldr	r0, [pc, #152]	@ (801cb34 <_printf_i+0x234>)
 801ca9a:	e7e9      	b.n	801ca70 <_printf_i+0x170>
 801ca9c:	6823      	ldr	r3, [r4, #0]
 801ca9e:	f023 0320 	bic.w	r3, r3, #32
 801caa2:	6023      	str	r3, [r4, #0]
 801caa4:	e7f6      	b.n	801ca94 <_printf_i+0x194>
 801caa6:	4616      	mov	r6, r2
 801caa8:	e7bd      	b.n	801ca26 <_printf_i+0x126>
 801caaa:	6833      	ldr	r3, [r6, #0]
 801caac:	6825      	ldr	r5, [r4, #0]
 801caae:	6961      	ldr	r1, [r4, #20]
 801cab0:	1d18      	adds	r0, r3, #4
 801cab2:	6030      	str	r0, [r6, #0]
 801cab4:	062e      	lsls	r6, r5, #24
 801cab6:	681b      	ldr	r3, [r3, #0]
 801cab8:	d501      	bpl.n	801cabe <_printf_i+0x1be>
 801caba:	6019      	str	r1, [r3, #0]
 801cabc:	e002      	b.n	801cac4 <_printf_i+0x1c4>
 801cabe:	0668      	lsls	r0, r5, #25
 801cac0:	d5fb      	bpl.n	801caba <_printf_i+0x1ba>
 801cac2:	8019      	strh	r1, [r3, #0]
 801cac4:	2300      	movs	r3, #0
 801cac6:	6123      	str	r3, [r4, #16]
 801cac8:	4616      	mov	r6, r2
 801caca:	e7bc      	b.n	801ca46 <_printf_i+0x146>
 801cacc:	6833      	ldr	r3, [r6, #0]
 801cace:	1d1a      	adds	r2, r3, #4
 801cad0:	6032      	str	r2, [r6, #0]
 801cad2:	681e      	ldr	r6, [r3, #0]
 801cad4:	6862      	ldr	r2, [r4, #4]
 801cad6:	2100      	movs	r1, #0
 801cad8:	4630      	mov	r0, r6
 801cada:	f7e3 fc11 	bl	8000300 <memchr>
 801cade:	b108      	cbz	r0, 801cae4 <_printf_i+0x1e4>
 801cae0:	1b80      	subs	r0, r0, r6
 801cae2:	6060      	str	r0, [r4, #4]
 801cae4:	6863      	ldr	r3, [r4, #4]
 801cae6:	6123      	str	r3, [r4, #16]
 801cae8:	2300      	movs	r3, #0
 801caea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801caee:	e7aa      	b.n	801ca46 <_printf_i+0x146>
 801caf0:	6923      	ldr	r3, [r4, #16]
 801caf2:	4632      	mov	r2, r6
 801caf4:	4649      	mov	r1, r9
 801caf6:	4640      	mov	r0, r8
 801caf8:	47d0      	blx	sl
 801cafa:	3001      	adds	r0, #1
 801cafc:	d0ad      	beq.n	801ca5a <_printf_i+0x15a>
 801cafe:	6823      	ldr	r3, [r4, #0]
 801cb00:	079b      	lsls	r3, r3, #30
 801cb02:	d413      	bmi.n	801cb2c <_printf_i+0x22c>
 801cb04:	68e0      	ldr	r0, [r4, #12]
 801cb06:	9b03      	ldr	r3, [sp, #12]
 801cb08:	4298      	cmp	r0, r3
 801cb0a:	bfb8      	it	lt
 801cb0c:	4618      	movlt	r0, r3
 801cb0e:	e7a6      	b.n	801ca5e <_printf_i+0x15e>
 801cb10:	2301      	movs	r3, #1
 801cb12:	4632      	mov	r2, r6
 801cb14:	4649      	mov	r1, r9
 801cb16:	4640      	mov	r0, r8
 801cb18:	47d0      	blx	sl
 801cb1a:	3001      	adds	r0, #1
 801cb1c:	d09d      	beq.n	801ca5a <_printf_i+0x15a>
 801cb1e:	3501      	adds	r5, #1
 801cb20:	68e3      	ldr	r3, [r4, #12]
 801cb22:	9903      	ldr	r1, [sp, #12]
 801cb24:	1a5b      	subs	r3, r3, r1
 801cb26:	42ab      	cmp	r3, r5
 801cb28:	dcf2      	bgt.n	801cb10 <_printf_i+0x210>
 801cb2a:	e7eb      	b.n	801cb04 <_printf_i+0x204>
 801cb2c:	2500      	movs	r5, #0
 801cb2e:	f104 0619 	add.w	r6, r4, #25
 801cb32:	e7f5      	b.n	801cb20 <_printf_i+0x220>
 801cb34:	080233c7 	.word	0x080233c7
 801cb38:	080233d8 	.word	0x080233d8

0801cb3c <_scanf_float>:
 801cb3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cb40:	b087      	sub	sp, #28
 801cb42:	4691      	mov	r9, r2
 801cb44:	9303      	str	r3, [sp, #12]
 801cb46:	688b      	ldr	r3, [r1, #8]
 801cb48:	1e5a      	subs	r2, r3, #1
 801cb4a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801cb4e:	bf81      	itttt	hi
 801cb50:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801cb54:	eb03 0b05 	addhi.w	fp, r3, r5
 801cb58:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801cb5c:	608b      	strhi	r3, [r1, #8]
 801cb5e:	680b      	ldr	r3, [r1, #0]
 801cb60:	460a      	mov	r2, r1
 801cb62:	f04f 0500 	mov.w	r5, #0
 801cb66:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801cb6a:	f842 3b1c 	str.w	r3, [r2], #28
 801cb6e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801cb72:	4680      	mov	r8, r0
 801cb74:	460c      	mov	r4, r1
 801cb76:	bf98      	it	ls
 801cb78:	f04f 0b00 	movls.w	fp, #0
 801cb7c:	9201      	str	r2, [sp, #4]
 801cb7e:	4616      	mov	r6, r2
 801cb80:	46aa      	mov	sl, r5
 801cb82:	462f      	mov	r7, r5
 801cb84:	9502      	str	r5, [sp, #8]
 801cb86:	68a2      	ldr	r2, [r4, #8]
 801cb88:	b15a      	cbz	r2, 801cba2 <_scanf_float+0x66>
 801cb8a:	f8d9 3000 	ldr.w	r3, [r9]
 801cb8e:	781b      	ldrb	r3, [r3, #0]
 801cb90:	2b4e      	cmp	r3, #78	@ 0x4e
 801cb92:	d863      	bhi.n	801cc5c <_scanf_float+0x120>
 801cb94:	2b40      	cmp	r3, #64	@ 0x40
 801cb96:	d83b      	bhi.n	801cc10 <_scanf_float+0xd4>
 801cb98:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801cb9c:	b2c8      	uxtb	r0, r1
 801cb9e:	280e      	cmp	r0, #14
 801cba0:	d939      	bls.n	801cc16 <_scanf_float+0xda>
 801cba2:	b11f      	cbz	r7, 801cbac <_scanf_float+0x70>
 801cba4:	6823      	ldr	r3, [r4, #0]
 801cba6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801cbaa:	6023      	str	r3, [r4, #0]
 801cbac:	f10a 3aff 	add.w	sl, sl, #4294967295
 801cbb0:	f1ba 0f01 	cmp.w	sl, #1
 801cbb4:	f200 8114 	bhi.w	801cde0 <_scanf_float+0x2a4>
 801cbb8:	9b01      	ldr	r3, [sp, #4]
 801cbba:	429e      	cmp	r6, r3
 801cbbc:	f200 8105 	bhi.w	801cdca <_scanf_float+0x28e>
 801cbc0:	2001      	movs	r0, #1
 801cbc2:	b007      	add	sp, #28
 801cbc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cbc8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801cbcc:	2a0d      	cmp	r2, #13
 801cbce:	d8e8      	bhi.n	801cba2 <_scanf_float+0x66>
 801cbd0:	a101      	add	r1, pc, #4	@ (adr r1, 801cbd8 <_scanf_float+0x9c>)
 801cbd2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801cbd6:	bf00      	nop
 801cbd8:	0801cd21 	.word	0x0801cd21
 801cbdc:	0801cba3 	.word	0x0801cba3
 801cbe0:	0801cba3 	.word	0x0801cba3
 801cbe4:	0801cba3 	.word	0x0801cba3
 801cbe8:	0801cd7d 	.word	0x0801cd7d
 801cbec:	0801cd57 	.word	0x0801cd57
 801cbf0:	0801cba3 	.word	0x0801cba3
 801cbf4:	0801cba3 	.word	0x0801cba3
 801cbf8:	0801cd2f 	.word	0x0801cd2f
 801cbfc:	0801cba3 	.word	0x0801cba3
 801cc00:	0801cba3 	.word	0x0801cba3
 801cc04:	0801cba3 	.word	0x0801cba3
 801cc08:	0801cba3 	.word	0x0801cba3
 801cc0c:	0801cceb 	.word	0x0801cceb
 801cc10:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801cc14:	e7da      	b.n	801cbcc <_scanf_float+0x90>
 801cc16:	290e      	cmp	r1, #14
 801cc18:	d8c3      	bhi.n	801cba2 <_scanf_float+0x66>
 801cc1a:	a001      	add	r0, pc, #4	@ (adr r0, 801cc20 <_scanf_float+0xe4>)
 801cc1c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801cc20:	0801ccdb 	.word	0x0801ccdb
 801cc24:	0801cba3 	.word	0x0801cba3
 801cc28:	0801ccdb 	.word	0x0801ccdb
 801cc2c:	0801cd6b 	.word	0x0801cd6b
 801cc30:	0801cba3 	.word	0x0801cba3
 801cc34:	0801cc7d 	.word	0x0801cc7d
 801cc38:	0801ccc1 	.word	0x0801ccc1
 801cc3c:	0801ccc1 	.word	0x0801ccc1
 801cc40:	0801ccc1 	.word	0x0801ccc1
 801cc44:	0801ccc1 	.word	0x0801ccc1
 801cc48:	0801ccc1 	.word	0x0801ccc1
 801cc4c:	0801ccc1 	.word	0x0801ccc1
 801cc50:	0801ccc1 	.word	0x0801ccc1
 801cc54:	0801ccc1 	.word	0x0801ccc1
 801cc58:	0801ccc1 	.word	0x0801ccc1
 801cc5c:	2b6e      	cmp	r3, #110	@ 0x6e
 801cc5e:	d809      	bhi.n	801cc74 <_scanf_float+0x138>
 801cc60:	2b60      	cmp	r3, #96	@ 0x60
 801cc62:	d8b1      	bhi.n	801cbc8 <_scanf_float+0x8c>
 801cc64:	2b54      	cmp	r3, #84	@ 0x54
 801cc66:	d07b      	beq.n	801cd60 <_scanf_float+0x224>
 801cc68:	2b59      	cmp	r3, #89	@ 0x59
 801cc6a:	d19a      	bne.n	801cba2 <_scanf_float+0x66>
 801cc6c:	2d07      	cmp	r5, #7
 801cc6e:	d198      	bne.n	801cba2 <_scanf_float+0x66>
 801cc70:	2508      	movs	r5, #8
 801cc72:	e02f      	b.n	801ccd4 <_scanf_float+0x198>
 801cc74:	2b74      	cmp	r3, #116	@ 0x74
 801cc76:	d073      	beq.n	801cd60 <_scanf_float+0x224>
 801cc78:	2b79      	cmp	r3, #121	@ 0x79
 801cc7a:	e7f6      	b.n	801cc6a <_scanf_float+0x12e>
 801cc7c:	6821      	ldr	r1, [r4, #0]
 801cc7e:	05c8      	lsls	r0, r1, #23
 801cc80:	d51e      	bpl.n	801ccc0 <_scanf_float+0x184>
 801cc82:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801cc86:	6021      	str	r1, [r4, #0]
 801cc88:	3701      	adds	r7, #1
 801cc8a:	f1bb 0f00 	cmp.w	fp, #0
 801cc8e:	d003      	beq.n	801cc98 <_scanf_float+0x15c>
 801cc90:	3201      	adds	r2, #1
 801cc92:	f10b 3bff 	add.w	fp, fp, #4294967295
 801cc96:	60a2      	str	r2, [r4, #8]
 801cc98:	68a3      	ldr	r3, [r4, #8]
 801cc9a:	3b01      	subs	r3, #1
 801cc9c:	60a3      	str	r3, [r4, #8]
 801cc9e:	6923      	ldr	r3, [r4, #16]
 801cca0:	3301      	adds	r3, #1
 801cca2:	6123      	str	r3, [r4, #16]
 801cca4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801cca8:	3b01      	subs	r3, #1
 801ccaa:	2b00      	cmp	r3, #0
 801ccac:	f8c9 3004 	str.w	r3, [r9, #4]
 801ccb0:	f340 8082 	ble.w	801cdb8 <_scanf_float+0x27c>
 801ccb4:	f8d9 3000 	ldr.w	r3, [r9]
 801ccb8:	3301      	adds	r3, #1
 801ccba:	f8c9 3000 	str.w	r3, [r9]
 801ccbe:	e762      	b.n	801cb86 <_scanf_float+0x4a>
 801ccc0:	eb1a 0105 	adds.w	r1, sl, r5
 801ccc4:	f47f af6d 	bne.w	801cba2 <_scanf_float+0x66>
 801ccc8:	6822      	ldr	r2, [r4, #0]
 801ccca:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801ccce:	6022      	str	r2, [r4, #0]
 801ccd0:	460d      	mov	r5, r1
 801ccd2:	468a      	mov	sl, r1
 801ccd4:	f806 3b01 	strb.w	r3, [r6], #1
 801ccd8:	e7de      	b.n	801cc98 <_scanf_float+0x15c>
 801ccda:	6822      	ldr	r2, [r4, #0]
 801ccdc:	0610      	lsls	r0, r2, #24
 801ccde:	f57f af60 	bpl.w	801cba2 <_scanf_float+0x66>
 801cce2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801cce6:	6022      	str	r2, [r4, #0]
 801cce8:	e7f4      	b.n	801ccd4 <_scanf_float+0x198>
 801ccea:	f1ba 0f00 	cmp.w	sl, #0
 801ccee:	d10c      	bne.n	801cd0a <_scanf_float+0x1ce>
 801ccf0:	b977      	cbnz	r7, 801cd10 <_scanf_float+0x1d4>
 801ccf2:	6822      	ldr	r2, [r4, #0]
 801ccf4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801ccf8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801ccfc:	d108      	bne.n	801cd10 <_scanf_float+0x1d4>
 801ccfe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801cd02:	6022      	str	r2, [r4, #0]
 801cd04:	f04f 0a01 	mov.w	sl, #1
 801cd08:	e7e4      	b.n	801ccd4 <_scanf_float+0x198>
 801cd0a:	f1ba 0f02 	cmp.w	sl, #2
 801cd0e:	d050      	beq.n	801cdb2 <_scanf_float+0x276>
 801cd10:	2d01      	cmp	r5, #1
 801cd12:	d002      	beq.n	801cd1a <_scanf_float+0x1de>
 801cd14:	2d04      	cmp	r5, #4
 801cd16:	f47f af44 	bne.w	801cba2 <_scanf_float+0x66>
 801cd1a:	3501      	adds	r5, #1
 801cd1c:	b2ed      	uxtb	r5, r5
 801cd1e:	e7d9      	b.n	801ccd4 <_scanf_float+0x198>
 801cd20:	f1ba 0f01 	cmp.w	sl, #1
 801cd24:	f47f af3d 	bne.w	801cba2 <_scanf_float+0x66>
 801cd28:	f04f 0a02 	mov.w	sl, #2
 801cd2c:	e7d2      	b.n	801ccd4 <_scanf_float+0x198>
 801cd2e:	b975      	cbnz	r5, 801cd4e <_scanf_float+0x212>
 801cd30:	2f00      	cmp	r7, #0
 801cd32:	f47f af37 	bne.w	801cba4 <_scanf_float+0x68>
 801cd36:	6822      	ldr	r2, [r4, #0]
 801cd38:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801cd3c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801cd40:	f040 80fc 	bne.w	801cf3c <_scanf_float+0x400>
 801cd44:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801cd48:	6022      	str	r2, [r4, #0]
 801cd4a:	2501      	movs	r5, #1
 801cd4c:	e7c2      	b.n	801ccd4 <_scanf_float+0x198>
 801cd4e:	2d03      	cmp	r5, #3
 801cd50:	d0e3      	beq.n	801cd1a <_scanf_float+0x1de>
 801cd52:	2d05      	cmp	r5, #5
 801cd54:	e7df      	b.n	801cd16 <_scanf_float+0x1da>
 801cd56:	2d02      	cmp	r5, #2
 801cd58:	f47f af23 	bne.w	801cba2 <_scanf_float+0x66>
 801cd5c:	2503      	movs	r5, #3
 801cd5e:	e7b9      	b.n	801ccd4 <_scanf_float+0x198>
 801cd60:	2d06      	cmp	r5, #6
 801cd62:	f47f af1e 	bne.w	801cba2 <_scanf_float+0x66>
 801cd66:	2507      	movs	r5, #7
 801cd68:	e7b4      	b.n	801ccd4 <_scanf_float+0x198>
 801cd6a:	6822      	ldr	r2, [r4, #0]
 801cd6c:	0591      	lsls	r1, r2, #22
 801cd6e:	f57f af18 	bpl.w	801cba2 <_scanf_float+0x66>
 801cd72:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801cd76:	6022      	str	r2, [r4, #0]
 801cd78:	9702      	str	r7, [sp, #8]
 801cd7a:	e7ab      	b.n	801ccd4 <_scanf_float+0x198>
 801cd7c:	6822      	ldr	r2, [r4, #0]
 801cd7e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801cd82:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801cd86:	d005      	beq.n	801cd94 <_scanf_float+0x258>
 801cd88:	0550      	lsls	r0, r2, #21
 801cd8a:	f57f af0a 	bpl.w	801cba2 <_scanf_float+0x66>
 801cd8e:	2f00      	cmp	r7, #0
 801cd90:	f000 80d4 	beq.w	801cf3c <_scanf_float+0x400>
 801cd94:	0591      	lsls	r1, r2, #22
 801cd96:	bf58      	it	pl
 801cd98:	9902      	ldrpl	r1, [sp, #8]
 801cd9a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801cd9e:	bf58      	it	pl
 801cda0:	1a79      	subpl	r1, r7, r1
 801cda2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801cda6:	bf58      	it	pl
 801cda8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801cdac:	6022      	str	r2, [r4, #0]
 801cdae:	2700      	movs	r7, #0
 801cdb0:	e790      	b.n	801ccd4 <_scanf_float+0x198>
 801cdb2:	f04f 0a03 	mov.w	sl, #3
 801cdb6:	e78d      	b.n	801ccd4 <_scanf_float+0x198>
 801cdb8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801cdbc:	4649      	mov	r1, r9
 801cdbe:	4640      	mov	r0, r8
 801cdc0:	4798      	blx	r3
 801cdc2:	2800      	cmp	r0, #0
 801cdc4:	f43f aedf 	beq.w	801cb86 <_scanf_float+0x4a>
 801cdc8:	e6eb      	b.n	801cba2 <_scanf_float+0x66>
 801cdca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801cdce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801cdd2:	464a      	mov	r2, r9
 801cdd4:	4640      	mov	r0, r8
 801cdd6:	4798      	blx	r3
 801cdd8:	6923      	ldr	r3, [r4, #16]
 801cdda:	3b01      	subs	r3, #1
 801cddc:	6123      	str	r3, [r4, #16]
 801cdde:	e6eb      	b.n	801cbb8 <_scanf_float+0x7c>
 801cde0:	1e6b      	subs	r3, r5, #1
 801cde2:	2b06      	cmp	r3, #6
 801cde4:	d824      	bhi.n	801ce30 <_scanf_float+0x2f4>
 801cde6:	2d02      	cmp	r5, #2
 801cde8:	d836      	bhi.n	801ce58 <_scanf_float+0x31c>
 801cdea:	9b01      	ldr	r3, [sp, #4]
 801cdec:	429e      	cmp	r6, r3
 801cdee:	f67f aee7 	bls.w	801cbc0 <_scanf_float+0x84>
 801cdf2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801cdf6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801cdfa:	464a      	mov	r2, r9
 801cdfc:	4640      	mov	r0, r8
 801cdfe:	4798      	blx	r3
 801ce00:	6923      	ldr	r3, [r4, #16]
 801ce02:	3b01      	subs	r3, #1
 801ce04:	6123      	str	r3, [r4, #16]
 801ce06:	e7f0      	b.n	801cdea <_scanf_float+0x2ae>
 801ce08:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ce0c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801ce10:	464a      	mov	r2, r9
 801ce12:	4640      	mov	r0, r8
 801ce14:	4798      	blx	r3
 801ce16:	6923      	ldr	r3, [r4, #16]
 801ce18:	3b01      	subs	r3, #1
 801ce1a:	6123      	str	r3, [r4, #16]
 801ce1c:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ce20:	fa5f fa8a 	uxtb.w	sl, sl
 801ce24:	f1ba 0f02 	cmp.w	sl, #2
 801ce28:	d1ee      	bne.n	801ce08 <_scanf_float+0x2cc>
 801ce2a:	3d03      	subs	r5, #3
 801ce2c:	b2ed      	uxtb	r5, r5
 801ce2e:	1b76      	subs	r6, r6, r5
 801ce30:	6823      	ldr	r3, [r4, #0]
 801ce32:	05da      	lsls	r2, r3, #23
 801ce34:	d530      	bpl.n	801ce98 <_scanf_float+0x35c>
 801ce36:	055b      	lsls	r3, r3, #21
 801ce38:	d511      	bpl.n	801ce5e <_scanf_float+0x322>
 801ce3a:	9b01      	ldr	r3, [sp, #4]
 801ce3c:	429e      	cmp	r6, r3
 801ce3e:	f67f aebf 	bls.w	801cbc0 <_scanf_float+0x84>
 801ce42:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ce46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801ce4a:	464a      	mov	r2, r9
 801ce4c:	4640      	mov	r0, r8
 801ce4e:	4798      	blx	r3
 801ce50:	6923      	ldr	r3, [r4, #16]
 801ce52:	3b01      	subs	r3, #1
 801ce54:	6123      	str	r3, [r4, #16]
 801ce56:	e7f0      	b.n	801ce3a <_scanf_float+0x2fe>
 801ce58:	46aa      	mov	sl, r5
 801ce5a:	46b3      	mov	fp, r6
 801ce5c:	e7de      	b.n	801ce1c <_scanf_float+0x2e0>
 801ce5e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801ce62:	6923      	ldr	r3, [r4, #16]
 801ce64:	2965      	cmp	r1, #101	@ 0x65
 801ce66:	f103 33ff 	add.w	r3, r3, #4294967295
 801ce6a:	f106 35ff 	add.w	r5, r6, #4294967295
 801ce6e:	6123      	str	r3, [r4, #16]
 801ce70:	d00c      	beq.n	801ce8c <_scanf_float+0x350>
 801ce72:	2945      	cmp	r1, #69	@ 0x45
 801ce74:	d00a      	beq.n	801ce8c <_scanf_float+0x350>
 801ce76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ce7a:	464a      	mov	r2, r9
 801ce7c:	4640      	mov	r0, r8
 801ce7e:	4798      	blx	r3
 801ce80:	6923      	ldr	r3, [r4, #16]
 801ce82:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801ce86:	3b01      	subs	r3, #1
 801ce88:	1eb5      	subs	r5, r6, #2
 801ce8a:	6123      	str	r3, [r4, #16]
 801ce8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ce90:	464a      	mov	r2, r9
 801ce92:	4640      	mov	r0, r8
 801ce94:	4798      	blx	r3
 801ce96:	462e      	mov	r6, r5
 801ce98:	6822      	ldr	r2, [r4, #0]
 801ce9a:	f012 0210 	ands.w	r2, r2, #16
 801ce9e:	d001      	beq.n	801cea4 <_scanf_float+0x368>
 801cea0:	2000      	movs	r0, #0
 801cea2:	e68e      	b.n	801cbc2 <_scanf_float+0x86>
 801cea4:	7032      	strb	r2, [r6, #0]
 801cea6:	6823      	ldr	r3, [r4, #0]
 801cea8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801ceac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801ceb0:	d123      	bne.n	801cefa <_scanf_float+0x3be>
 801ceb2:	9b02      	ldr	r3, [sp, #8]
 801ceb4:	429f      	cmp	r7, r3
 801ceb6:	d00a      	beq.n	801cece <_scanf_float+0x392>
 801ceb8:	1bda      	subs	r2, r3, r7
 801ceba:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801cebe:	429e      	cmp	r6, r3
 801cec0:	bf28      	it	cs
 801cec2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801cec6:	491e      	ldr	r1, [pc, #120]	@ (801cf40 <_scanf_float+0x404>)
 801cec8:	4630      	mov	r0, r6
 801ceca:	f000 f96f 	bl	801d1ac <siprintf>
 801cece:	9901      	ldr	r1, [sp, #4]
 801ced0:	2200      	movs	r2, #0
 801ced2:	4640      	mov	r0, r8
 801ced4:	f7ff f8aa 	bl	801c02c <_strtod_r>
 801ced8:	9b03      	ldr	r3, [sp, #12]
 801ceda:	6821      	ldr	r1, [r4, #0]
 801cedc:	681b      	ldr	r3, [r3, #0]
 801cede:	f011 0f02 	tst.w	r1, #2
 801cee2:	f103 0204 	add.w	r2, r3, #4
 801cee6:	d015      	beq.n	801cf14 <_scanf_float+0x3d8>
 801cee8:	9903      	ldr	r1, [sp, #12]
 801ceea:	600a      	str	r2, [r1, #0]
 801ceec:	681b      	ldr	r3, [r3, #0]
 801ceee:	ed83 0b00 	vstr	d0, [r3]
 801cef2:	68e3      	ldr	r3, [r4, #12]
 801cef4:	3301      	adds	r3, #1
 801cef6:	60e3      	str	r3, [r4, #12]
 801cef8:	e7d2      	b.n	801cea0 <_scanf_float+0x364>
 801cefa:	9b04      	ldr	r3, [sp, #16]
 801cefc:	2b00      	cmp	r3, #0
 801cefe:	d0e6      	beq.n	801cece <_scanf_float+0x392>
 801cf00:	9905      	ldr	r1, [sp, #20]
 801cf02:	230a      	movs	r3, #10
 801cf04:	3101      	adds	r1, #1
 801cf06:	4640      	mov	r0, r8
 801cf08:	f7ff f95e 	bl	801c1c8 <_strtol_r>
 801cf0c:	9b04      	ldr	r3, [sp, #16]
 801cf0e:	9e05      	ldr	r6, [sp, #20]
 801cf10:	1ac2      	subs	r2, r0, r3
 801cf12:	e7d2      	b.n	801ceba <_scanf_float+0x37e>
 801cf14:	f011 0f04 	tst.w	r1, #4
 801cf18:	9903      	ldr	r1, [sp, #12]
 801cf1a:	600a      	str	r2, [r1, #0]
 801cf1c:	d1e6      	bne.n	801ceec <_scanf_float+0x3b0>
 801cf1e:	eeb4 0b40 	vcmp.f64	d0, d0
 801cf22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf26:	681d      	ldr	r5, [r3, #0]
 801cf28:	d705      	bvc.n	801cf36 <_scanf_float+0x3fa>
 801cf2a:	4806      	ldr	r0, [pc, #24]	@ (801cf44 <_scanf_float+0x408>)
 801cf2c:	f000 fbb0 	bl	801d690 <nanf>
 801cf30:	ed85 0a00 	vstr	s0, [r5]
 801cf34:	e7dd      	b.n	801cef2 <_scanf_float+0x3b6>
 801cf36:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801cf3a:	e7f9      	b.n	801cf30 <_scanf_float+0x3f4>
 801cf3c:	2700      	movs	r7, #0
 801cf3e:	e635      	b.n	801cbac <_scanf_float+0x70>
 801cf40:	080233e9 	.word	0x080233e9
 801cf44:	08023431 	.word	0x08023431

0801cf48 <std>:
 801cf48:	2300      	movs	r3, #0
 801cf4a:	b510      	push	{r4, lr}
 801cf4c:	4604      	mov	r4, r0
 801cf4e:	e9c0 3300 	strd	r3, r3, [r0]
 801cf52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801cf56:	6083      	str	r3, [r0, #8]
 801cf58:	8181      	strh	r1, [r0, #12]
 801cf5a:	6643      	str	r3, [r0, #100]	@ 0x64
 801cf5c:	81c2      	strh	r2, [r0, #14]
 801cf5e:	6183      	str	r3, [r0, #24]
 801cf60:	4619      	mov	r1, r3
 801cf62:	2208      	movs	r2, #8
 801cf64:	305c      	adds	r0, #92	@ 0x5c
 801cf66:	f000 fa81 	bl	801d46c <memset>
 801cf6a:	4b0d      	ldr	r3, [pc, #52]	@ (801cfa0 <std+0x58>)
 801cf6c:	6263      	str	r3, [r4, #36]	@ 0x24
 801cf6e:	4b0d      	ldr	r3, [pc, #52]	@ (801cfa4 <std+0x5c>)
 801cf70:	62a3      	str	r3, [r4, #40]	@ 0x28
 801cf72:	4b0d      	ldr	r3, [pc, #52]	@ (801cfa8 <std+0x60>)
 801cf74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801cf76:	4b0d      	ldr	r3, [pc, #52]	@ (801cfac <std+0x64>)
 801cf78:	6323      	str	r3, [r4, #48]	@ 0x30
 801cf7a:	4b0d      	ldr	r3, [pc, #52]	@ (801cfb0 <std+0x68>)
 801cf7c:	6224      	str	r4, [r4, #32]
 801cf7e:	429c      	cmp	r4, r3
 801cf80:	d006      	beq.n	801cf90 <std+0x48>
 801cf82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801cf86:	4294      	cmp	r4, r2
 801cf88:	d002      	beq.n	801cf90 <std+0x48>
 801cf8a:	33d0      	adds	r3, #208	@ 0xd0
 801cf8c:	429c      	cmp	r4, r3
 801cf8e:	d105      	bne.n	801cf9c <std+0x54>
 801cf90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801cf94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801cf98:	f7e8 ba72 	b.w	8005480 <__retarget_lock_init_recursive>
 801cf9c:	bd10      	pop	{r4, pc}
 801cf9e:	bf00      	nop
 801cfa0:	0801d1f1 	.word	0x0801d1f1
 801cfa4:	0801d213 	.word	0x0801d213
 801cfa8:	0801d24b 	.word	0x0801d24b
 801cfac:	0801d26f 	.word	0x0801d26f
 801cfb0:	2401c994 	.word	0x2401c994

0801cfb4 <stdio_exit_handler>:
 801cfb4:	4a02      	ldr	r2, [pc, #8]	@ (801cfc0 <stdio_exit_handler+0xc>)
 801cfb6:	4903      	ldr	r1, [pc, #12]	@ (801cfc4 <stdio_exit_handler+0x10>)
 801cfb8:	4803      	ldr	r0, [pc, #12]	@ (801cfc8 <stdio_exit_handler+0x14>)
 801cfba:	f000 b869 	b.w	801d090 <_fwalk_sglue>
 801cfbe:	bf00      	nop
 801cfc0:	240000a8 	.word	0x240000a8
 801cfc4:	0801f975 	.word	0x0801f975
 801cfc8:	24000224 	.word	0x24000224

0801cfcc <cleanup_stdio>:
 801cfcc:	6841      	ldr	r1, [r0, #4]
 801cfce:	4b0c      	ldr	r3, [pc, #48]	@ (801d000 <cleanup_stdio+0x34>)
 801cfd0:	4299      	cmp	r1, r3
 801cfd2:	b510      	push	{r4, lr}
 801cfd4:	4604      	mov	r4, r0
 801cfd6:	d001      	beq.n	801cfdc <cleanup_stdio+0x10>
 801cfd8:	f002 fccc 	bl	801f974 <_fflush_r>
 801cfdc:	68a1      	ldr	r1, [r4, #8]
 801cfde:	4b09      	ldr	r3, [pc, #36]	@ (801d004 <cleanup_stdio+0x38>)
 801cfe0:	4299      	cmp	r1, r3
 801cfe2:	d002      	beq.n	801cfea <cleanup_stdio+0x1e>
 801cfe4:	4620      	mov	r0, r4
 801cfe6:	f002 fcc5 	bl	801f974 <_fflush_r>
 801cfea:	68e1      	ldr	r1, [r4, #12]
 801cfec:	4b06      	ldr	r3, [pc, #24]	@ (801d008 <cleanup_stdio+0x3c>)
 801cfee:	4299      	cmp	r1, r3
 801cff0:	d004      	beq.n	801cffc <cleanup_stdio+0x30>
 801cff2:	4620      	mov	r0, r4
 801cff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801cff8:	f002 bcbc 	b.w	801f974 <_fflush_r>
 801cffc:	bd10      	pop	{r4, pc}
 801cffe:	bf00      	nop
 801d000:	2401c994 	.word	0x2401c994
 801d004:	2401c9fc 	.word	0x2401c9fc
 801d008:	2401ca64 	.word	0x2401ca64

0801d00c <global_stdio_init.part.0>:
 801d00c:	b510      	push	{r4, lr}
 801d00e:	4b0b      	ldr	r3, [pc, #44]	@ (801d03c <global_stdio_init.part.0+0x30>)
 801d010:	4c0b      	ldr	r4, [pc, #44]	@ (801d040 <global_stdio_init.part.0+0x34>)
 801d012:	4a0c      	ldr	r2, [pc, #48]	@ (801d044 <global_stdio_init.part.0+0x38>)
 801d014:	601a      	str	r2, [r3, #0]
 801d016:	4620      	mov	r0, r4
 801d018:	2200      	movs	r2, #0
 801d01a:	2104      	movs	r1, #4
 801d01c:	f7ff ff94 	bl	801cf48 <std>
 801d020:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801d024:	2201      	movs	r2, #1
 801d026:	2109      	movs	r1, #9
 801d028:	f7ff ff8e 	bl	801cf48 <std>
 801d02c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801d030:	2202      	movs	r2, #2
 801d032:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d036:	2112      	movs	r1, #18
 801d038:	f7ff bf86 	b.w	801cf48 <std>
 801d03c:	2401cacc 	.word	0x2401cacc
 801d040:	2401c994 	.word	0x2401c994
 801d044:	0801cfb5 	.word	0x0801cfb5

0801d048 <__sfp_lock_acquire>:
 801d048:	4801      	ldr	r0, [pc, #4]	@ (801d050 <__sfp_lock_acquire+0x8>)
 801d04a:	f7e8 ba41 	b.w	80054d0 <__retarget_lock_acquire_recursive>
 801d04e:	bf00      	nop
 801d050:	24000c30 	.word	0x24000c30

0801d054 <__sfp_lock_release>:
 801d054:	4801      	ldr	r0, [pc, #4]	@ (801d05c <__sfp_lock_release+0x8>)
 801d056:	f7e8 ba50 	b.w	80054fa <__retarget_lock_release_recursive>
 801d05a:	bf00      	nop
 801d05c:	24000c30 	.word	0x24000c30

0801d060 <__sinit>:
 801d060:	b510      	push	{r4, lr}
 801d062:	4604      	mov	r4, r0
 801d064:	f7ff fff0 	bl	801d048 <__sfp_lock_acquire>
 801d068:	6a23      	ldr	r3, [r4, #32]
 801d06a:	b11b      	cbz	r3, 801d074 <__sinit+0x14>
 801d06c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d070:	f7ff bff0 	b.w	801d054 <__sfp_lock_release>
 801d074:	4b04      	ldr	r3, [pc, #16]	@ (801d088 <__sinit+0x28>)
 801d076:	6223      	str	r3, [r4, #32]
 801d078:	4b04      	ldr	r3, [pc, #16]	@ (801d08c <__sinit+0x2c>)
 801d07a:	681b      	ldr	r3, [r3, #0]
 801d07c:	2b00      	cmp	r3, #0
 801d07e:	d1f5      	bne.n	801d06c <__sinit+0xc>
 801d080:	f7ff ffc4 	bl	801d00c <global_stdio_init.part.0>
 801d084:	e7f2      	b.n	801d06c <__sinit+0xc>
 801d086:	bf00      	nop
 801d088:	0801cfcd 	.word	0x0801cfcd
 801d08c:	2401cacc 	.word	0x2401cacc

0801d090 <_fwalk_sglue>:
 801d090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d094:	4607      	mov	r7, r0
 801d096:	4688      	mov	r8, r1
 801d098:	4614      	mov	r4, r2
 801d09a:	2600      	movs	r6, #0
 801d09c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801d0a0:	f1b9 0901 	subs.w	r9, r9, #1
 801d0a4:	d505      	bpl.n	801d0b2 <_fwalk_sglue+0x22>
 801d0a6:	6824      	ldr	r4, [r4, #0]
 801d0a8:	2c00      	cmp	r4, #0
 801d0aa:	d1f7      	bne.n	801d09c <_fwalk_sglue+0xc>
 801d0ac:	4630      	mov	r0, r6
 801d0ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d0b2:	89ab      	ldrh	r3, [r5, #12]
 801d0b4:	2b01      	cmp	r3, #1
 801d0b6:	d907      	bls.n	801d0c8 <_fwalk_sglue+0x38>
 801d0b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801d0bc:	3301      	adds	r3, #1
 801d0be:	d003      	beq.n	801d0c8 <_fwalk_sglue+0x38>
 801d0c0:	4629      	mov	r1, r5
 801d0c2:	4638      	mov	r0, r7
 801d0c4:	47c0      	blx	r8
 801d0c6:	4306      	orrs	r6, r0
 801d0c8:	3568      	adds	r5, #104	@ 0x68
 801d0ca:	e7e9      	b.n	801d0a0 <_fwalk_sglue+0x10>

0801d0cc <iprintf>:
 801d0cc:	b40f      	push	{r0, r1, r2, r3}
 801d0ce:	b507      	push	{r0, r1, r2, lr}
 801d0d0:	4906      	ldr	r1, [pc, #24]	@ (801d0ec <iprintf+0x20>)
 801d0d2:	ab04      	add	r3, sp, #16
 801d0d4:	6808      	ldr	r0, [r1, #0]
 801d0d6:	f853 2b04 	ldr.w	r2, [r3], #4
 801d0da:	6881      	ldr	r1, [r0, #8]
 801d0dc:	9301      	str	r3, [sp, #4]
 801d0de:	f002 faad 	bl	801f63c <_vfiprintf_r>
 801d0e2:	b003      	add	sp, #12
 801d0e4:	f85d eb04 	ldr.w	lr, [sp], #4
 801d0e8:	b004      	add	sp, #16
 801d0ea:	4770      	bx	lr
 801d0ec:	24000220 	.word	0x24000220

0801d0f0 <_puts_r>:
 801d0f0:	6a03      	ldr	r3, [r0, #32]
 801d0f2:	b570      	push	{r4, r5, r6, lr}
 801d0f4:	6884      	ldr	r4, [r0, #8]
 801d0f6:	4605      	mov	r5, r0
 801d0f8:	460e      	mov	r6, r1
 801d0fa:	b90b      	cbnz	r3, 801d100 <_puts_r+0x10>
 801d0fc:	f7ff ffb0 	bl	801d060 <__sinit>
 801d100:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d102:	07db      	lsls	r3, r3, #31
 801d104:	d405      	bmi.n	801d112 <_puts_r+0x22>
 801d106:	89a3      	ldrh	r3, [r4, #12]
 801d108:	0598      	lsls	r0, r3, #22
 801d10a:	d402      	bmi.n	801d112 <_puts_r+0x22>
 801d10c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d10e:	f7e8 f9df 	bl	80054d0 <__retarget_lock_acquire_recursive>
 801d112:	89a3      	ldrh	r3, [r4, #12]
 801d114:	0719      	lsls	r1, r3, #28
 801d116:	d502      	bpl.n	801d11e <_puts_r+0x2e>
 801d118:	6923      	ldr	r3, [r4, #16]
 801d11a:	2b00      	cmp	r3, #0
 801d11c:	d135      	bne.n	801d18a <_puts_r+0x9a>
 801d11e:	4621      	mov	r1, r4
 801d120:	4628      	mov	r0, r5
 801d122:	f000 f923 	bl	801d36c <__swsetup_r>
 801d126:	b380      	cbz	r0, 801d18a <_puts_r+0x9a>
 801d128:	f04f 35ff 	mov.w	r5, #4294967295
 801d12c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d12e:	07da      	lsls	r2, r3, #31
 801d130:	d405      	bmi.n	801d13e <_puts_r+0x4e>
 801d132:	89a3      	ldrh	r3, [r4, #12]
 801d134:	059b      	lsls	r3, r3, #22
 801d136:	d402      	bmi.n	801d13e <_puts_r+0x4e>
 801d138:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d13a:	f7e8 f9de 	bl	80054fa <__retarget_lock_release_recursive>
 801d13e:	4628      	mov	r0, r5
 801d140:	bd70      	pop	{r4, r5, r6, pc}
 801d142:	2b00      	cmp	r3, #0
 801d144:	da04      	bge.n	801d150 <_puts_r+0x60>
 801d146:	69a2      	ldr	r2, [r4, #24]
 801d148:	429a      	cmp	r2, r3
 801d14a:	dc17      	bgt.n	801d17c <_puts_r+0x8c>
 801d14c:	290a      	cmp	r1, #10
 801d14e:	d015      	beq.n	801d17c <_puts_r+0x8c>
 801d150:	6823      	ldr	r3, [r4, #0]
 801d152:	1c5a      	adds	r2, r3, #1
 801d154:	6022      	str	r2, [r4, #0]
 801d156:	7019      	strb	r1, [r3, #0]
 801d158:	68a3      	ldr	r3, [r4, #8]
 801d15a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801d15e:	3b01      	subs	r3, #1
 801d160:	60a3      	str	r3, [r4, #8]
 801d162:	2900      	cmp	r1, #0
 801d164:	d1ed      	bne.n	801d142 <_puts_r+0x52>
 801d166:	2b00      	cmp	r3, #0
 801d168:	da11      	bge.n	801d18e <_puts_r+0x9e>
 801d16a:	4622      	mov	r2, r4
 801d16c:	210a      	movs	r1, #10
 801d16e:	4628      	mov	r0, r5
 801d170:	f000 f8be 	bl	801d2f0 <__swbuf_r>
 801d174:	3001      	adds	r0, #1
 801d176:	d0d7      	beq.n	801d128 <_puts_r+0x38>
 801d178:	250a      	movs	r5, #10
 801d17a:	e7d7      	b.n	801d12c <_puts_r+0x3c>
 801d17c:	4622      	mov	r2, r4
 801d17e:	4628      	mov	r0, r5
 801d180:	f000 f8b6 	bl	801d2f0 <__swbuf_r>
 801d184:	3001      	adds	r0, #1
 801d186:	d1e7      	bne.n	801d158 <_puts_r+0x68>
 801d188:	e7ce      	b.n	801d128 <_puts_r+0x38>
 801d18a:	3e01      	subs	r6, #1
 801d18c:	e7e4      	b.n	801d158 <_puts_r+0x68>
 801d18e:	6823      	ldr	r3, [r4, #0]
 801d190:	1c5a      	adds	r2, r3, #1
 801d192:	6022      	str	r2, [r4, #0]
 801d194:	220a      	movs	r2, #10
 801d196:	701a      	strb	r2, [r3, #0]
 801d198:	e7ee      	b.n	801d178 <_puts_r+0x88>
	...

0801d19c <puts>:
 801d19c:	4b02      	ldr	r3, [pc, #8]	@ (801d1a8 <puts+0xc>)
 801d19e:	4601      	mov	r1, r0
 801d1a0:	6818      	ldr	r0, [r3, #0]
 801d1a2:	f7ff bfa5 	b.w	801d0f0 <_puts_r>
 801d1a6:	bf00      	nop
 801d1a8:	24000220 	.word	0x24000220

0801d1ac <siprintf>:
 801d1ac:	b40e      	push	{r1, r2, r3}
 801d1ae:	b510      	push	{r4, lr}
 801d1b0:	b09d      	sub	sp, #116	@ 0x74
 801d1b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 801d1b4:	9002      	str	r0, [sp, #8]
 801d1b6:	9006      	str	r0, [sp, #24]
 801d1b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801d1bc:	480a      	ldr	r0, [pc, #40]	@ (801d1e8 <siprintf+0x3c>)
 801d1be:	9107      	str	r1, [sp, #28]
 801d1c0:	9104      	str	r1, [sp, #16]
 801d1c2:	490a      	ldr	r1, [pc, #40]	@ (801d1ec <siprintf+0x40>)
 801d1c4:	f853 2b04 	ldr.w	r2, [r3], #4
 801d1c8:	9105      	str	r1, [sp, #20]
 801d1ca:	2400      	movs	r4, #0
 801d1cc:	a902      	add	r1, sp, #8
 801d1ce:	6800      	ldr	r0, [r0, #0]
 801d1d0:	9301      	str	r3, [sp, #4]
 801d1d2:	941b      	str	r4, [sp, #108]	@ 0x6c
 801d1d4:	f002 f90c 	bl	801f3f0 <_svfiprintf_r>
 801d1d8:	9b02      	ldr	r3, [sp, #8]
 801d1da:	701c      	strb	r4, [r3, #0]
 801d1dc:	b01d      	add	sp, #116	@ 0x74
 801d1de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d1e2:	b003      	add	sp, #12
 801d1e4:	4770      	bx	lr
 801d1e6:	bf00      	nop
 801d1e8:	24000220 	.word	0x24000220
 801d1ec:	ffff0208 	.word	0xffff0208

0801d1f0 <__sread>:
 801d1f0:	b510      	push	{r4, lr}
 801d1f2:	460c      	mov	r4, r1
 801d1f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d1f8:	f000 f9d6 	bl	801d5a8 <_read_r>
 801d1fc:	2800      	cmp	r0, #0
 801d1fe:	bfab      	itete	ge
 801d200:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801d202:	89a3      	ldrhlt	r3, [r4, #12]
 801d204:	181b      	addge	r3, r3, r0
 801d206:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801d20a:	bfac      	ite	ge
 801d20c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801d20e:	81a3      	strhlt	r3, [r4, #12]
 801d210:	bd10      	pop	{r4, pc}

0801d212 <__swrite>:
 801d212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d216:	461f      	mov	r7, r3
 801d218:	898b      	ldrh	r3, [r1, #12]
 801d21a:	05db      	lsls	r3, r3, #23
 801d21c:	4605      	mov	r5, r0
 801d21e:	460c      	mov	r4, r1
 801d220:	4616      	mov	r6, r2
 801d222:	d505      	bpl.n	801d230 <__swrite+0x1e>
 801d224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d228:	2302      	movs	r3, #2
 801d22a:	2200      	movs	r2, #0
 801d22c:	f000 f9aa 	bl	801d584 <_lseek_r>
 801d230:	89a3      	ldrh	r3, [r4, #12]
 801d232:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d236:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801d23a:	81a3      	strh	r3, [r4, #12]
 801d23c:	4632      	mov	r2, r6
 801d23e:	463b      	mov	r3, r7
 801d240:	4628      	mov	r0, r5
 801d242:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801d246:	f000 b9d1 	b.w	801d5ec <_write_r>

0801d24a <__sseek>:
 801d24a:	b510      	push	{r4, lr}
 801d24c:	460c      	mov	r4, r1
 801d24e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d252:	f000 f997 	bl	801d584 <_lseek_r>
 801d256:	1c43      	adds	r3, r0, #1
 801d258:	89a3      	ldrh	r3, [r4, #12]
 801d25a:	bf15      	itete	ne
 801d25c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801d25e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801d262:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801d266:	81a3      	strheq	r3, [r4, #12]
 801d268:	bf18      	it	ne
 801d26a:	81a3      	strhne	r3, [r4, #12]
 801d26c:	bd10      	pop	{r4, pc}

0801d26e <__sclose>:
 801d26e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d272:	f000 b919 	b.w	801d4a8 <_close_r>

0801d276 <_vsniprintf_r>:
 801d276:	b530      	push	{r4, r5, lr}
 801d278:	4614      	mov	r4, r2
 801d27a:	2c00      	cmp	r4, #0
 801d27c:	b09b      	sub	sp, #108	@ 0x6c
 801d27e:	4605      	mov	r5, r0
 801d280:	461a      	mov	r2, r3
 801d282:	da05      	bge.n	801d290 <_vsniprintf_r+0x1a>
 801d284:	238b      	movs	r3, #139	@ 0x8b
 801d286:	6003      	str	r3, [r0, #0]
 801d288:	f04f 30ff 	mov.w	r0, #4294967295
 801d28c:	b01b      	add	sp, #108	@ 0x6c
 801d28e:	bd30      	pop	{r4, r5, pc}
 801d290:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801d294:	f8ad 300c 	strh.w	r3, [sp, #12]
 801d298:	f04f 0300 	mov.w	r3, #0
 801d29c:	9319      	str	r3, [sp, #100]	@ 0x64
 801d29e:	bf14      	ite	ne
 801d2a0:	f104 33ff 	addne.w	r3, r4, #4294967295
 801d2a4:	4623      	moveq	r3, r4
 801d2a6:	9302      	str	r3, [sp, #8]
 801d2a8:	9305      	str	r3, [sp, #20]
 801d2aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801d2ae:	9100      	str	r1, [sp, #0]
 801d2b0:	9104      	str	r1, [sp, #16]
 801d2b2:	f8ad 300e 	strh.w	r3, [sp, #14]
 801d2b6:	4669      	mov	r1, sp
 801d2b8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801d2ba:	f002 f899 	bl	801f3f0 <_svfiprintf_r>
 801d2be:	1c43      	adds	r3, r0, #1
 801d2c0:	bfbc      	itt	lt
 801d2c2:	238b      	movlt	r3, #139	@ 0x8b
 801d2c4:	602b      	strlt	r3, [r5, #0]
 801d2c6:	2c00      	cmp	r4, #0
 801d2c8:	d0e0      	beq.n	801d28c <_vsniprintf_r+0x16>
 801d2ca:	9b00      	ldr	r3, [sp, #0]
 801d2cc:	2200      	movs	r2, #0
 801d2ce:	701a      	strb	r2, [r3, #0]
 801d2d0:	e7dc      	b.n	801d28c <_vsniprintf_r+0x16>
	...

0801d2d4 <vsniprintf>:
 801d2d4:	b507      	push	{r0, r1, r2, lr}
 801d2d6:	9300      	str	r3, [sp, #0]
 801d2d8:	4613      	mov	r3, r2
 801d2da:	460a      	mov	r2, r1
 801d2dc:	4601      	mov	r1, r0
 801d2de:	4803      	ldr	r0, [pc, #12]	@ (801d2ec <vsniprintf+0x18>)
 801d2e0:	6800      	ldr	r0, [r0, #0]
 801d2e2:	f7ff ffc8 	bl	801d276 <_vsniprintf_r>
 801d2e6:	b003      	add	sp, #12
 801d2e8:	f85d fb04 	ldr.w	pc, [sp], #4
 801d2ec:	24000220 	.word	0x24000220

0801d2f0 <__swbuf_r>:
 801d2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d2f2:	460e      	mov	r6, r1
 801d2f4:	4614      	mov	r4, r2
 801d2f6:	4605      	mov	r5, r0
 801d2f8:	b118      	cbz	r0, 801d302 <__swbuf_r+0x12>
 801d2fa:	6a03      	ldr	r3, [r0, #32]
 801d2fc:	b90b      	cbnz	r3, 801d302 <__swbuf_r+0x12>
 801d2fe:	f7ff feaf 	bl	801d060 <__sinit>
 801d302:	69a3      	ldr	r3, [r4, #24]
 801d304:	60a3      	str	r3, [r4, #8]
 801d306:	89a3      	ldrh	r3, [r4, #12]
 801d308:	071a      	lsls	r2, r3, #28
 801d30a:	d501      	bpl.n	801d310 <__swbuf_r+0x20>
 801d30c:	6923      	ldr	r3, [r4, #16]
 801d30e:	b943      	cbnz	r3, 801d322 <__swbuf_r+0x32>
 801d310:	4621      	mov	r1, r4
 801d312:	4628      	mov	r0, r5
 801d314:	f000 f82a 	bl	801d36c <__swsetup_r>
 801d318:	b118      	cbz	r0, 801d322 <__swbuf_r+0x32>
 801d31a:	f04f 37ff 	mov.w	r7, #4294967295
 801d31e:	4638      	mov	r0, r7
 801d320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d322:	6823      	ldr	r3, [r4, #0]
 801d324:	6922      	ldr	r2, [r4, #16]
 801d326:	1a98      	subs	r0, r3, r2
 801d328:	6963      	ldr	r3, [r4, #20]
 801d32a:	b2f6      	uxtb	r6, r6
 801d32c:	4283      	cmp	r3, r0
 801d32e:	4637      	mov	r7, r6
 801d330:	dc05      	bgt.n	801d33e <__swbuf_r+0x4e>
 801d332:	4621      	mov	r1, r4
 801d334:	4628      	mov	r0, r5
 801d336:	f002 fb1d 	bl	801f974 <_fflush_r>
 801d33a:	2800      	cmp	r0, #0
 801d33c:	d1ed      	bne.n	801d31a <__swbuf_r+0x2a>
 801d33e:	68a3      	ldr	r3, [r4, #8]
 801d340:	3b01      	subs	r3, #1
 801d342:	60a3      	str	r3, [r4, #8]
 801d344:	6823      	ldr	r3, [r4, #0]
 801d346:	1c5a      	adds	r2, r3, #1
 801d348:	6022      	str	r2, [r4, #0]
 801d34a:	701e      	strb	r6, [r3, #0]
 801d34c:	6962      	ldr	r2, [r4, #20]
 801d34e:	1c43      	adds	r3, r0, #1
 801d350:	429a      	cmp	r2, r3
 801d352:	d004      	beq.n	801d35e <__swbuf_r+0x6e>
 801d354:	89a3      	ldrh	r3, [r4, #12]
 801d356:	07db      	lsls	r3, r3, #31
 801d358:	d5e1      	bpl.n	801d31e <__swbuf_r+0x2e>
 801d35a:	2e0a      	cmp	r6, #10
 801d35c:	d1df      	bne.n	801d31e <__swbuf_r+0x2e>
 801d35e:	4621      	mov	r1, r4
 801d360:	4628      	mov	r0, r5
 801d362:	f002 fb07 	bl	801f974 <_fflush_r>
 801d366:	2800      	cmp	r0, #0
 801d368:	d0d9      	beq.n	801d31e <__swbuf_r+0x2e>
 801d36a:	e7d6      	b.n	801d31a <__swbuf_r+0x2a>

0801d36c <__swsetup_r>:
 801d36c:	b538      	push	{r3, r4, r5, lr}
 801d36e:	4b29      	ldr	r3, [pc, #164]	@ (801d414 <__swsetup_r+0xa8>)
 801d370:	4605      	mov	r5, r0
 801d372:	6818      	ldr	r0, [r3, #0]
 801d374:	460c      	mov	r4, r1
 801d376:	b118      	cbz	r0, 801d380 <__swsetup_r+0x14>
 801d378:	6a03      	ldr	r3, [r0, #32]
 801d37a:	b90b      	cbnz	r3, 801d380 <__swsetup_r+0x14>
 801d37c:	f7ff fe70 	bl	801d060 <__sinit>
 801d380:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d384:	0719      	lsls	r1, r3, #28
 801d386:	d422      	bmi.n	801d3ce <__swsetup_r+0x62>
 801d388:	06da      	lsls	r2, r3, #27
 801d38a:	d407      	bmi.n	801d39c <__swsetup_r+0x30>
 801d38c:	2209      	movs	r2, #9
 801d38e:	602a      	str	r2, [r5, #0]
 801d390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d394:	81a3      	strh	r3, [r4, #12]
 801d396:	f04f 30ff 	mov.w	r0, #4294967295
 801d39a:	e033      	b.n	801d404 <__swsetup_r+0x98>
 801d39c:	0758      	lsls	r0, r3, #29
 801d39e:	d512      	bpl.n	801d3c6 <__swsetup_r+0x5a>
 801d3a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d3a2:	b141      	cbz	r1, 801d3b6 <__swsetup_r+0x4a>
 801d3a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d3a8:	4299      	cmp	r1, r3
 801d3aa:	d002      	beq.n	801d3b2 <__swsetup_r+0x46>
 801d3ac:	4628      	mov	r0, r5
 801d3ae:	f000 ff79 	bl	801e2a4 <_free_r>
 801d3b2:	2300      	movs	r3, #0
 801d3b4:	6363      	str	r3, [r4, #52]	@ 0x34
 801d3b6:	89a3      	ldrh	r3, [r4, #12]
 801d3b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801d3bc:	81a3      	strh	r3, [r4, #12]
 801d3be:	2300      	movs	r3, #0
 801d3c0:	6063      	str	r3, [r4, #4]
 801d3c2:	6923      	ldr	r3, [r4, #16]
 801d3c4:	6023      	str	r3, [r4, #0]
 801d3c6:	89a3      	ldrh	r3, [r4, #12]
 801d3c8:	f043 0308 	orr.w	r3, r3, #8
 801d3cc:	81a3      	strh	r3, [r4, #12]
 801d3ce:	6923      	ldr	r3, [r4, #16]
 801d3d0:	b94b      	cbnz	r3, 801d3e6 <__swsetup_r+0x7a>
 801d3d2:	89a3      	ldrh	r3, [r4, #12]
 801d3d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801d3d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801d3dc:	d003      	beq.n	801d3e6 <__swsetup_r+0x7a>
 801d3de:	4621      	mov	r1, r4
 801d3e0:	4628      	mov	r0, r5
 801d3e2:	f002 fb27 	bl	801fa34 <__smakebuf_r>
 801d3e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d3ea:	f013 0201 	ands.w	r2, r3, #1
 801d3ee:	d00a      	beq.n	801d406 <__swsetup_r+0x9a>
 801d3f0:	2200      	movs	r2, #0
 801d3f2:	60a2      	str	r2, [r4, #8]
 801d3f4:	6962      	ldr	r2, [r4, #20]
 801d3f6:	4252      	negs	r2, r2
 801d3f8:	61a2      	str	r2, [r4, #24]
 801d3fa:	6922      	ldr	r2, [r4, #16]
 801d3fc:	b942      	cbnz	r2, 801d410 <__swsetup_r+0xa4>
 801d3fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801d402:	d1c5      	bne.n	801d390 <__swsetup_r+0x24>
 801d404:	bd38      	pop	{r3, r4, r5, pc}
 801d406:	0799      	lsls	r1, r3, #30
 801d408:	bf58      	it	pl
 801d40a:	6962      	ldrpl	r2, [r4, #20]
 801d40c:	60a2      	str	r2, [r4, #8]
 801d40e:	e7f4      	b.n	801d3fa <__swsetup_r+0x8e>
 801d410:	2000      	movs	r0, #0
 801d412:	e7f7      	b.n	801d404 <__swsetup_r+0x98>
 801d414:	24000220 	.word	0x24000220

0801d418 <memcmp>:
 801d418:	b510      	push	{r4, lr}
 801d41a:	3901      	subs	r1, #1
 801d41c:	4402      	add	r2, r0
 801d41e:	4290      	cmp	r0, r2
 801d420:	d101      	bne.n	801d426 <memcmp+0xe>
 801d422:	2000      	movs	r0, #0
 801d424:	e005      	b.n	801d432 <memcmp+0x1a>
 801d426:	7803      	ldrb	r3, [r0, #0]
 801d428:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801d42c:	42a3      	cmp	r3, r4
 801d42e:	d001      	beq.n	801d434 <memcmp+0x1c>
 801d430:	1b18      	subs	r0, r3, r4
 801d432:	bd10      	pop	{r4, pc}
 801d434:	3001      	adds	r0, #1
 801d436:	e7f2      	b.n	801d41e <memcmp+0x6>

0801d438 <memmove>:
 801d438:	4288      	cmp	r0, r1
 801d43a:	b510      	push	{r4, lr}
 801d43c:	eb01 0402 	add.w	r4, r1, r2
 801d440:	d902      	bls.n	801d448 <memmove+0x10>
 801d442:	4284      	cmp	r4, r0
 801d444:	4623      	mov	r3, r4
 801d446:	d807      	bhi.n	801d458 <memmove+0x20>
 801d448:	1e43      	subs	r3, r0, #1
 801d44a:	42a1      	cmp	r1, r4
 801d44c:	d008      	beq.n	801d460 <memmove+0x28>
 801d44e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801d452:	f803 2f01 	strb.w	r2, [r3, #1]!
 801d456:	e7f8      	b.n	801d44a <memmove+0x12>
 801d458:	4402      	add	r2, r0
 801d45a:	4601      	mov	r1, r0
 801d45c:	428a      	cmp	r2, r1
 801d45e:	d100      	bne.n	801d462 <memmove+0x2a>
 801d460:	bd10      	pop	{r4, pc}
 801d462:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801d466:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801d46a:	e7f7      	b.n	801d45c <memmove+0x24>

0801d46c <memset>:
 801d46c:	4402      	add	r2, r0
 801d46e:	4603      	mov	r3, r0
 801d470:	4293      	cmp	r3, r2
 801d472:	d100      	bne.n	801d476 <memset+0xa>
 801d474:	4770      	bx	lr
 801d476:	f803 1b01 	strb.w	r1, [r3], #1
 801d47a:	e7f9      	b.n	801d470 <memset+0x4>

0801d47c <strncmp>:
 801d47c:	b510      	push	{r4, lr}
 801d47e:	b16a      	cbz	r2, 801d49c <strncmp+0x20>
 801d480:	3901      	subs	r1, #1
 801d482:	1884      	adds	r4, r0, r2
 801d484:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d488:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801d48c:	429a      	cmp	r2, r3
 801d48e:	d103      	bne.n	801d498 <strncmp+0x1c>
 801d490:	42a0      	cmp	r0, r4
 801d492:	d001      	beq.n	801d498 <strncmp+0x1c>
 801d494:	2a00      	cmp	r2, #0
 801d496:	d1f5      	bne.n	801d484 <strncmp+0x8>
 801d498:	1ad0      	subs	r0, r2, r3
 801d49a:	bd10      	pop	{r4, pc}
 801d49c:	4610      	mov	r0, r2
 801d49e:	e7fc      	b.n	801d49a <strncmp+0x1e>

0801d4a0 <_localeconv_r>:
 801d4a0:	4800      	ldr	r0, [pc, #0]	@ (801d4a4 <_localeconv_r+0x4>)
 801d4a2:	4770      	bx	lr
 801d4a4:	240001a4 	.word	0x240001a4

0801d4a8 <_close_r>:
 801d4a8:	b538      	push	{r3, r4, r5, lr}
 801d4aa:	4d06      	ldr	r5, [pc, #24]	@ (801d4c4 <_close_r+0x1c>)
 801d4ac:	2300      	movs	r3, #0
 801d4ae:	4604      	mov	r4, r0
 801d4b0:	4608      	mov	r0, r1
 801d4b2:	602b      	str	r3, [r5, #0]
 801d4b4:	f7e7 fa06 	bl	80048c4 <_close>
 801d4b8:	1c43      	adds	r3, r0, #1
 801d4ba:	d102      	bne.n	801d4c2 <_close_r+0x1a>
 801d4bc:	682b      	ldr	r3, [r5, #0]
 801d4be:	b103      	cbz	r3, 801d4c2 <_close_r+0x1a>
 801d4c0:	6023      	str	r3, [r4, #0]
 801d4c2:	bd38      	pop	{r3, r4, r5, pc}
 801d4c4:	2401c968 	.word	0x2401c968

0801d4c8 <_reclaim_reent>:
 801d4c8:	4b2d      	ldr	r3, [pc, #180]	@ (801d580 <_reclaim_reent+0xb8>)
 801d4ca:	681b      	ldr	r3, [r3, #0]
 801d4cc:	4283      	cmp	r3, r0
 801d4ce:	b570      	push	{r4, r5, r6, lr}
 801d4d0:	4604      	mov	r4, r0
 801d4d2:	d053      	beq.n	801d57c <_reclaim_reent+0xb4>
 801d4d4:	69c3      	ldr	r3, [r0, #28]
 801d4d6:	b31b      	cbz	r3, 801d520 <_reclaim_reent+0x58>
 801d4d8:	68db      	ldr	r3, [r3, #12]
 801d4da:	b163      	cbz	r3, 801d4f6 <_reclaim_reent+0x2e>
 801d4dc:	2500      	movs	r5, #0
 801d4de:	69e3      	ldr	r3, [r4, #28]
 801d4e0:	68db      	ldr	r3, [r3, #12]
 801d4e2:	5959      	ldr	r1, [r3, r5]
 801d4e4:	b9b1      	cbnz	r1, 801d514 <_reclaim_reent+0x4c>
 801d4e6:	3504      	adds	r5, #4
 801d4e8:	2d80      	cmp	r5, #128	@ 0x80
 801d4ea:	d1f8      	bne.n	801d4de <_reclaim_reent+0x16>
 801d4ec:	69e3      	ldr	r3, [r4, #28]
 801d4ee:	4620      	mov	r0, r4
 801d4f0:	68d9      	ldr	r1, [r3, #12]
 801d4f2:	f000 fed7 	bl	801e2a4 <_free_r>
 801d4f6:	69e3      	ldr	r3, [r4, #28]
 801d4f8:	6819      	ldr	r1, [r3, #0]
 801d4fa:	b111      	cbz	r1, 801d502 <_reclaim_reent+0x3a>
 801d4fc:	4620      	mov	r0, r4
 801d4fe:	f000 fed1 	bl	801e2a4 <_free_r>
 801d502:	69e3      	ldr	r3, [r4, #28]
 801d504:	689d      	ldr	r5, [r3, #8]
 801d506:	b15d      	cbz	r5, 801d520 <_reclaim_reent+0x58>
 801d508:	4629      	mov	r1, r5
 801d50a:	4620      	mov	r0, r4
 801d50c:	682d      	ldr	r5, [r5, #0]
 801d50e:	f000 fec9 	bl	801e2a4 <_free_r>
 801d512:	e7f8      	b.n	801d506 <_reclaim_reent+0x3e>
 801d514:	680e      	ldr	r6, [r1, #0]
 801d516:	4620      	mov	r0, r4
 801d518:	f000 fec4 	bl	801e2a4 <_free_r>
 801d51c:	4631      	mov	r1, r6
 801d51e:	e7e1      	b.n	801d4e4 <_reclaim_reent+0x1c>
 801d520:	6961      	ldr	r1, [r4, #20]
 801d522:	b111      	cbz	r1, 801d52a <_reclaim_reent+0x62>
 801d524:	4620      	mov	r0, r4
 801d526:	f000 febd 	bl	801e2a4 <_free_r>
 801d52a:	69e1      	ldr	r1, [r4, #28]
 801d52c:	b111      	cbz	r1, 801d534 <_reclaim_reent+0x6c>
 801d52e:	4620      	mov	r0, r4
 801d530:	f000 feb8 	bl	801e2a4 <_free_r>
 801d534:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801d536:	b111      	cbz	r1, 801d53e <_reclaim_reent+0x76>
 801d538:	4620      	mov	r0, r4
 801d53a:	f000 feb3 	bl	801e2a4 <_free_r>
 801d53e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d540:	b111      	cbz	r1, 801d548 <_reclaim_reent+0x80>
 801d542:	4620      	mov	r0, r4
 801d544:	f000 feae 	bl	801e2a4 <_free_r>
 801d548:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801d54a:	b111      	cbz	r1, 801d552 <_reclaim_reent+0x8a>
 801d54c:	4620      	mov	r0, r4
 801d54e:	f000 fea9 	bl	801e2a4 <_free_r>
 801d552:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801d554:	b111      	cbz	r1, 801d55c <_reclaim_reent+0x94>
 801d556:	4620      	mov	r0, r4
 801d558:	f000 fea4 	bl	801e2a4 <_free_r>
 801d55c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801d55e:	b111      	cbz	r1, 801d566 <_reclaim_reent+0x9e>
 801d560:	4620      	mov	r0, r4
 801d562:	f000 fe9f 	bl	801e2a4 <_free_r>
 801d566:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801d568:	b111      	cbz	r1, 801d570 <_reclaim_reent+0xa8>
 801d56a:	4620      	mov	r0, r4
 801d56c:	f000 fe9a 	bl	801e2a4 <_free_r>
 801d570:	6a23      	ldr	r3, [r4, #32]
 801d572:	b11b      	cbz	r3, 801d57c <_reclaim_reent+0xb4>
 801d574:	4620      	mov	r0, r4
 801d576:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801d57a:	4718      	bx	r3
 801d57c:	bd70      	pop	{r4, r5, r6, pc}
 801d57e:	bf00      	nop
 801d580:	24000220 	.word	0x24000220

0801d584 <_lseek_r>:
 801d584:	b538      	push	{r3, r4, r5, lr}
 801d586:	4d07      	ldr	r5, [pc, #28]	@ (801d5a4 <_lseek_r+0x20>)
 801d588:	4604      	mov	r4, r0
 801d58a:	4608      	mov	r0, r1
 801d58c:	4611      	mov	r1, r2
 801d58e:	2200      	movs	r2, #0
 801d590:	602a      	str	r2, [r5, #0]
 801d592:	461a      	mov	r2, r3
 801d594:	f7e7 f9bd 	bl	8004912 <_lseek>
 801d598:	1c43      	adds	r3, r0, #1
 801d59a:	d102      	bne.n	801d5a2 <_lseek_r+0x1e>
 801d59c:	682b      	ldr	r3, [r5, #0]
 801d59e:	b103      	cbz	r3, 801d5a2 <_lseek_r+0x1e>
 801d5a0:	6023      	str	r3, [r4, #0]
 801d5a2:	bd38      	pop	{r3, r4, r5, pc}
 801d5a4:	2401c968 	.word	0x2401c968

0801d5a8 <_read_r>:
 801d5a8:	b538      	push	{r3, r4, r5, lr}
 801d5aa:	4d07      	ldr	r5, [pc, #28]	@ (801d5c8 <_read_r+0x20>)
 801d5ac:	4604      	mov	r4, r0
 801d5ae:	4608      	mov	r0, r1
 801d5b0:	4611      	mov	r1, r2
 801d5b2:	2200      	movs	r2, #0
 801d5b4:	602a      	str	r2, [r5, #0]
 801d5b6:	461a      	mov	r2, r3
 801d5b8:	f7e7 f967 	bl	800488a <_read>
 801d5bc:	1c43      	adds	r3, r0, #1
 801d5be:	d102      	bne.n	801d5c6 <_read_r+0x1e>
 801d5c0:	682b      	ldr	r3, [r5, #0]
 801d5c2:	b103      	cbz	r3, 801d5c6 <_read_r+0x1e>
 801d5c4:	6023      	str	r3, [r4, #0]
 801d5c6:	bd38      	pop	{r3, r4, r5, pc}
 801d5c8:	2401c968 	.word	0x2401c968

0801d5cc <_sbrk_r>:
 801d5cc:	b538      	push	{r3, r4, r5, lr}
 801d5ce:	4d06      	ldr	r5, [pc, #24]	@ (801d5e8 <_sbrk_r+0x1c>)
 801d5d0:	2300      	movs	r3, #0
 801d5d2:	4604      	mov	r4, r0
 801d5d4:	4608      	mov	r0, r1
 801d5d6:	602b      	str	r3, [r5, #0]
 801d5d8:	f7e7 f9a8 	bl	800492c <_sbrk>
 801d5dc:	1c43      	adds	r3, r0, #1
 801d5de:	d102      	bne.n	801d5e6 <_sbrk_r+0x1a>
 801d5e0:	682b      	ldr	r3, [r5, #0]
 801d5e2:	b103      	cbz	r3, 801d5e6 <_sbrk_r+0x1a>
 801d5e4:	6023      	str	r3, [r4, #0]
 801d5e6:	bd38      	pop	{r3, r4, r5, pc}
 801d5e8:	2401c968 	.word	0x2401c968

0801d5ec <_write_r>:
 801d5ec:	b538      	push	{r3, r4, r5, lr}
 801d5ee:	4d07      	ldr	r5, [pc, #28]	@ (801d60c <_write_r+0x20>)
 801d5f0:	4604      	mov	r4, r0
 801d5f2:	4608      	mov	r0, r1
 801d5f4:	4611      	mov	r1, r2
 801d5f6:	2200      	movs	r2, #0
 801d5f8:	602a      	str	r2, [r5, #0]
 801d5fa:	461a      	mov	r2, r3
 801d5fc:	f7e6 fe2c 	bl	8004258 <_write>
 801d600:	1c43      	adds	r3, r0, #1
 801d602:	d102      	bne.n	801d60a <_write_r+0x1e>
 801d604:	682b      	ldr	r3, [r5, #0]
 801d606:	b103      	cbz	r3, 801d60a <_write_r+0x1e>
 801d608:	6023      	str	r3, [r4, #0]
 801d60a:	bd38      	pop	{r3, r4, r5, pc}
 801d60c:	2401c968 	.word	0x2401c968

0801d610 <__errno>:
 801d610:	4b01      	ldr	r3, [pc, #4]	@ (801d618 <__errno+0x8>)
 801d612:	6818      	ldr	r0, [r3, #0]
 801d614:	4770      	bx	lr
 801d616:	bf00      	nop
 801d618:	24000220 	.word	0x24000220

0801d61c <__libc_init_array>:
 801d61c:	b570      	push	{r4, r5, r6, lr}
 801d61e:	4d0d      	ldr	r5, [pc, #52]	@ (801d654 <__libc_init_array+0x38>)
 801d620:	4c0d      	ldr	r4, [pc, #52]	@ (801d658 <__libc_init_array+0x3c>)
 801d622:	1b64      	subs	r4, r4, r5
 801d624:	10a4      	asrs	r4, r4, #2
 801d626:	2600      	movs	r6, #0
 801d628:	42a6      	cmp	r6, r4
 801d62a:	d109      	bne.n	801d640 <__libc_init_array+0x24>
 801d62c:	4d0b      	ldr	r5, [pc, #44]	@ (801d65c <__libc_init_array+0x40>)
 801d62e:	4c0c      	ldr	r4, [pc, #48]	@ (801d660 <__libc_init_array+0x44>)
 801d630:	f003 f96a 	bl	8020908 <_init>
 801d634:	1b64      	subs	r4, r4, r5
 801d636:	10a4      	asrs	r4, r4, #2
 801d638:	2600      	movs	r6, #0
 801d63a:	42a6      	cmp	r6, r4
 801d63c:	d105      	bne.n	801d64a <__libc_init_array+0x2e>
 801d63e:	bd70      	pop	{r4, r5, r6, pc}
 801d640:	f855 3b04 	ldr.w	r3, [r5], #4
 801d644:	4798      	blx	r3
 801d646:	3601      	adds	r6, #1
 801d648:	e7ee      	b.n	801d628 <__libc_init_array+0xc>
 801d64a:	f855 3b04 	ldr.w	r3, [r5], #4
 801d64e:	4798      	blx	r3
 801d650:	3601      	adds	r6, #1
 801d652:	e7f2      	b.n	801d63a <__libc_init_array+0x1e>
 801d654:	080239a8 	.word	0x080239a8
 801d658:	080239a8 	.word	0x080239a8
 801d65c:	080239a8 	.word	0x080239a8
 801d660:	080239ac 	.word	0x080239ac

0801d664 <memcpy>:
 801d664:	440a      	add	r2, r1
 801d666:	4291      	cmp	r1, r2
 801d668:	f100 33ff 	add.w	r3, r0, #4294967295
 801d66c:	d100      	bne.n	801d670 <memcpy+0xc>
 801d66e:	4770      	bx	lr
 801d670:	b510      	push	{r4, lr}
 801d672:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d676:	f803 4f01 	strb.w	r4, [r3, #1]!
 801d67a:	4291      	cmp	r1, r2
 801d67c:	d1f9      	bne.n	801d672 <memcpy+0xe>
 801d67e:	bd10      	pop	{r4, pc}

0801d680 <nan>:
 801d680:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801d688 <nan+0x8>
 801d684:	4770      	bx	lr
 801d686:	bf00      	nop
 801d688:	00000000 	.word	0x00000000
 801d68c:	7ff80000 	.word	0x7ff80000

0801d690 <nanf>:
 801d690:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801d698 <nanf+0x8>
 801d694:	4770      	bx	lr
 801d696:	bf00      	nop
 801d698:	7fc00000 	.word	0x7fc00000

0801d69c <__assert_func>:
 801d69c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801d69e:	4614      	mov	r4, r2
 801d6a0:	461a      	mov	r2, r3
 801d6a2:	4b09      	ldr	r3, [pc, #36]	@ (801d6c8 <__assert_func+0x2c>)
 801d6a4:	681b      	ldr	r3, [r3, #0]
 801d6a6:	4605      	mov	r5, r0
 801d6a8:	68d8      	ldr	r0, [r3, #12]
 801d6aa:	b14c      	cbz	r4, 801d6c0 <__assert_func+0x24>
 801d6ac:	4b07      	ldr	r3, [pc, #28]	@ (801d6cc <__assert_func+0x30>)
 801d6ae:	9100      	str	r1, [sp, #0]
 801d6b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801d6b4:	4906      	ldr	r1, [pc, #24]	@ (801d6d0 <__assert_func+0x34>)
 801d6b6:	462b      	mov	r3, r5
 801d6b8:	f002 f984 	bl	801f9c4 <fiprintf>
 801d6bc:	f002 fa18 	bl	801faf0 <abort>
 801d6c0:	4b04      	ldr	r3, [pc, #16]	@ (801d6d4 <__assert_func+0x38>)
 801d6c2:	461c      	mov	r4, r3
 801d6c4:	e7f3      	b.n	801d6ae <__assert_func+0x12>
 801d6c6:	bf00      	nop
 801d6c8:	24000220 	.word	0x24000220
 801d6cc:	080233f6 	.word	0x080233f6
 801d6d0:	08023403 	.word	0x08023403
 801d6d4:	08023431 	.word	0x08023431

0801d6d8 <quorem>:
 801d6d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d6dc:	6903      	ldr	r3, [r0, #16]
 801d6de:	690c      	ldr	r4, [r1, #16]
 801d6e0:	42a3      	cmp	r3, r4
 801d6e2:	4607      	mov	r7, r0
 801d6e4:	db7e      	blt.n	801d7e4 <quorem+0x10c>
 801d6e6:	3c01      	subs	r4, #1
 801d6e8:	f101 0814 	add.w	r8, r1, #20
 801d6ec:	00a3      	lsls	r3, r4, #2
 801d6ee:	f100 0514 	add.w	r5, r0, #20
 801d6f2:	9300      	str	r3, [sp, #0]
 801d6f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801d6f8:	9301      	str	r3, [sp, #4]
 801d6fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801d6fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801d702:	3301      	adds	r3, #1
 801d704:	429a      	cmp	r2, r3
 801d706:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801d70a:	fbb2 f6f3 	udiv	r6, r2, r3
 801d70e:	d32e      	bcc.n	801d76e <quorem+0x96>
 801d710:	f04f 0a00 	mov.w	sl, #0
 801d714:	46c4      	mov	ip, r8
 801d716:	46ae      	mov	lr, r5
 801d718:	46d3      	mov	fp, sl
 801d71a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801d71e:	b298      	uxth	r0, r3
 801d720:	fb06 a000 	mla	r0, r6, r0, sl
 801d724:	0c02      	lsrs	r2, r0, #16
 801d726:	0c1b      	lsrs	r3, r3, #16
 801d728:	fb06 2303 	mla	r3, r6, r3, r2
 801d72c:	f8de 2000 	ldr.w	r2, [lr]
 801d730:	b280      	uxth	r0, r0
 801d732:	b292      	uxth	r2, r2
 801d734:	1a12      	subs	r2, r2, r0
 801d736:	445a      	add	r2, fp
 801d738:	f8de 0000 	ldr.w	r0, [lr]
 801d73c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801d740:	b29b      	uxth	r3, r3
 801d742:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801d746:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801d74a:	b292      	uxth	r2, r2
 801d74c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801d750:	45e1      	cmp	r9, ip
 801d752:	f84e 2b04 	str.w	r2, [lr], #4
 801d756:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801d75a:	d2de      	bcs.n	801d71a <quorem+0x42>
 801d75c:	9b00      	ldr	r3, [sp, #0]
 801d75e:	58eb      	ldr	r3, [r5, r3]
 801d760:	b92b      	cbnz	r3, 801d76e <quorem+0x96>
 801d762:	9b01      	ldr	r3, [sp, #4]
 801d764:	3b04      	subs	r3, #4
 801d766:	429d      	cmp	r5, r3
 801d768:	461a      	mov	r2, r3
 801d76a:	d32f      	bcc.n	801d7cc <quorem+0xf4>
 801d76c:	613c      	str	r4, [r7, #16]
 801d76e:	4638      	mov	r0, r7
 801d770:	f001 fbea 	bl	801ef48 <__mcmp>
 801d774:	2800      	cmp	r0, #0
 801d776:	db25      	blt.n	801d7c4 <quorem+0xec>
 801d778:	4629      	mov	r1, r5
 801d77a:	2000      	movs	r0, #0
 801d77c:	f858 2b04 	ldr.w	r2, [r8], #4
 801d780:	f8d1 c000 	ldr.w	ip, [r1]
 801d784:	fa1f fe82 	uxth.w	lr, r2
 801d788:	fa1f f38c 	uxth.w	r3, ip
 801d78c:	eba3 030e 	sub.w	r3, r3, lr
 801d790:	4403      	add	r3, r0
 801d792:	0c12      	lsrs	r2, r2, #16
 801d794:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801d798:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801d79c:	b29b      	uxth	r3, r3
 801d79e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d7a2:	45c1      	cmp	r9, r8
 801d7a4:	f841 3b04 	str.w	r3, [r1], #4
 801d7a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 801d7ac:	d2e6      	bcs.n	801d77c <quorem+0xa4>
 801d7ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801d7b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801d7b6:	b922      	cbnz	r2, 801d7c2 <quorem+0xea>
 801d7b8:	3b04      	subs	r3, #4
 801d7ba:	429d      	cmp	r5, r3
 801d7bc:	461a      	mov	r2, r3
 801d7be:	d30b      	bcc.n	801d7d8 <quorem+0x100>
 801d7c0:	613c      	str	r4, [r7, #16]
 801d7c2:	3601      	adds	r6, #1
 801d7c4:	4630      	mov	r0, r6
 801d7c6:	b003      	add	sp, #12
 801d7c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d7cc:	6812      	ldr	r2, [r2, #0]
 801d7ce:	3b04      	subs	r3, #4
 801d7d0:	2a00      	cmp	r2, #0
 801d7d2:	d1cb      	bne.n	801d76c <quorem+0x94>
 801d7d4:	3c01      	subs	r4, #1
 801d7d6:	e7c6      	b.n	801d766 <quorem+0x8e>
 801d7d8:	6812      	ldr	r2, [r2, #0]
 801d7da:	3b04      	subs	r3, #4
 801d7dc:	2a00      	cmp	r2, #0
 801d7de:	d1ef      	bne.n	801d7c0 <quorem+0xe8>
 801d7e0:	3c01      	subs	r4, #1
 801d7e2:	e7ea      	b.n	801d7ba <quorem+0xe2>
 801d7e4:	2000      	movs	r0, #0
 801d7e6:	e7ee      	b.n	801d7c6 <quorem+0xee>

0801d7e8 <_dtoa_r>:
 801d7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d7ec:	ed2d 8b02 	vpush	{d8}
 801d7f0:	69c7      	ldr	r7, [r0, #28]
 801d7f2:	b091      	sub	sp, #68	@ 0x44
 801d7f4:	ed8d 0b02 	vstr	d0, [sp, #8]
 801d7f8:	ec55 4b10 	vmov	r4, r5, d0
 801d7fc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801d7fe:	9107      	str	r1, [sp, #28]
 801d800:	4681      	mov	r9, r0
 801d802:	9209      	str	r2, [sp, #36]	@ 0x24
 801d804:	930d      	str	r3, [sp, #52]	@ 0x34
 801d806:	b97f      	cbnz	r7, 801d828 <_dtoa_r+0x40>
 801d808:	2010      	movs	r0, #16
 801d80a:	f7fd fd67 	bl	801b2dc <malloc>
 801d80e:	4602      	mov	r2, r0
 801d810:	f8c9 001c 	str.w	r0, [r9, #28]
 801d814:	b920      	cbnz	r0, 801d820 <_dtoa_r+0x38>
 801d816:	4ba0      	ldr	r3, [pc, #640]	@ (801da98 <_dtoa_r+0x2b0>)
 801d818:	21ef      	movs	r1, #239	@ 0xef
 801d81a:	48a0      	ldr	r0, [pc, #640]	@ (801da9c <_dtoa_r+0x2b4>)
 801d81c:	f7ff ff3e 	bl	801d69c <__assert_func>
 801d820:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801d824:	6007      	str	r7, [r0, #0]
 801d826:	60c7      	str	r7, [r0, #12]
 801d828:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801d82c:	6819      	ldr	r1, [r3, #0]
 801d82e:	b159      	cbz	r1, 801d848 <_dtoa_r+0x60>
 801d830:	685a      	ldr	r2, [r3, #4]
 801d832:	604a      	str	r2, [r1, #4]
 801d834:	2301      	movs	r3, #1
 801d836:	4093      	lsls	r3, r2
 801d838:	608b      	str	r3, [r1, #8]
 801d83a:	4648      	mov	r0, r9
 801d83c:	f001 f908 	bl	801ea50 <_Bfree>
 801d840:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801d844:	2200      	movs	r2, #0
 801d846:	601a      	str	r2, [r3, #0]
 801d848:	1e2b      	subs	r3, r5, #0
 801d84a:	bfbb      	ittet	lt
 801d84c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801d850:	9303      	strlt	r3, [sp, #12]
 801d852:	2300      	movge	r3, #0
 801d854:	2201      	movlt	r2, #1
 801d856:	bfac      	ite	ge
 801d858:	6033      	strge	r3, [r6, #0]
 801d85a:	6032      	strlt	r2, [r6, #0]
 801d85c:	4b90      	ldr	r3, [pc, #576]	@ (801daa0 <_dtoa_r+0x2b8>)
 801d85e:	9e03      	ldr	r6, [sp, #12]
 801d860:	43b3      	bics	r3, r6
 801d862:	d110      	bne.n	801d886 <_dtoa_r+0x9e>
 801d864:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801d866:	f242 730f 	movw	r3, #9999	@ 0x270f
 801d86a:	6013      	str	r3, [r2, #0]
 801d86c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801d870:	4323      	orrs	r3, r4
 801d872:	f000 84e6 	beq.w	801e242 <_dtoa_r+0xa5a>
 801d876:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801d878:	4f8a      	ldr	r7, [pc, #552]	@ (801daa4 <_dtoa_r+0x2bc>)
 801d87a:	2b00      	cmp	r3, #0
 801d87c:	f000 84e8 	beq.w	801e250 <_dtoa_r+0xa68>
 801d880:	1cfb      	adds	r3, r7, #3
 801d882:	f000 bce3 	b.w	801e24c <_dtoa_r+0xa64>
 801d886:	ed9d 8b02 	vldr	d8, [sp, #8]
 801d88a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801d88e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d892:	d10a      	bne.n	801d8aa <_dtoa_r+0xc2>
 801d894:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801d896:	2301      	movs	r3, #1
 801d898:	6013      	str	r3, [r2, #0]
 801d89a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801d89c:	b113      	cbz	r3, 801d8a4 <_dtoa_r+0xbc>
 801d89e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801d8a0:	4b81      	ldr	r3, [pc, #516]	@ (801daa8 <_dtoa_r+0x2c0>)
 801d8a2:	6013      	str	r3, [r2, #0]
 801d8a4:	4f81      	ldr	r7, [pc, #516]	@ (801daac <_dtoa_r+0x2c4>)
 801d8a6:	f000 bcd3 	b.w	801e250 <_dtoa_r+0xa68>
 801d8aa:	aa0e      	add	r2, sp, #56	@ 0x38
 801d8ac:	a90f      	add	r1, sp, #60	@ 0x3c
 801d8ae:	4648      	mov	r0, r9
 801d8b0:	eeb0 0b48 	vmov.f64	d0, d8
 801d8b4:	f001 fc68 	bl	801f188 <__d2b>
 801d8b8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801d8bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801d8be:	9001      	str	r0, [sp, #4]
 801d8c0:	2b00      	cmp	r3, #0
 801d8c2:	d045      	beq.n	801d950 <_dtoa_r+0x168>
 801d8c4:	eeb0 7b48 	vmov.f64	d7, d8
 801d8c8:	ee18 1a90 	vmov	r1, s17
 801d8cc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801d8d0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801d8d4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801d8d8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801d8dc:	2500      	movs	r5, #0
 801d8de:	ee07 1a90 	vmov	s15, r1
 801d8e2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801d8e6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801da80 <_dtoa_r+0x298>
 801d8ea:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d8ee:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801da88 <_dtoa_r+0x2a0>
 801d8f2:	eea7 6b05 	vfma.f64	d6, d7, d5
 801d8f6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801da90 <_dtoa_r+0x2a8>
 801d8fa:	ee07 3a90 	vmov	s15, r3
 801d8fe:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801d902:	eeb0 7b46 	vmov.f64	d7, d6
 801d906:	eea4 7b05 	vfma.f64	d7, d4, d5
 801d90a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801d90e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801d912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d916:	ee16 8a90 	vmov	r8, s13
 801d91a:	d508      	bpl.n	801d92e <_dtoa_r+0x146>
 801d91c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801d920:	eeb4 6b47 	vcmp.f64	d6, d7
 801d924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d928:	bf18      	it	ne
 801d92a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801d92e:	f1b8 0f16 	cmp.w	r8, #22
 801d932:	d82b      	bhi.n	801d98c <_dtoa_r+0x1a4>
 801d934:	495e      	ldr	r1, [pc, #376]	@ (801dab0 <_dtoa_r+0x2c8>)
 801d936:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801d93a:	ed91 7b00 	vldr	d7, [r1]
 801d93e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d946:	d501      	bpl.n	801d94c <_dtoa_r+0x164>
 801d948:	f108 38ff 	add.w	r8, r8, #4294967295
 801d94c:	2100      	movs	r1, #0
 801d94e:	e01e      	b.n	801d98e <_dtoa_r+0x1a6>
 801d950:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801d952:	4413      	add	r3, r2
 801d954:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801d958:	2920      	cmp	r1, #32
 801d95a:	bfc1      	itttt	gt
 801d95c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801d960:	408e      	lslgt	r6, r1
 801d962:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801d966:	fa24 f101 	lsrgt.w	r1, r4, r1
 801d96a:	bfd6      	itet	le
 801d96c:	f1c1 0120 	rsble	r1, r1, #32
 801d970:	4331      	orrgt	r1, r6
 801d972:	fa04 f101 	lslle.w	r1, r4, r1
 801d976:	ee07 1a90 	vmov	s15, r1
 801d97a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801d97e:	3b01      	subs	r3, #1
 801d980:	ee17 1a90 	vmov	r1, s15
 801d984:	2501      	movs	r5, #1
 801d986:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801d98a:	e7a8      	b.n	801d8de <_dtoa_r+0xf6>
 801d98c:	2101      	movs	r1, #1
 801d98e:	1ad2      	subs	r2, r2, r3
 801d990:	1e53      	subs	r3, r2, #1
 801d992:	9306      	str	r3, [sp, #24]
 801d994:	bf45      	ittet	mi
 801d996:	f1c2 0301 	rsbmi	r3, r2, #1
 801d99a:	9304      	strmi	r3, [sp, #16]
 801d99c:	2300      	movpl	r3, #0
 801d99e:	2300      	movmi	r3, #0
 801d9a0:	bf4c      	ite	mi
 801d9a2:	9306      	strmi	r3, [sp, #24]
 801d9a4:	9304      	strpl	r3, [sp, #16]
 801d9a6:	f1b8 0f00 	cmp.w	r8, #0
 801d9aa:	910c      	str	r1, [sp, #48]	@ 0x30
 801d9ac:	db18      	blt.n	801d9e0 <_dtoa_r+0x1f8>
 801d9ae:	9b06      	ldr	r3, [sp, #24]
 801d9b0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801d9b4:	4443      	add	r3, r8
 801d9b6:	9306      	str	r3, [sp, #24]
 801d9b8:	2300      	movs	r3, #0
 801d9ba:	9a07      	ldr	r2, [sp, #28]
 801d9bc:	2a09      	cmp	r2, #9
 801d9be:	d845      	bhi.n	801da4c <_dtoa_r+0x264>
 801d9c0:	2a05      	cmp	r2, #5
 801d9c2:	bfc4      	itt	gt
 801d9c4:	3a04      	subgt	r2, #4
 801d9c6:	9207      	strgt	r2, [sp, #28]
 801d9c8:	9a07      	ldr	r2, [sp, #28]
 801d9ca:	f1a2 0202 	sub.w	r2, r2, #2
 801d9ce:	bfcc      	ite	gt
 801d9d0:	2400      	movgt	r4, #0
 801d9d2:	2401      	movle	r4, #1
 801d9d4:	2a03      	cmp	r2, #3
 801d9d6:	d844      	bhi.n	801da62 <_dtoa_r+0x27a>
 801d9d8:	e8df f002 	tbb	[pc, r2]
 801d9dc:	0b173634 	.word	0x0b173634
 801d9e0:	9b04      	ldr	r3, [sp, #16]
 801d9e2:	2200      	movs	r2, #0
 801d9e4:	eba3 0308 	sub.w	r3, r3, r8
 801d9e8:	9304      	str	r3, [sp, #16]
 801d9ea:	920a      	str	r2, [sp, #40]	@ 0x28
 801d9ec:	f1c8 0300 	rsb	r3, r8, #0
 801d9f0:	e7e3      	b.n	801d9ba <_dtoa_r+0x1d2>
 801d9f2:	2201      	movs	r2, #1
 801d9f4:	9208      	str	r2, [sp, #32]
 801d9f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d9f8:	eb08 0b02 	add.w	fp, r8, r2
 801d9fc:	f10b 0a01 	add.w	sl, fp, #1
 801da00:	4652      	mov	r2, sl
 801da02:	2a01      	cmp	r2, #1
 801da04:	bfb8      	it	lt
 801da06:	2201      	movlt	r2, #1
 801da08:	e006      	b.n	801da18 <_dtoa_r+0x230>
 801da0a:	2201      	movs	r2, #1
 801da0c:	9208      	str	r2, [sp, #32]
 801da0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801da10:	2a00      	cmp	r2, #0
 801da12:	dd29      	ble.n	801da68 <_dtoa_r+0x280>
 801da14:	4693      	mov	fp, r2
 801da16:	4692      	mov	sl, r2
 801da18:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801da1c:	2100      	movs	r1, #0
 801da1e:	2004      	movs	r0, #4
 801da20:	f100 0614 	add.w	r6, r0, #20
 801da24:	4296      	cmp	r6, r2
 801da26:	d926      	bls.n	801da76 <_dtoa_r+0x28e>
 801da28:	6079      	str	r1, [r7, #4]
 801da2a:	4648      	mov	r0, r9
 801da2c:	9305      	str	r3, [sp, #20]
 801da2e:	f000 ffcf 	bl	801e9d0 <_Balloc>
 801da32:	9b05      	ldr	r3, [sp, #20]
 801da34:	4607      	mov	r7, r0
 801da36:	2800      	cmp	r0, #0
 801da38:	d13e      	bne.n	801dab8 <_dtoa_r+0x2d0>
 801da3a:	4b1e      	ldr	r3, [pc, #120]	@ (801dab4 <_dtoa_r+0x2cc>)
 801da3c:	4602      	mov	r2, r0
 801da3e:	f240 11af 	movw	r1, #431	@ 0x1af
 801da42:	e6ea      	b.n	801d81a <_dtoa_r+0x32>
 801da44:	2200      	movs	r2, #0
 801da46:	e7e1      	b.n	801da0c <_dtoa_r+0x224>
 801da48:	2200      	movs	r2, #0
 801da4a:	e7d3      	b.n	801d9f4 <_dtoa_r+0x20c>
 801da4c:	2401      	movs	r4, #1
 801da4e:	2200      	movs	r2, #0
 801da50:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801da54:	f04f 3bff 	mov.w	fp, #4294967295
 801da58:	2100      	movs	r1, #0
 801da5a:	46da      	mov	sl, fp
 801da5c:	2212      	movs	r2, #18
 801da5e:	9109      	str	r1, [sp, #36]	@ 0x24
 801da60:	e7da      	b.n	801da18 <_dtoa_r+0x230>
 801da62:	2201      	movs	r2, #1
 801da64:	9208      	str	r2, [sp, #32]
 801da66:	e7f5      	b.n	801da54 <_dtoa_r+0x26c>
 801da68:	f04f 0b01 	mov.w	fp, #1
 801da6c:	46da      	mov	sl, fp
 801da6e:	465a      	mov	r2, fp
 801da70:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801da74:	e7d0      	b.n	801da18 <_dtoa_r+0x230>
 801da76:	3101      	adds	r1, #1
 801da78:	0040      	lsls	r0, r0, #1
 801da7a:	e7d1      	b.n	801da20 <_dtoa_r+0x238>
 801da7c:	f3af 8000 	nop.w
 801da80:	636f4361 	.word	0x636f4361
 801da84:	3fd287a7 	.word	0x3fd287a7
 801da88:	8b60c8b3 	.word	0x8b60c8b3
 801da8c:	3fc68a28 	.word	0x3fc68a28
 801da90:	509f79fb 	.word	0x509f79fb
 801da94:	3fd34413 	.word	0x3fd34413
 801da98:	08023344 	.word	0x08023344
 801da9c:	0802343f 	.word	0x0802343f
 801daa0:	7ff00000 	.word	0x7ff00000
 801daa4:	0802343b 	.word	0x0802343b
 801daa8:	080233c6 	.word	0x080233c6
 801daac:	080233c5 	.word	0x080233c5
 801dab0:	08023700 	.word	0x08023700
 801dab4:	08023497 	.word	0x08023497
 801dab8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801dabc:	f1ba 0f0e 	cmp.w	sl, #14
 801dac0:	6010      	str	r0, [r2, #0]
 801dac2:	d86e      	bhi.n	801dba2 <_dtoa_r+0x3ba>
 801dac4:	2c00      	cmp	r4, #0
 801dac6:	d06c      	beq.n	801dba2 <_dtoa_r+0x3ba>
 801dac8:	f1b8 0f00 	cmp.w	r8, #0
 801dacc:	f340 80b4 	ble.w	801dc38 <_dtoa_r+0x450>
 801dad0:	4ac8      	ldr	r2, [pc, #800]	@ (801ddf4 <_dtoa_r+0x60c>)
 801dad2:	f008 010f 	and.w	r1, r8, #15
 801dad6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801dada:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801dade:	ed92 7b00 	vldr	d7, [r2]
 801dae2:	ea4f 1128 	mov.w	r1, r8, asr #4
 801dae6:	f000 809b 	beq.w	801dc20 <_dtoa_r+0x438>
 801daea:	4ac3      	ldr	r2, [pc, #780]	@ (801ddf8 <_dtoa_r+0x610>)
 801daec:	ed92 6b08 	vldr	d6, [r2, #32]
 801daf0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801daf4:	ed8d 6b02 	vstr	d6, [sp, #8]
 801daf8:	f001 010f 	and.w	r1, r1, #15
 801dafc:	2203      	movs	r2, #3
 801dafe:	48be      	ldr	r0, [pc, #760]	@ (801ddf8 <_dtoa_r+0x610>)
 801db00:	2900      	cmp	r1, #0
 801db02:	f040 808f 	bne.w	801dc24 <_dtoa_r+0x43c>
 801db06:	ed9d 6b02 	vldr	d6, [sp, #8]
 801db0a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801db0e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801db12:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801db14:	ed9d 7b02 	vldr	d7, [sp, #8]
 801db18:	2900      	cmp	r1, #0
 801db1a:	f000 80b3 	beq.w	801dc84 <_dtoa_r+0x49c>
 801db1e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801db22:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801db26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801db2a:	f140 80ab 	bpl.w	801dc84 <_dtoa_r+0x49c>
 801db2e:	f1ba 0f00 	cmp.w	sl, #0
 801db32:	f000 80a7 	beq.w	801dc84 <_dtoa_r+0x49c>
 801db36:	f1bb 0f00 	cmp.w	fp, #0
 801db3a:	dd30      	ble.n	801db9e <_dtoa_r+0x3b6>
 801db3c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801db40:	ee27 7b06 	vmul.f64	d7, d7, d6
 801db44:	ed8d 7b02 	vstr	d7, [sp, #8]
 801db48:	f108 31ff 	add.w	r1, r8, #4294967295
 801db4c:	9105      	str	r1, [sp, #20]
 801db4e:	3201      	adds	r2, #1
 801db50:	465c      	mov	r4, fp
 801db52:	ed9d 6b02 	vldr	d6, [sp, #8]
 801db56:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801db5a:	ee07 2a90 	vmov	s15, r2
 801db5e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801db62:	eea7 5b06 	vfma.f64	d5, d7, d6
 801db66:	ee15 2a90 	vmov	r2, s11
 801db6a:	ec51 0b15 	vmov	r0, r1, d5
 801db6e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801db72:	2c00      	cmp	r4, #0
 801db74:	f040 808a 	bne.w	801dc8c <_dtoa_r+0x4a4>
 801db78:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801db7c:	ee36 6b47 	vsub.f64	d6, d6, d7
 801db80:	ec41 0b17 	vmov	d7, r0, r1
 801db84:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801db88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801db8c:	f300 826a 	bgt.w	801e064 <_dtoa_r+0x87c>
 801db90:	eeb1 7b47 	vneg.f64	d7, d7
 801db94:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801db98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801db9c:	d423      	bmi.n	801dbe6 <_dtoa_r+0x3fe>
 801db9e:	ed8d 8b02 	vstr	d8, [sp, #8]
 801dba2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801dba4:	2a00      	cmp	r2, #0
 801dba6:	f2c0 8129 	blt.w	801ddfc <_dtoa_r+0x614>
 801dbaa:	f1b8 0f0e 	cmp.w	r8, #14
 801dbae:	f300 8125 	bgt.w	801ddfc <_dtoa_r+0x614>
 801dbb2:	4b90      	ldr	r3, [pc, #576]	@ (801ddf4 <_dtoa_r+0x60c>)
 801dbb4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801dbb8:	ed93 6b00 	vldr	d6, [r3]
 801dbbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dbbe:	2b00      	cmp	r3, #0
 801dbc0:	f280 80c8 	bge.w	801dd54 <_dtoa_r+0x56c>
 801dbc4:	f1ba 0f00 	cmp.w	sl, #0
 801dbc8:	f300 80c4 	bgt.w	801dd54 <_dtoa_r+0x56c>
 801dbcc:	d10b      	bne.n	801dbe6 <_dtoa_r+0x3fe>
 801dbce:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801dbd2:	ee26 6b07 	vmul.f64	d6, d6, d7
 801dbd6:	ed9d 7b02 	vldr	d7, [sp, #8]
 801dbda:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801dbde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dbe2:	f2c0 823c 	blt.w	801e05e <_dtoa_r+0x876>
 801dbe6:	2400      	movs	r4, #0
 801dbe8:	4625      	mov	r5, r4
 801dbea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dbec:	43db      	mvns	r3, r3
 801dbee:	9305      	str	r3, [sp, #20]
 801dbf0:	463e      	mov	r6, r7
 801dbf2:	f04f 0800 	mov.w	r8, #0
 801dbf6:	4621      	mov	r1, r4
 801dbf8:	4648      	mov	r0, r9
 801dbfa:	f000 ff29 	bl	801ea50 <_Bfree>
 801dbfe:	2d00      	cmp	r5, #0
 801dc00:	f000 80a2 	beq.w	801dd48 <_dtoa_r+0x560>
 801dc04:	f1b8 0f00 	cmp.w	r8, #0
 801dc08:	d005      	beq.n	801dc16 <_dtoa_r+0x42e>
 801dc0a:	45a8      	cmp	r8, r5
 801dc0c:	d003      	beq.n	801dc16 <_dtoa_r+0x42e>
 801dc0e:	4641      	mov	r1, r8
 801dc10:	4648      	mov	r0, r9
 801dc12:	f000 ff1d 	bl	801ea50 <_Bfree>
 801dc16:	4629      	mov	r1, r5
 801dc18:	4648      	mov	r0, r9
 801dc1a:	f000 ff19 	bl	801ea50 <_Bfree>
 801dc1e:	e093      	b.n	801dd48 <_dtoa_r+0x560>
 801dc20:	2202      	movs	r2, #2
 801dc22:	e76c      	b.n	801dafe <_dtoa_r+0x316>
 801dc24:	07cc      	lsls	r4, r1, #31
 801dc26:	d504      	bpl.n	801dc32 <_dtoa_r+0x44a>
 801dc28:	ed90 6b00 	vldr	d6, [r0]
 801dc2c:	3201      	adds	r2, #1
 801dc2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dc32:	1049      	asrs	r1, r1, #1
 801dc34:	3008      	adds	r0, #8
 801dc36:	e763      	b.n	801db00 <_dtoa_r+0x318>
 801dc38:	d022      	beq.n	801dc80 <_dtoa_r+0x498>
 801dc3a:	f1c8 0100 	rsb	r1, r8, #0
 801dc3e:	4a6d      	ldr	r2, [pc, #436]	@ (801ddf4 <_dtoa_r+0x60c>)
 801dc40:	f001 000f 	and.w	r0, r1, #15
 801dc44:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801dc48:	ed92 7b00 	vldr	d7, [r2]
 801dc4c:	ee28 7b07 	vmul.f64	d7, d8, d7
 801dc50:	ed8d 7b02 	vstr	d7, [sp, #8]
 801dc54:	4868      	ldr	r0, [pc, #416]	@ (801ddf8 <_dtoa_r+0x610>)
 801dc56:	1109      	asrs	r1, r1, #4
 801dc58:	2400      	movs	r4, #0
 801dc5a:	2202      	movs	r2, #2
 801dc5c:	b929      	cbnz	r1, 801dc6a <_dtoa_r+0x482>
 801dc5e:	2c00      	cmp	r4, #0
 801dc60:	f43f af57 	beq.w	801db12 <_dtoa_r+0x32a>
 801dc64:	ed8d 7b02 	vstr	d7, [sp, #8]
 801dc68:	e753      	b.n	801db12 <_dtoa_r+0x32a>
 801dc6a:	07ce      	lsls	r6, r1, #31
 801dc6c:	d505      	bpl.n	801dc7a <_dtoa_r+0x492>
 801dc6e:	ed90 6b00 	vldr	d6, [r0]
 801dc72:	3201      	adds	r2, #1
 801dc74:	2401      	movs	r4, #1
 801dc76:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dc7a:	1049      	asrs	r1, r1, #1
 801dc7c:	3008      	adds	r0, #8
 801dc7e:	e7ed      	b.n	801dc5c <_dtoa_r+0x474>
 801dc80:	2202      	movs	r2, #2
 801dc82:	e746      	b.n	801db12 <_dtoa_r+0x32a>
 801dc84:	f8cd 8014 	str.w	r8, [sp, #20]
 801dc88:	4654      	mov	r4, sl
 801dc8a:	e762      	b.n	801db52 <_dtoa_r+0x36a>
 801dc8c:	4a59      	ldr	r2, [pc, #356]	@ (801ddf4 <_dtoa_r+0x60c>)
 801dc8e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801dc92:	ed12 4b02 	vldr	d4, [r2, #-8]
 801dc96:	9a08      	ldr	r2, [sp, #32]
 801dc98:	ec41 0b17 	vmov	d7, r0, r1
 801dc9c:	443c      	add	r4, r7
 801dc9e:	b34a      	cbz	r2, 801dcf4 <_dtoa_r+0x50c>
 801dca0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801dca4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801dca8:	463e      	mov	r6, r7
 801dcaa:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801dcae:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801dcb2:	ee35 7b47 	vsub.f64	d7, d5, d7
 801dcb6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801dcba:	ee14 2a90 	vmov	r2, s9
 801dcbe:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801dcc2:	3230      	adds	r2, #48	@ 0x30
 801dcc4:	ee36 6b45 	vsub.f64	d6, d6, d5
 801dcc8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801dccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dcd0:	f806 2b01 	strb.w	r2, [r6], #1
 801dcd4:	d438      	bmi.n	801dd48 <_dtoa_r+0x560>
 801dcd6:	ee32 5b46 	vsub.f64	d5, d2, d6
 801dcda:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801dcde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dce2:	d46e      	bmi.n	801ddc2 <_dtoa_r+0x5da>
 801dce4:	42a6      	cmp	r6, r4
 801dce6:	f43f af5a 	beq.w	801db9e <_dtoa_r+0x3b6>
 801dcea:	ee27 7b03 	vmul.f64	d7, d7, d3
 801dcee:	ee26 6b03 	vmul.f64	d6, d6, d3
 801dcf2:	e7e0      	b.n	801dcb6 <_dtoa_r+0x4ce>
 801dcf4:	4621      	mov	r1, r4
 801dcf6:	463e      	mov	r6, r7
 801dcf8:	ee27 7b04 	vmul.f64	d7, d7, d4
 801dcfc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801dd00:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801dd04:	ee14 2a90 	vmov	r2, s9
 801dd08:	3230      	adds	r2, #48	@ 0x30
 801dd0a:	f806 2b01 	strb.w	r2, [r6], #1
 801dd0e:	42a6      	cmp	r6, r4
 801dd10:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801dd14:	ee36 6b45 	vsub.f64	d6, d6, d5
 801dd18:	d119      	bne.n	801dd4e <_dtoa_r+0x566>
 801dd1a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801dd1e:	ee37 4b05 	vadd.f64	d4, d7, d5
 801dd22:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801dd26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dd2a:	dc4a      	bgt.n	801ddc2 <_dtoa_r+0x5da>
 801dd2c:	ee35 5b47 	vsub.f64	d5, d5, d7
 801dd30:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801dd34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dd38:	f57f af31 	bpl.w	801db9e <_dtoa_r+0x3b6>
 801dd3c:	460e      	mov	r6, r1
 801dd3e:	3901      	subs	r1, #1
 801dd40:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801dd44:	2b30      	cmp	r3, #48	@ 0x30
 801dd46:	d0f9      	beq.n	801dd3c <_dtoa_r+0x554>
 801dd48:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801dd4c:	e027      	b.n	801dd9e <_dtoa_r+0x5b6>
 801dd4e:	ee26 6b03 	vmul.f64	d6, d6, d3
 801dd52:	e7d5      	b.n	801dd00 <_dtoa_r+0x518>
 801dd54:	ed9d 7b02 	vldr	d7, [sp, #8]
 801dd58:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801dd5c:	463e      	mov	r6, r7
 801dd5e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801dd62:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801dd66:	ee15 3a10 	vmov	r3, s10
 801dd6a:	3330      	adds	r3, #48	@ 0x30
 801dd6c:	f806 3b01 	strb.w	r3, [r6], #1
 801dd70:	1bf3      	subs	r3, r6, r7
 801dd72:	459a      	cmp	sl, r3
 801dd74:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801dd78:	eea3 7b46 	vfms.f64	d7, d3, d6
 801dd7c:	d132      	bne.n	801dde4 <_dtoa_r+0x5fc>
 801dd7e:	ee37 7b07 	vadd.f64	d7, d7, d7
 801dd82:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801dd86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dd8a:	dc18      	bgt.n	801ddbe <_dtoa_r+0x5d6>
 801dd8c:	eeb4 7b46 	vcmp.f64	d7, d6
 801dd90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dd94:	d103      	bne.n	801dd9e <_dtoa_r+0x5b6>
 801dd96:	ee15 3a10 	vmov	r3, s10
 801dd9a:	07db      	lsls	r3, r3, #31
 801dd9c:	d40f      	bmi.n	801ddbe <_dtoa_r+0x5d6>
 801dd9e:	9901      	ldr	r1, [sp, #4]
 801dda0:	4648      	mov	r0, r9
 801dda2:	f000 fe55 	bl	801ea50 <_Bfree>
 801dda6:	2300      	movs	r3, #0
 801dda8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801ddaa:	7033      	strb	r3, [r6, #0]
 801ddac:	f108 0301 	add.w	r3, r8, #1
 801ddb0:	6013      	str	r3, [r2, #0]
 801ddb2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ddb4:	2b00      	cmp	r3, #0
 801ddb6:	f000 824b 	beq.w	801e250 <_dtoa_r+0xa68>
 801ddba:	601e      	str	r6, [r3, #0]
 801ddbc:	e248      	b.n	801e250 <_dtoa_r+0xa68>
 801ddbe:	f8cd 8014 	str.w	r8, [sp, #20]
 801ddc2:	4633      	mov	r3, r6
 801ddc4:	461e      	mov	r6, r3
 801ddc6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ddca:	2a39      	cmp	r2, #57	@ 0x39
 801ddcc:	d106      	bne.n	801dddc <_dtoa_r+0x5f4>
 801ddce:	429f      	cmp	r7, r3
 801ddd0:	d1f8      	bne.n	801ddc4 <_dtoa_r+0x5dc>
 801ddd2:	9a05      	ldr	r2, [sp, #20]
 801ddd4:	3201      	adds	r2, #1
 801ddd6:	9205      	str	r2, [sp, #20]
 801ddd8:	2230      	movs	r2, #48	@ 0x30
 801ddda:	703a      	strb	r2, [r7, #0]
 801dddc:	781a      	ldrb	r2, [r3, #0]
 801ddde:	3201      	adds	r2, #1
 801dde0:	701a      	strb	r2, [r3, #0]
 801dde2:	e7b1      	b.n	801dd48 <_dtoa_r+0x560>
 801dde4:	ee27 7b04 	vmul.f64	d7, d7, d4
 801dde8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801ddec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ddf0:	d1b5      	bne.n	801dd5e <_dtoa_r+0x576>
 801ddf2:	e7d4      	b.n	801dd9e <_dtoa_r+0x5b6>
 801ddf4:	08023700 	.word	0x08023700
 801ddf8:	080236d8 	.word	0x080236d8
 801ddfc:	9908      	ldr	r1, [sp, #32]
 801ddfe:	2900      	cmp	r1, #0
 801de00:	f000 80e9 	beq.w	801dfd6 <_dtoa_r+0x7ee>
 801de04:	9907      	ldr	r1, [sp, #28]
 801de06:	2901      	cmp	r1, #1
 801de08:	f300 80cb 	bgt.w	801dfa2 <_dtoa_r+0x7ba>
 801de0c:	2d00      	cmp	r5, #0
 801de0e:	f000 80c4 	beq.w	801df9a <_dtoa_r+0x7b2>
 801de12:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801de16:	9e04      	ldr	r6, [sp, #16]
 801de18:	461c      	mov	r4, r3
 801de1a:	9305      	str	r3, [sp, #20]
 801de1c:	9b04      	ldr	r3, [sp, #16]
 801de1e:	4413      	add	r3, r2
 801de20:	9304      	str	r3, [sp, #16]
 801de22:	9b06      	ldr	r3, [sp, #24]
 801de24:	2101      	movs	r1, #1
 801de26:	4413      	add	r3, r2
 801de28:	4648      	mov	r0, r9
 801de2a:	9306      	str	r3, [sp, #24]
 801de2c:	f000 ff0e 	bl	801ec4c <__i2b>
 801de30:	9b05      	ldr	r3, [sp, #20]
 801de32:	4605      	mov	r5, r0
 801de34:	b166      	cbz	r6, 801de50 <_dtoa_r+0x668>
 801de36:	9a06      	ldr	r2, [sp, #24]
 801de38:	2a00      	cmp	r2, #0
 801de3a:	dd09      	ble.n	801de50 <_dtoa_r+0x668>
 801de3c:	42b2      	cmp	r2, r6
 801de3e:	9904      	ldr	r1, [sp, #16]
 801de40:	bfa8      	it	ge
 801de42:	4632      	movge	r2, r6
 801de44:	1a89      	subs	r1, r1, r2
 801de46:	9104      	str	r1, [sp, #16]
 801de48:	9906      	ldr	r1, [sp, #24]
 801de4a:	1ab6      	subs	r6, r6, r2
 801de4c:	1a8a      	subs	r2, r1, r2
 801de4e:	9206      	str	r2, [sp, #24]
 801de50:	b30b      	cbz	r3, 801de96 <_dtoa_r+0x6ae>
 801de52:	9a08      	ldr	r2, [sp, #32]
 801de54:	2a00      	cmp	r2, #0
 801de56:	f000 80c5 	beq.w	801dfe4 <_dtoa_r+0x7fc>
 801de5a:	2c00      	cmp	r4, #0
 801de5c:	f000 80bf 	beq.w	801dfde <_dtoa_r+0x7f6>
 801de60:	4629      	mov	r1, r5
 801de62:	4622      	mov	r2, r4
 801de64:	4648      	mov	r0, r9
 801de66:	930b      	str	r3, [sp, #44]	@ 0x2c
 801de68:	f000 ffa8 	bl	801edbc <__pow5mult>
 801de6c:	9a01      	ldr	r2, [sp, #4]
 801de6e:	4601      	mov	r1, r0
 801de70:	4605      	mov	r5, r0
 801de72:	4648      	mov	r0, r9
 801de74:	f000 ff00 	bl	801ec78 <__multiply>
 801de78:	9901      	ldr	r1, [sp, #4]
 801de7a:	9005      	str	r0, [sp, #20]
 801de7c:	4648      	mov	r0, r9
 801de7e:	f000 fde7 	bl	801ea50 <_Bfree>
 801de82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801de84:	1b1b      	subs	r3, r3, r4
 801de86:	f000 80b0 	beq.w	801dfea <_dtoa_r+0x802>
 801de8a:	9905      	ldr	r1, [sp, #20]
 801de8c:	461a      	mov	r2, r3
 801de8e:	4648      	mov	r0, r9
 801de90:	f000 ff94 	bl	801edbc <__pow5mult>
 801de94:	9001      	str	r0, [sp, #4]
 801de96:	2101      	movs	r1, #1
 801de98:	4648      	mov	r0, r9
 801de9a:	f000 fed7 	bl	801ec4c <__i2b>
 801de9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801dea0:	4604      	mov	r4, r0
 801dea2:	2b00      	cmp	r3, #0
 801dea4:	f000 81da 	beq.w	801e25c <_dtoa_r+0xa74>
 801dea8:	461a      	mov	r2, r3
 801deaa:	4601      	mov	r1, r0
 801deac:	4648      	mov	r0, r9
 801deae:	f000 ff85 	bl	801edbc <__pow5mult>
 801deb2:	9b07      	ldr	r3, [sp, #28]
 801deb4:	2b01      	cmp	r3, #1
 801deb6:	4604      	mov	r4, r0
 801deb8:	f300 80a0 	bgt.w	801dffc <_dtoa_r+0x814>
 801debc:	9b02      	ldr	r3, [sp, #8]
 801debe:	2b00      	cmp	r3, #0
 801dec0:	f040 8096 	bne.w	801dff0 <_dtoa_r+0x808>
 801dec4:	9b03      	ldr	r3, [sp, #12]
 801dec6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801deca:	2a00      	cmp	r2, #0
 801decc:	f040 8092 	bne.w	801dff4 <_dtoa_r+0x80c>
 801ded0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801ded4:	0d12      	lsrs	r2, r2, #20
 801ded6:	0512      	lsls	r2, r2, #20
 801ded8:	2a00      	cmp	r2, #0
 801deda:	f000 808d 	beq.w	801dff8 <_dtoa_r+0x810>
 801dede:	9b04      	ldr	r3, [sp, #16]
 801dee0:	3301      	adds	r3, #1
 801dee2:	9304      	str	r3, [sp, #16]
 801dee4:	9b06      	ldr	r3, [sp, #24]
 801dee6:	3301      	adds	r3, #1
 801dee8:	9306      	str	r3, [sp, #24]
 801deea:	2301      	movs	r3, #1
 801deec:	930b      	str	r3, [sp, #44]	@ 0x2c
 801deee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801def0:	2b00      	cmp	r3, #0
 801def2:	f000 81b9 	beq.w	801e268 <_dtoa_r+0xa80>
 801def6:	6922      	ldr	r2, [r4, #16]
 801def8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801defc:	6910      	ldr	r0, [r2, #16]
 801defe:	f000 fe59 	bl	801ebb4 <__hi0bits>
 801df02:	f1c0 0020 	rsb	r0, r0, #32
 801df06:	9b06      	ldr	r3, [sp, #24]
 801df08:	4418      	add	r0, r3
 801df0a:	f010 001f 	ands.w	r0, r0, #31
 801df0e:	f000 8081 	beq.w	801e014 <_dtoa_r+0x82c>
 801df12:	f1c0 0220 	rsb	r2, r0, #32
 801df16:	2a04      	cmp	r2, #4
 801df18:	dd73      	ble.n	801e002 <_dtoa_r+0x81a>
 801df1a:	9b04      	ldr	r3, [sp, #16]
 801df1c:	f1c0 001c 	rsb	r0, r0, #28
 801df20:	4403      	add	r3, r0
 801df22:	9304      	str	r3, [sp, #16]
 801df24:	9b06      	ldr	r3, [sp, #24]
 801df26:	4406      	add	r6, r0
 801df28:	4403      	add	r3, r0
 801df2a:	9306      	str	r3, [sp, #24]
 801df2c:	9b04      	ldr	r3, [sp, #16]
 801df2e:	2b00      	cmp	r3, #0
 801df30:	dd05      	ble.n	801df3e <_dtoa_r+0x756>
 801df32:	9901      	ldr	r1, [sp, #4]
 801df34:	461a      	mov	r2, r3
 801df36:	4648      	mov	r0, r9
 801df38:	f000 ff9a 	bl	801ee70 <__lshift>
 801df3c:	9001      	str	r0, [sp, #4]
 801df3e:	9b06      	ldr	r3, [sp, #24]
 801df40:	2b00      	cmp	r3, #0
 801df42:	dd05      	ble.n	801df50 <_dtoa_r+0x768>
 801df44:	4621      	mov	r1, r4
 801df46:	461a      	mov	r2, r3
 801df48:	4648      	mov	r0, r9
 801df4a:	f000 ff91 	bl	801ee70 <__lshift>
 801df4e:	4604      	mov	r4, r0
 801df50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801df52:	2b00      	cmp	r3, #0
 801df54:	d060      	beq.n	801e018 <_dtoa_r+0x830>
 801df56:	9801      	ldr	r0, [sp, #4]
 801df58:	4621      	mov	r1, r4
 801df5a:	f000 fff5 	bl	801ef48 <__mcmp>
 801df5e:	2800      	cmp	r0, #0
 801df60:	da5a      	bge.n	801e018 <_dtoa_r+0x830>
 801df62:	f108 33ff 	add.w	r3, r8, #4294967295
 801df66:	9305      	str	r3, [sp, #20]
 801df68:	9901      	ldr	r1, [sp, #4]
 801df6a:	2300      	movs	r3, #0
 801df6c:	220a      	movs	r2, #10
 801df6e:	4648      	mov	r0, r9
 801df70:	f000 fd90 	bl	801ea94 <__multadd>
 801df74:	9b08      	ldr	r3, [sp, #32]
 801df76:	9001      	str	r0, [sp, #4]
 801df78:	2b00      	cmp	r3, #0
 801df7a:	f000 8177 	beq.w	801e26c <_dtoa_r+0xa84>
 801df7e:	4629      	mov	r1, r5
 801df80:	2300      	movs	r3, #0
 801df82:	220a      	movs	r2, #10
 801df84:	4648      	mov	r0, r9
 801df86:	f000 fd85 	bl	801ea94 <__multadd>
 801df8a:	f1bb 0f00 	cmp.w	fp, #0
 801df8e:	4605      	mov	r5, r0
 801df90:	dc6e      	bgt.n	801e070 <_dtoa_r+0x888>
 801df92:	9b07      	ldr	r3, [sp, #28]
 801df94:	2b02      	cmp	r3, #2
 801df96:	dc48      	bgt.n	801e02a <_dtoa_r+0x842>
 801df98:	e06a      	b.n	801e070 <_dtoa_r+0x888>
 801df9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801df9c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801dfa0:	e739      	b.n	801de16 <_dtoa_r+0x62e>
 801dfa2:	f10a 34ff 	add.w	r4, sl, #4294967295
 801dfa6:	42a3      	cmp	r3, r4
 801dfa8:	db07      	blt.n	801dfba <_dtoa_r+0x7d2>
 801dfaa:	f1ba 0f00 	cmp.w	sl, #0
 801dfae:	eba3 0404 	sub.w	r4, r3, r4
 801dfb2:	db0b      	blt.n	801dfcc <_dtoa_r+0x7e4>
 801dfb4:	9e04      	ldr	r6, [sp, #16]
 801dfb6:	4652      	mov	r2, sl
 801dfb8:	e72f      	b.n	801de1a <_dtoa_r+0x632>
 801dfba:	1ae2      	subs	r2, r4, r3
 801dfbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801dfbe:	9e04      	ldr	r6, [sp, #16]
 801dfc0:	4413      	add	r3, r2
 801dfc2:	930a      	str	r3, [sp, #40]	@ 0x28
 801dfc4:	4652      	mov	r2, sl
 801dfc6:	4623      	mov	r3, r4
 801dfc8:	2400      	movs	r4, #0
 801dfca:	e726      	b.n	801de1a <_dtoa_r+0x632>
 801dfcc:	9a04      	ldr	r2, [sp, #16]
 801dfce:	eba2 060a 	sub.w	r6, r2, sl
 801dfd2:	2200      	movs	r2, #0
 801dfd4:	e721      	b.n	801de1a <_dtoa_r+0x632>
 801dfd6:	9e04      	ldr	r6, [sp, #16]
 801dfd8:	9d08      	ldr	r5, [sp, #32]
 801dfda:	461c      	mov	r4, r3
 801dfdc:	e72a      	b.n	801de34 <_dtoa_r+0x64c>
 801dfde:	9a01      	ldr	r2, [sp, #4]
 801dfe0:	9205      	str	r2, [sp, #20]
 801dfe2:	e752      	b.n	801de8a <_dtoa_r+0x6a2>
 801dfe4:	9901      	ldr	r1, [sp, #4]
 801dfe6:	461a      	mov	r2, r3
 801dfe8:	e751      	b.n	801de8e <_dtoa_r+0x6a6>
 801dfea:	9b05      	ldr	r3, [sp, #20]
 801dfec:	9301      	str	r3, [sp, #4]
 801dfee:	e752      	b.n	801de96 <_dtoa_r+0x6ae>
 801dff0:	2300      	movs	r3, #0
 801dff2:	e77b      	b.n	801deec <_dtoa_r+0x704>
 801dff4:	9b02      	ldr	r3, [sp, #8]
 801dff6:	e779      	b.n	801deec <_dtoa_r+0x704>
 801dff8:	920b      	str	r2, [sp, #44]	@ 0x2c
 801dffa:	e778      	b.n	801deee <_dtoa_r+0x706>
 801dffc:	2300      	movs	r3, #0
 801dffe:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e000:	e779      	b.n	801def6 <_dtoa_r+0x70e>
 801e002:	d093      	beq.n	801df2c <_dtoa_r+0x744>
 801e004:	9b04      	ldr	r3, [sp, #16]
 801e006:	321c      	adds	r2, #28
 801e008:	4413      	add	r3, r2
 801e00a:	9304      	str	r3, [sp, #16]
 801e00c:	9b06      	ldr	r3, [sp, #24]
 801e00e:	4416      	add	r6, r2
 801e010:	4413      	add	r3, r2
 801e012:	e78a      	b.n	801df2a <_dtoa_r+0x742>
 801e014:	4602      	mov	r2, r0
 801e016:	e7f5      	b.n	801e004 <_dtoa_r+0x81c>
 801e018:	f1ba 0f00 	cmp.w	sl, #0
 801e01c:	f8cd 8014 	str.w	r8, [sp, #20]
 801e020:	46d3      	mov	fp, sl
 801e022:	dc21      	bgt.n	801e068 <_dtoa_r+0x880>
 801e024:	9b07      	ldr	r3, [sp, #28]
 801e026:	2b02      	cmp	r3, #2
 801e028:	dd1e      	ble.n	801e068 <_dtoa_r+0x880>
 801e02a:	f1bb 0f00 	cmp.w	fp, #0
 801e02e:	f47f addc 	bne.w	801dbea <_dtoa_r+0x402>
 801e032:	4621      	mov	r1, r4
 801e034:	465b      	mov	r3, fp
 801e036:	2205      	movs	r2, #5
 801e038:	4648      	mov	r0, r9
 801e03a:	f000 fd2b 	bl	801ea94 <__multadd>
 801e03e:	4601      	mov	r1, r0
 801e040:	4604      	mov	r4, r0
 801e042:	9801      	ldr	r0, [sp, #4]
 801e044:	f000 ff80 	bl	801ef48 <__mcmp>
 801e048:	2800      	cmp	r0, #0
 801e04a:	f77f adce 	ble.w	801dbea <_dtoa_r+0x402>
 801e04e:	463e      	mov	r6, r7
 801e050:	2331      	movs	r3, #49	@ 0x31
 801e052:	f806 3b01 	strb.w	r3, [r6], #1
 801e056:	9b05      	ldr	r3, [sp, #20]
 801e058:	3301      	adds	r3, #1
 801e05a:	9305      	str	r3, [sp, #20]
 801e05c:	e5c9      	b.n	801dbf2 <_dtoa_r+0x40a>
 801e05e:	f8cd 8014 	str.w	r8, [sp, #20]
 801e062:	4654      	mov	r4, sl
 801e064:	4625      	mov	r5, r4
 801e066:	e7f2      	b.n	801e04e <_dtoa_r+0x866>
 801e068:	9b08      	ldr	r3, [sp, #32]
 801e06a:	2b00      	cmp	r3, #0
 801e06c:	f000 8102 	beq.w	801e274 <_dtoa_r+0xa8c>
 801e070:	2e00      	cmp	r6, #0
 801e072:	dd05      	ble.n	801e080 <_dtoa_r+0x898>
 801e074:	4629      	mov	r1, r5
 801e076:	4632      	mov	r2, r6
 801e078:	4648      	mov	r0, r9
 801e07a:	f000 fef9 	bl	801ee70 <__lshift>
 801e07e:	4605      	mov	r5, r0
 801e080:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e082:	2b00      	cmp	r3, #0
 801e084:	d058      	beq.n	801e138 <_dtoa_r+0x950>
 801e086:	6869      	ldr	r1, [r5, #4]
 801e088:	4648      	mov	r0, r9
 801e08a:	f000 fca1 	bl	801e9d0 <_Balloc>
 801e08e:	4606      	mov	r6, r0
 801e090:	b928      	cbnz	r0, 801e09e <_dtoa_r+0x8b6>
 801e092:	4b82      	ldr	r3, [pc, #520]	@ (801e29c <_dtoa_r+0xab4>)
 801e094:	4602      	mov	r2, r0
 801e096:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801e09a:	f7ff bbbe 	b.w	801d81a <_dtoa_r+0x32>
 801e09e:	692a      	ldr	r2, [r5, #16]
 801e0a0:	3202      	adds	r2, #2
 801e0a2:	0092      	lsls	r2, r2, #2
 801e0a4:	f105 010c 	add.w	r1, r5, #12
 801e0a8:	300c      	adds	r0, #12
 801e0aa:	f7ff fadb 	bl	801d664 <memcpy>
 801e0ae:	2201      	movs	r2, #1
 801e0b0:	4631      	mov	r1, r6
 801e0b2:	4648      	mov	r0, r9
 801e0b4:	f000 fedc 	bl	801ee70 <__lshift>
 801e0b8:	1c7b      	adds	r3, r7, #1
 801e0ba:	9304      	str	r3, [sp, #16]
 801e0bc:	eb07 030b 	add.w	r3, r7, fp
 801e0c0:	9309      	str	r3, [sp, #36]	@ 0x24
 801e0c2:	9b02      	ldr	r3, [sp, #8]
 801e0c4:	f003 0301 	and.w	r3, r3, #1
 801e0c8:	46a8      	mov	r8, r5
 801e0ca:	9308      	str	r3, [sp, #32]
 801e0cc:	4605      	mov	r5, r0
 801e0ce:	9b04      	ldr	r3, [sp, #16]
 801e0d0:	9801      	ldr	r0, [sp, #4]
 801e0d2:	4621      	mov	r1, r4
 801e0d4:	f103 3bff 	add.w	fp, r3, #4294967295
 801e0d8:	f7ff fafe 	bl	801d6d8 <quorem>
 801e0dc:	4641      	mov	r1, r8
 801e0de:	9002      	str	r0, [sp, #8]
 801e0e0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801e0e4:	9801      	ldr	r0, [sp, #4]
 801e0e6:	f000 ff2f 	bl	801ef48 <__mcmp>
 801e0ea:	462a      	mov	r2, r5
 801e0ec:	9006      	str	r0, [sp, #24]
 801e0ee:	4621      	mov	r1, r4
 801e0f0:	4648      	mov	r0, r9
 801e0f2:	f000 ff45 	bl	801ef80 <__mdiff>
 801e0f6:	68c2      	ldr	r2, [r0, #12]
 801e0f8:	4606      	mov	r6, r0
 801e0fa:	b9fa      	cbnz	r2, 801e13c <_dtoa_r+0x954>
 801e0fc:	4601      	mov	r1, r0
 801e0fe:	9801      	ldr	r0, [sp, #4]
 801e100:	f000 ff22 	bl	801ef48 <__mcmp>
 801e104:	4602      	mov	r2, r0
 801e106:	4631      	mov	r1, r6
 801e108:	4648      	mov	r0, r9
 801e10a:	920a      	str	r2, [sp, #40]	@ 0x28
 801e10c:	f000 fca0 	bl	801ea50 <_Bfree>
 801e110:	9b07      	ldr	r3, [sp, #28]
 801e112:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e114:	9e04      	ldr	r6, [sp, #16]
 801e116:	ea42 0103 	orr.w	r1, r2, r3
 801e11a:	9b08      	ldr	r3, [sp, #32]
 801e11c:	4319      	orrs	r1, r3
 801e11e:	d10f      	bne.n	801e140 <_dtoa_r+0x958>
 801e120:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801e124:	d028      	beq.n	801e178 <_dtoa_r+0x990>
 801e126:	9b06      	ldr	r3, [sp, #24]
 801e128:	2b00      	cmp	r3, #0
 801e12a:	dd02      	ble.n	801e132 <_dtoa_r+0x94a>
 801e12c:	9b02      	ldr	r3, [sp, #8]
 801e12e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801e132:	f88b a000 	strb.w	sl, [fp]
 801e136:	e55e      	b.n	801dbf6 <_dtoa_r+0x40e>
 801e138:	4628      	mov	r0, r5
 801e13a:	e7bd      	b.n	801e0b8 <_dtoa_r+0x8d0>
 801e13c:	2201      	movs	r2, #1
 801e13e:	e7e2      	b.n	801e106 <_dtoa_r+0x91e>
 801e140:	9b06      	ldr	r3, [sp, #24]
 801e142:	2b00      	cmp	r3, #0
 801e144:	db04      	blt.n	801e150 <_dtoa_r+0x968>
 801e146:	9907      	ldr	r1, [sp, #28]
 801e148:	430b      	orrs	r3, r1
 801e14a:	9908      	ldr	r1, [sp, #32]
 801e14c:	430b      	orrs	r3, r1
 801e14e:	d120      	bne.n	801e192 <_dtoa_r+0x9aa>
 801e150:	2a00      	cmp	r2, #0
 801e152:	ddee      	ble.n	801e132 <_dtoa_r+0x94a>
 801e154:	9901      	ldr	r1, [sp, #4]
 801e156:	2201      	movs	r2, #1
 801e158:	4648      	mov	r0, r9
 801e15a:	f000 fe89 	bl	801ee70 <__lshift>
 801e15e:	4621      	mov	r1, r4
 801e160:	9001      	str	r0, [sp, #4]
 801e162:	f000 fef1 	bl	801ef48 <__mcmp>
 801e166:	2800      	cmp	r0, #0
 801e168:	dc03      	bgt.n	801e172 <_dtoa_r+0x98a>
 801e16a:	d1e2      	bne.n	801e132 <_dtoa_r+0x94a>
 801e16c:	f01a 0f01 	tst.w	sl, #1
 801e170:	d0df      	beq.n	801e132 <_dtoa_r+0x94a>
 801e172:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801e176:	d1d9      	bne.n	801e12c <_dtoa_r+0x944>
 801e178:	2339      	movs	r3, #57	@ 0x39
 801e17a:	f88b 3000 	strb.w	r3, [fp]
 801e17e:	4633      	mov	r3, r6
 801e180:	461e      	mov	r6, r3
 801e182:	3b01      	subs	r3, #1
 801e184:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801e188:	2a39      	cmp	r2, #57	@ 0x39
 801e18a:	d052      	beq.n	801e232 <_dtoa_r+0xa4a>
 801e18c:	3201      	adds	r2, #1
 801e18e:	701a      	strb	r2, [r3, #0]
 801e190:	e531      	b.n	801dbf6 <_dtoa_r+0x40e>
 801e192:	2a00      	cmp	r2, #0
 801e194:	dd07      	ble.n	801e1a6 <_dtoa_r+0x9be>
 801e196:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801e19a:	d0ed      	beq.n	801e178 <_dtoa_r+0x990>
 801e19c:	f10a 0301 	add.w	r3, sl, #1
 801e1a0:	f88b 3000 	strb.w	r3, [fp]
 801e1a4:	e527      	b.n	801dbf6 <_dtoa_r+0x40e>
 801e1a6:	9b04      	ldr	r3, [sp, #16]
 801e1a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e1aa:	f803 ac01 	strb.w	sl, [r3, #-1]
 801e1ae:	4293      	cmp	r3, r2
 801e1b0:	d029      	beq.n	801e206 <_dtoa_r+0xa1e>
 801e1b2:	9901      	ldr	r1, [sp, #4]
 801e1b4:	2300      	movs	r3, #0
 801e1b6:	220a      	movs	r2, #10
 801e1b8:	4648      	mov	r0, r9
 801e1ba:	f000 fc6b 	bl	801ea94 <__multadd>
 801e1be:	45a8      	cmp	r8, r5
 801e1c0:	9001      	str	r0, [sp, #4]
 801e1c2:	f04f 0300 	mov.w	r3, #0
 801e1c6:	f04f 020a 	mov.w	r2, #10
 801e1ca:	4641      	mov	r1, r8
 801e1cc:	4648      	mov	r0, r9
 801e1ce:	d107      	bne.n	801e1e0 <_dtoa_r+0x9f8>
 801e1d0:	f000 fc60 	bl	801ea94 <__multadd>
 801e1d4:	4680      	mov	r8, r0
 801e1d6:	4605      	mov	r5, r0
 801e1d8:	9b04      	ldr	r3, [sp, #16]
 801e1da:	3301      	adds	r3, #1
 801e1dc:	9304      	str	r3, [sp, #16]
 801e1de:	e776      	b.n	801e0ce <_dtoa_r+0x8e6>
 801e1e0:	f000 fc58 	bl	801ea94 <__multadd>
 801e1e4:	4629      	mov	r1, r5
 801e1e6:	4680      	mov	r8, r0
 801e1e8:	2300      	movs	r3, #0
 801e1ea:	220a      	movs	r2, #10
 801e1ec:	4648      	mov	r0, r9
 801e1ee:	f000 fc51 	bl	801ea94 <__multadd>
 801e1f2:	4605      	mov	r5, r0
 801e1f4:	e7f0      	b.n	801e1d8 <_dtoa_r+0x9f0>
 801e1f6:	f1bb 0f00 	cmp.w	fp, #0
 801e1fa:	bfcc      	ite	gt
 801e1fc:	465e      	movgt	r6, fp
 801e1fe:	2601      	movle	r6, #1
 801e200:	443e      	add	r6, r7
 801e202:	f04f 0800 	mov.w	r8, #0
 801e206:	9901      	ldr	r1, [sp, #4]
 801e208:	2201      	movs	r2, #1
 801e20a:	4648      	mov	r0, r9
 801e20c:	f000 fe30 	bl	801ee70 <__lshift>
 801e210:	4621      	mov	r1, r4
 801e212:	9001      	str	r0, [sp, #4]
 801e214:	f000 fe98 	bl	801ef48 <__mcmp>
 801e218:	2800      	cmp	r0, #0
 801e21a:	dcb0      	bgt.n	801e17e <_dtoa_r+0x996>
 801e21c:	d102      	bne.n	801e224 <_dtoa_r+0xa3c>
 801e21e:	f01a 0f01 	tst.w	sl, #1
 801e222:	d1ac      	bne.n	801e17e <_dtoa_r+0x996>
 801e224:	4633      	mov	r3, r6
 801e226:	461e      	mov	r6, r3
 801e228:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801e22c:	2a30      	cmp	r2, #48	@ 0x30
 801e22e:	d0fa      	beq.n	801e226 <_dtoa_r+0xa3e>
 801e230:	e4e1      	b.n	801dbf6 <_dtoa_r+0x40e>
 801e232:	429f      	cmp	r7, r3
 801e234:	d1a4      	bne.n	801e180 <_dtoa_r+0x998>
 801e236:	9b05      	ldr	r3, [sp, #20]
 801e238:	3301      	adds	r3, #1
 801e23a:	9305      	str	r3, [sp, #20]
 801e23c:	2331      	movs	r3, #49	@ 0x31
 801e23e:	703b      	strb	r3, [r7, #0]
 801e240:	e4d9      	b.n	801dbf6 <_dtoa_r+0x40e>
 801e242:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801e244:	4f16      	ldr	r7, [pc, #88]	@ (801e2a0 <_dtoa_r+0xab8>)
 801e246:	b11b      	cbz	r3, 801e250 <_dtoa_r+0xa68>
 801e248:	f107 0308 	add.w	r3, r7, #8
 801e24c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801e24e:	6013      	str	r3, [r2, #0]
 801e250:	4638      	mov	r0, r7
 801e252:	b011      	add	sp, #68	@ 0x44
 801e254:	ecbd 8b02 	vpop	{d8}
 801e258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e25c:	9b07      	ldr	r3, [sp, #28]
 801e25e:	2b01      	cmp	r3, #1
 801e260:	f77f ae2c 	ble.w	801debc <_dtoa_r+0x6d4>
 801e264:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e266:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e268:	2001      	movs	r0, #1
 801e26a:	e64c      	b.n	801df06 <_dtoa_r+0x71e>
 801e26c:	f1bb 0f00 	cmp.w	fp, #0
 801e270:	f77f aed8 	ble.w	801e024 <_dtoa_r+0x83c>
 801e274:	463e      	mov	r6, r7
 801e276:	9801      	ldr	r0, [sp, #4]
 801e278:	4621      	mov	r1, r4
 801e27a:	f7ff fa2d 	bl	801d6d8 <quorem>
 801e27e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801e282:	f806 ab01 	strb.w	sl, [r6], #1
 801e286:	1bf2      	subs	r2, r6, r7
 801e288:	4593      	cmp	fp, r2
 801e28a:	ddb4      	ble.n	801e1f6 <_dtoa_r+0xa0e>
 801e28c:	9901      	ldr	r1, [sp, #4]
 801e28e:	2300      	movs	r3, #0
 801e290:	220a      	movs	r2, #10
 801e292:	4648      	mov	r0, r9
 801e294:	f000 fbfe 	bl	801ea94 <__multadd>
 801e298:	9001      	str	r0, [sp, #4]
 801e29a:	e7ec      	b.n	801e276 <_dtoa_r+0xa8e>
 801e29c:	08023497 	.word	0x08023497
 801e2a0:	08023432 	.word	0x08023432

0801e2a4 <_free_r>:
 801e2a4:	b538      	push	{r3, r4, r5, lr}
 801e2a6:	4605      	mov	r5, r0
 801e2a8:	2900      	cmp	r1, #0
 801e2aa:	d041      	beq.n	801e330 <_free_r+0x8c>
 801e2ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e2b0:	1f0c      	subs	r4, r1, #4
 801e2b2:	2b00      	cmp	r3, #0
 801e2b4:	bfb8      	it	lt
 801e2b6:	18e4      	addlt	r4, r4, r3
 801e2b8:	f7fd f8ba 	bl	801b430 <__malloc_lock>
 801e2bc:	4a1d      	ldr	r2, [pc, #116]	@ (801e334 <_free_r+0x90>)
 801e2be:	6813      	ldr	r3, [r2, #0]
 801e2c0:	b933      	cbnz	r3, 801e2d0 <_free_r+0x2c>
 801e2c2:	6063      	str	r3, [r4, #4]
 801e2c4:	6014      	str	r4, [r2, #0]
 801e2c6:	4628      	mov	r0, r5
 801e2c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e2cc:	f7fd b8b6 	b.w	801b43c <__malloc_unlock>
 801e2d0:	42a3      	cmp	r3, r4
 801e2d2:	d908      	bls.n	801e2e6 <_free_r+0x42>
 801e2d4:	6820      	ldr	r0, [r4, #0]
 801e2d6:	1821      	adds	r1, r4, r0
 801e2d8:	428b      	cmp	r3, r1
 801e2da:	bf01      	itttt	eq
 801e2dc:	6819      	ldreq	r1, [r3, #0]
 801e2de:	685b      	ldreq	r3, [r3, #4]
 801e2e0:	1809      	addeq	r1, r1, r0
 801e2e2:	6021      	streq	r1, [r4, #0]
 801e2e4:	e7ed      	b.n	801e2c2 <_free_r+0x1e>
 801e2e6:	461a      	mov	r2, r3
 801e2e8:	685b      	ldr	r3, [r3, #4]
 801e2ea:	b10b      	cbz	r3, 801e2f0 <_free_r+0x4c>
 801e2ec:	42a3      	cmp	r3, r4
 801e2ee:	d9fa      	bls.n	801e2e6 <_free_r+0x42>
 801e2f0:	6811      	ldr	r1, [r2, #0]
 801e2f2:	1850      	adds	r0, r2, r1
 801e2f4:	42a0      	cmp	r0, r4
 801e2f6:	d10b      	bne.n	801e310 <_free_r+0x6c>
 801e2f8:	6820      	ldr	r0, [r4, #0]
 801e2fa:	4401      	add	r1, r0
 801e2fc:	1850      	adds	r0, r2, r1
 801e2fe:	4283      	cmp	r3, r0
 801e300:	6011      	str	r1, [r2, #0]
 801e302:	d1e0      	bne.n	801e2c6 <_free_r+0x22>
 801e304:	6818      	ldr	r0, [r3, #0]
 801e306:	685b      	ldr	r3, [r3, #4]
 801e308:	6053      	str	r3, [r2, #4]
 801e30a:	4408      	add	r0, r1
 801e30c:	6010      	str	r0, [r2, #0]
 801e30e:	e7da      	b.n	801e2c6 <_free_r+0x22>
 801e310:	d902      	bls.n	801e318 <_free_r+0x74>
 801e312:	230c      	movs	r3, #12
 801e314:	602b      	str	r3, [r5, #0]
 801e316:	e7d6      	b.n	801e2c6 <_free_r+0x22>
 801e318:	6820      	ldr	r0, [r4, #0]
 801e31a:	1821      	adds	r1, r4, r0
 801e31c:	428b      	cmp	r3, r1
 801e31e:	bf04      	itt	eq
 801e320:	6819      	ldreq	r1, [r3, #0]
 801e322:	685b      	ldreq	r3, [r3, #4]
 801e324:	6063      	str	r3, [r4, #4]
 801e326:	bf04      	itt	eq
 801e328:	1809      	addeq	r1, r1, r0
 801e32a:	6021      	streq	r1, [r4, #0]
 801e32c:	6054      	str	r4, [r2, #4]
 801e32e:	e7ca      	b.n	801e2c6 <_free_r+0x22>
 801e330:	bd38      	pop	{r3, r4, r5, pc}
 801e332:	bf00      	nop
 801e334:	2401c990 	.word	0x2401c990

0801e338 <rshift>:
 801e338:	6903      	ldr	r3, [r0, #16]
 801e33a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801e33e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e342:	ea4f 1261 	mov.w	r2, r1, asr #5
 801e346:	f100 0414 	add.w	r4, r0, #20
 801e34a:	dd45      	ble.n	801e3d8 <rshift+0xa0>
 801e34c:	f011 011f 	ands.w	r1, r1, #31
 801e350:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801e354:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801e358:	d10c      	bne.n	801e374 <rshift+0x3c>
 801e35a:	f100 0710 	add.w	r7, r0, #16
 801e35e:	4629      	mov	r1, r5
 801e360:	42b1      	cmp	r1, r6
 801e362:	d334      	bcc.n	801e3ce <rshift+0x96>
 801e364:	1a9b      	subs	r3, r3, r2
 801e366:	009b      	lsls	r3, r3, #2
 801e368:	1eea      	subs	r2, r5, #3
 801e36a:	4296      	cmp	r6, r2
 801e36c:	bf38      	it	cc
 801e36e:	2300      	movcc	r3, #0
 801e370:	4423      	add	r3, r4
 801e372:	e015      	b.n	801e3a0 <rshift+0x68>
 801e374:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801e378:	f1c1 0820 	rsb	r8, r1, #32
 801e37c:	40cf      	lsrs	r7, r1
 801e37e:	f105 0e04 	add.w	lr, r5, #4
 801e382:	46a1      	mov	r9, r4
 801e384:	4576      	cmp	r6, lr
 801e386:	46f4      	mov	ip, lr
 801e388:	d815      	bhi.n	801e3b6 <rshift+0x7e>
 801e38a:	1a9a      	subs	r2, r3, r2
 801e38c:	0092      	lsls	r2, r2, #2
 801e38e:	3a04      	subs	r2, #4
 801e390:	3501      	adds	r5, #1
 801e392:	42ae      	cmp	r6, r5
 801e394:	bf38      	it	cc
 801e396:	2200      	movcc	r2, #0
 801e398:	18a3      	adds	r3, r4, r2
 801e39a:	50a7      	str	r7, [r4, r2]
 801e39c:	b107      	cbz	r7, 801e3a0 <rshift+0x68>
 801e39e:	3304      	adds	r3, #4
 801e3a0:	1b1a      	subs	r2, r3, r4
 801e3a2:	42a3      	cmp	r3, r4
 801e3a4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801e3a8:	bf08      	it	eq
 801e3aa:	2300      	moveq	r3, #0
 801e3ac:	6102      	str	r2, [r0, #16]
 801e3ae:	bf08      	it	eq
 801e3b0:	6143      	streq	r3, [r0, #20]
 801e3b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e3b6:	f8dc c000 	ldr.w	ip, [ip]
 801e3ba:	fa0c fc08 	lsl.w	ip, ip, r8
 801e3be:	ea4c 0707 	orr.w	r7, ip, r7
 801e3c2:	f849 7b04 	str.w	r7, [r9], #4
 801e3c6:	f85e 7b04 	ldr.w	r7, [lr], #4
 801e3ca:	40cf      	lsrs	r7, r1
 801e3cc:	e7da      	b.n	801e384 <rshift+0x4c>
 801e3ce:	f851 cb04 	ldr.w	ip, [r1], #4
 801e3d2:	f847 cf04 	str.w	ip, [r7, #4]!
 801e3d6:	e7c3      	b.n	801e360 <rshift+0x28>
 801e3d8:	4623      	mov	r3, r4
 801e3da:	e7e1      	b.n	801e3a0 <rshift+0x68>

0801e3dc <__hexdig_fun>:
 801e3dc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801e3e0:	2b09      	cmp	r3, #9
 801e3e2:	d802      	bhi.n	801e3ea <__hexdig_fun+0xe>
 801e3e4:	3820      	subs	r0, #32
 801e3e6:	b2c0      	uxtb	r0, r0
 801e3e8:	4770      	bx	lr
 801e3ea:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801e3ee:	2b05      	cmp	r3, #5
 801e3f0:	d801      	bhi.n	801e3f6 <__hexdig_fun+0x1a>
 801e3f2:	3847      	subs	r0, #71	@ 0x47
 801e3f4:	e7f7      	b.n	801e3e6 <__hexdig_fun+0xa>
 801e3f6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801e3fa:	2b05      	cmp	r3, #5
 801e3fc:	d801      	bhi.n	801e402 <__hexdig_fun+0x26>
 801e3fe:	3827      	subs	r0, #39	@ 0x27
 801e400:	e7f1      	b.n	801e3e6 <__hexdig_fun+0xa>
 801e402:	2000      	movs	r0, #0
 801e404:	4770      	bx	lr
	...

0801e408 <__gethex>:
 801e408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e40c:	b085      	sub	sp, #20
 801e40e:	468a      	mov	sl, r1
 801e410:	9302      	str	r3, [sp, #8]
 801e412:	680b      	ldr	r3, [r1, #0]
 801e414:	9001      	str	r0, [sp, #4]
 801e416:	4690      	mov	r8, r2
 801e418:	1c9c      	adds	r4, r3, #2
 801e41a:	46a1      	mov	r9, r4
 801e41c:	f814 0b01 	ldrb.w	r0, [r4], #1
 801e420:	2830      	cmp	r0, #48	@ 0x30
 801e422:	d0fa      	beq.n	801e41a <__gethex+0x12>
 801e424:	eba9 0303 	sub.w	r3, r9, r3
 801e428:	f1a3 0b02 	sub.w	fp, r3, #2
 801e42c:	f7ff ffd6 	bl	801e3dc <__hexdig_fun>
 801e430:	4605      	mov	r5, r0
 801e432:	2800      	cmp	r0, #0
 801e434:	d168      	bne.n	801e508 <__gethex+0x100>
 801e436:	49a0      	ldr	r1, [pc, #640]	@ (801e6b8 <__gethex+0x2b0>)
 801e438:	2201      	movs	r2, #1
 801e43a:	4648      	mov	r0, r9
 801e43c:	f7ff f81e 	bl	801d47c <strncmp>
 801e440:	4607      	mov	r7, r0
 801e442:	2800      	cmp	r0, #0
 801e444:	d167      	bne.n	801e516 <__gethex+0x10e>
 801e446:	f899 0001 	ldrb.w	r0, [r9, #1]
 801e44a:	4626      	mov	r6, r4
 801e44c:	f7ff ffc6 	bl	801e3dc <__hexdig_fun>
 801e450:	2800      	cmp	r0, #0
 801e452:	d062      	beq.n	801e51a <__gethex+0x112>
 801e454:	4623      	mov	r3, r4
 801e456:	7818      	ldrb	r0, [r3, #0]
 801e458:	2830      	cmp	r0, #48	@ 0x30
 801e45a:	4699      	mov	r9, r3
 801e45c:	f103 0301 	add.w	r3, r3, #1
 801e460:	d0f9      	beq.n	801e456 <__gethex+0x4e>
 801e462:	f7ff ffbb 	bl	801e3dc <__hexdig_fun>
 801e466:	fab0 f580 	clz	r5, r0
 801e46a:	096d      	lsrs	r5, r5, #5
 801e46c:	f04f 0b01 	mov.w	fp, #1
 801e470:	464a      	mov	r2, r9
 801e472:	4616      	mov	r6, r2
 801e474:	3201      	adds	r2, #1
 801e476:	7830      	ldrb	r0, [r6, #0]
 801e478:	f7ff ffb0 	bl	801e3dc <__hexdig_fun>
 801e47c:	2800      	cmp	r0, #0
 801e47e:	d1f8      	bne.n	801e472 <__gethex+0x6a>
 801e480:	498d      	ldr	r1, [pc, #564]	@ (801e6b8 <__gethex+0x2b0>)
 801e482:	2201      	movs	r2, #1
 801e484:	4630      	mov	r0, r6
 801e486:	f7fe fff9 	bl	801d47c <strncmp>
 801e48a:	2800      	cmp	r0, #0
 801e48c:	d13f      	bne.n	801e50e <__gethex+0x106>
 801e48e:	b944      	cbnz	r4, 801e4a2 <__gethex+0x9a>
 801e490:	1c74      	adds	r4, r6, #1
 801e492:	4622      	mov	r2, r4
 801e494:	4616      	mov	r6, r2
 801e496:	3201      	adds	r2, #1
 801e498:	7830      	ldrb	r0, [r6, #0]
 801e49a:	f7ff ff9f 	bl	801e3dc <__hexdig_fun>
 801e49e:	2800      	cmp	r0, #0
 801e4a0:	d1f8      	bne.n	801e494 <__gethex+0x8c>
 801e4a2:	1ba4      	subs	r4, r4, r6
 801e4a4:	00a7      	lsls	r7, r4, #2
 801e4a6:	7833      	ldrb	r3, [r6, #0]
 801e4a8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801e4ac:	2b50      	cmp	r3, #80	@ 0x50
 801e4ae:	d13e      	bne.n	801e52e <__gethex+0x126>
 801e4b0:	7873      	ldrb	r3, [r6, #1]
 801e4b2:	2b2b      	cmp	r3, #43	@ 0x2b
 801e4b4:	d033      	beq.n	801e51e <__gethex+0x116>
 801e4b6:	2b2d      	cmp	r3, #45	@ 0x2d
 801e4b8:	d034      	beq.n	801e524 <__gethex+0x11c>
 801e4ba:	1c71      	adds	r1, r6, #1
 801e4bc:	2400      	movs	r4, #0
 801e4be:	7808      	ldrb	r0, [r1, #0]
 801e4c0:	f7ff ff8c 	bl	801e3dc <__hexdig_fun>
 801e4c4:	1e43      	subs	r3, r0, #1
 801e4c6:	b2db      	uxtb	r3, r3
 801e4c8:	2b18      	cmp	r3, #24
 801e4ca:	d830      	bhi.n	801e52e <__gethex+0x126>
 801e4cc:	f1a0 0210 	sub.w	r2, r0, #16
 801e4d0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801e4d4:	f7ff ff82 	bl	801e3dc <__hexdig_fun>
 801e4d8:	f100 3cff 	add.w	ip, r0, #4294967295
 801e4dc:	fa5f fc8c 	uxtb.w	ip, ip
 801e4e0:	f1bc 0f18 	cmp.w	ip, #24
 801e4e4:	f04f 030a 	mov.w	r3, #10
 801e4e8:	d91e      	bls.n	801e528 <__gethex+0x120>
 801e4ea:	b104      	cbz	r4, 801e4ee <__gethex+0xe6>
 801e4ec:	4252      	negs	r2, r2
 801e4ee:	4417      	add	r7, r2
 801e4f0:	f8ca 1000 	str.w	r1, [sl]
 801e4f4:	b1ed      	cbz	r5, 801e532 <__gethex+0x12a>
 801e4f6:	f1bb 0f00 	cmp.w	fp, #0
 801e4fa:	bf0c      	ite	eq
 801e4fc:	2506      	moveq	r5, #6
 801e4fe:	2500      	movne	r5, #0
 801e500:	4628      	mov	r0, r5
 801e502:	b005      	add	sp, #20
 801e504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e508:	2500      	movs	r5, #0
 801e50a:	462c      	mov	r4, r5
 801e50c:	e7b0      	b.n	801e470 <__gethex+0x68>
 801e50e:	2c00      	cmp	r4, #0
 801e510:	d1c7      	bne.n	801e4a2 <__gethex+0x9a>
 801e512:	4627      	mov	r7, r4
 801e514:	e7c7      	b.n	801e4a6 <__gethex+0x9e>
 801e516:	464e      	mov	r6, r9
 801e518:	462f      	mov	r7, r5
 801e51a:	2501      	movs	r5, #1
 801e51c:	e7c3      	b.n	801e4a6 <__gethex+0x9e>
 801e51e:	2400      	movs	r4, #0
 801e520:	1cb1      	adds	r1, r6, #2
 801e522:	e7cc      	b.n	801e4be <__gethex+0xb6>
 801e524:	2401      	movs	r4, #1
 801e526:	e7fb      	b.n	801e520 <__gethex+0x118>
 801e528:	fb03 0002 	mla	r0, r3, r2, r0
 801e52c:	e7ce      	b.n	801e4cc <__gethex+0xc4>
 801e52e:	4631      	mov	r1, r6
 801e530:	e7de      	b.n	801e4f0 <__gethex+0xe8>
 801e532:	eba6 0309 	sub.w	r3, r6, r9
 801e536:	3b01      	subs	r3, #1
 801e538:	4629      	mov	r1, r5
 801e53a:	2b07      	cmp	r3, #7
 801e53c:	dc0a      	bgt.n	801e554 <__gethex+0x14c>
 801e53e:	9801      	ldr	r0, [sp, #4]
 801e540:	f000 fa46 	bl	801e9d0 <_Balloc>
 801e544:	4604      	mov	r4, r0
 801e546:	b940      	cbnz	r0, 801e55a <__gethex+0x152>
 801e548:	4b5c      	ldr	r3, [pc, #368]	@ (801e6bc <__gethex+0x2b4>)
 801e54a:	4602      	mov	r2, r0
 801e54c:	21e4      	movs	r1, #228	@ 0xe4
 801e54e:	485c      	ldr	r0, [pc, #368]	@ (801e6c0 <__gethex+0x2b8>)
 801e550:	f7ff f8a4 	bl	801d69c <__assert_func>
 801e554:	3101      	adds	r1, #1
 801e556:	105b      	asrs	r3, r3, #1
 801e558:	e7ef      	b.n	801e53a <__gethex+0x132>
 801e55a:	f100 0a14 	add.w	sl, r0, #20
 801e55e:	2300      	movs	r3, #0
 801e560:	4655      	mov	r5, sl
 801e562:	469b      	mov	fp, r3
 801e564:	45b1      	cmp	r9, r6
 801e566:	d337      	bcc.n	801e5d8 <__gethex+0x1d0>
 801e568:	f845 bb04 	str.w	fp, [r5], #4
 801e56c:	eba5 050a 	sub.w	r5, r5, sl
 801e570:	10ad      	asrs	r5, r5, #2
 801e572:	6125      	str	r5, [r4, #16]
 801e574:	4658      	mov	r0, fp
 801e576:	f000 fb1d 	bl	801ebb4 <__hi0bits>
 801e57a:	016d      	lsls	r5, r5, #5
 801e57c:	f8d8 6000 	ldr.w	r6, [r8]
 801e580:	1a2d      	subs	r5, r5, r0
 801e582:	42b5      	cmp	r5, r6
 801e584:	dd54      	ble.n	801e630 <__gethex+0x228>
 801e586:	1bad      	subs	r5, r5, r6
 801e588:	4629      	mov	r1, r5
 801e58a:	4620      	mov	r0, r4
 801e58c:	f000 fea6 	bl	801f2dc <__any_on>
 801e590:	4681      	mov	r9, r0
 801e592:	b178      	cbz	r0, 801e5b4 <__gethex+0x1ac>
 801e594:	1e6b      	subs	r3, r5, #1
 801e596:	1159      	asrs	r1, r3, #5
 801e598:	f003 021f 	and.w	r2, r3, #31
 801e59c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801e5a0:	f04f 0901 	mov.w	r9, #1
 801e5a4:	fa09 f202 	lsl.w	r2, r9, r2
 801e5a8:	420a      	tst	r2, r1
 801e5aa:	d003      	beq.n	801e5b4 <__gethex+0x1ac>
 801e5ac:	454b      	cmp	r3, r9
 801e5ae:	dc36      	bgt.n	801e61e <__gethex+0x216>
 801e5b0:	f04f 0902 	mov.w	r9, #2
 801e5b4:	4629      	mov	r1, r5
 801e5b6:	4620      	mov	r0, r4
 801e5b8:	f7ff febe 	bl	801e338 <rshift>
 801e5bc:	442f      	add	r7, r5
 801e5be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801e5c2:	42bb      	cmp	r3, r7
 801e5c4:	da42      	bge.n	801e64c <__gethex+0x244>
 801e5c6:	9801      	ldr	r0, [sp, #4]
 801e5c8:	4621      	mov	r1, r4
 801e5ca:	f000 fa41 	bl	801ea50 <_Bfree>
 801e5ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e5d0:	2300      	movs	r3, #0
 801e5d2:	6013      	str	r3, [r2, #0]
 801e5d4:	25a3      	movs	r5, #163	@ 0xa3
 801e5d6:	e793      	b.n	801e500 <__gethex+0xf8>
 801e5d8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801e5dc:	2a2e      	cmp	r2, #46	@ 0x2e
 801e5de:	d012      	beq.n	801e606 <__gethex+0x1fe>
 801e5e0:	2b20      	cmp	r3, #32
 801e5e2:	d104      	bne.n	801e5ee <__gethex+0x1e6>
 801e5e4:	f845 bb04 	str.w	fp, [r5], #4
 801e5e8:	f04f 0b00 	mov.w	fp, #0
 801e5ec:	465b      	mov	r3, fp
 801e5ee:	7830      	ldrb	r0, [r6, #0]
 801e5f0:	9303      	str	r3, [sp, #12]
 801e5f2:	f7ff fef3 	bl	801e3dc <__hexdig_fun>
 801e5f6:	9b03      	ldr	r3, [sp, #12]
 801e5f8:	f000 000f 	and.w	r0, r0, #15
 801e5fc:	4098      	lsls	r0, r3
 801e5fe:	ea4b 0b00 	orr.w	fp, fp, r0
 801e602:	3304      	adds	r3, #4
 801e604:	e7ae      	b.n	801e564 <__gethex+0x15c>
 801e606:	45b1      	cmp	r9, r6
 801e608:	d8ea      	bhi.n	801e5e0 <__gethex+0x1d8>
 801e60a:	492b      	ldr	r1, [pc, #172]	@ (801e6b8 <__gethex+0x2b0>)
 801e60c:	9303      	str	r3, [sp, #12]
 801e60e:	2201      	movs	r2, #1
 801e610:	4630      	mov	r0, r6
 801e612:	f7fe ff33 	bl	801d47c <strncmp>
 801e616:	9b03      	ldr	r3, [sp, #12]
 801e618:	2800      	cmp	r0, #0
 801e61a:	d1e1      	bne.n	801e5e0 <__gethex+0x1d8>
 801e61c:	e7a2      	b.n	801e564 <__gethex+0x15c>
 801e61e:	1ea9      	subs	r1, r5, #2
 801e620:	4620      	mov	r0, r4
 801e622:	f000 fe5b 	bl	801f2dc <__any_on>
 801e626:	2800      	cmp	r0, #0
 801e628:	d0c2      	beq.n	801e5b0 <__gethex+0x1a8>
 801e62a:	f04f 0903 	mov.w	r9, #3
 801e62e:	e7c1      	b.n	801e5b4 <__gethex+0x1ac>
 801e630:	da09      	bge.n	801e646 <__gethex+0x23e>
 801e632:	1b75      	subs	r5, r6, r5
 801e634:	4621      	mov	r1, r4
 801e636:	9801      	ldr	r0, [sp, #4]
 801e638:	462a      	mov	r2, r5
 801e63a:	f000 fc19 	bl	801ee70 <__lshift>
 801e63e:	1b7f      	subs	r7, r7, r5
 801e640:	4604      	mov	r4, r0
 801e642:	f100 0a14 	add.w	sl, r0, #20
 801e646:	f04f 0900 	mov.w	r9, #0
 801e64a:	e7b8      	b.n	801e5be <__gethex+0x1b6>
 801e64c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801e650:	42bd      	cmp	r5, r7
 801e652:	dd6f      	ble.n	801e734 <__gethex+0x32c>
 801e654:	1bed      	subs	r5, r5, r7
 801e656:	42ae      	cmp	r6, r5
 801e658:	dc34      	bgt.n	801e6c4 <__gethex+0x2bc>
 801e65a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e65e:	2b02      	cmp	r3, #2
 801e660:	d022      	beq.n	801e6a8 <__gethex+0x2a0>
 801e662:	2b03      	cmp	r3, #3
 801e664:	d024      	beq.n	801e6b0 <__gethex+0x2a8>
 801e666:	2b01      	cmp	r3, #1
 801e668:	d115      	bne.n	801e696 <__gethex+0x28e>
 801e66a:	42ae      	cmp	r6, r5
 801e66c:	d113      	bne.n	801e696 <__gethex+0x28e>
 801e66e:	2e01      	cmp	r6, #1
 801e670:	d10b      	bne.n	801e68a <__gethex+0x282>
 801e672:	9a02      	ldr	r2, [sp, #8]
 801e674:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801e678:	6013      	str	r3, [r2, #0]
 801e67a:	2301      	movs	r3, #1
 801e67c:	6123      	str	r3, [r4, #16]
 801e67e:	f8ca 3000 	str.w	r3, [sl]
 801e682:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e684:	2562      	movs	r5, #98	@ 0x62
 801e686:	601c      	str	r4, [r3, #0]
 801e688:	e73a      	b.n	801e500 <__gethex+0xf8>
 801e68a:	1e71      	subs	r1, r6, #1
 801e68c:	4620      	mov	r0, r4
 801e68e:	f000 fe25 	bl	801f2dc <__any_on>
 801e692:	2800      	cmp	r0, #0
 801e694:	d1ed      	bne.n	801e672 <__gethex+0x26a>
 801e696:	9801      	ldr	r0, [sp, #4]
 801e698:	4621      	mov	r1, r4
 801e69a:	f000 f9d9 	bl	801ea50 <_Bfree>
 801e69e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e6a0:	2300      	movs	r3, #0
 801e6a2:	6013      	str	r3, [r2, #0]
 801e6a4:	2550      	movs	r5, #80	@ 0x50
 801e6a6:	e72b      	b.n	801e500 <__gethex+0xf8>
 801e6a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e6aa:	2b00      	cmp	r3, #0
 801e6ac:	d1f3      	bne.n	801e696 <__gethex+0x28e>
 801e6ae:	e7e0      	b.n	801e672 <__gethex+0x26a>
 801e6b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e6b2:	2b00      	cmp	r3, #0
 801e6b4:	d1dd      	bne.n	801e672 <__gethex+0x26a>
 801e6b6:	e7ee      	b.n	801e696 <__gethex+0x28e>
 801e6b8:	080233b3 	.word	0x080233b3
 801e6bc:	08023497 	.word	0x08023497
 801e6c0:	080234a8 	.word	0x080234a8
 801e6c4:	1e6f      	subs	r7, r5, #1
 801e6c6:	f1b9 0f00 	cmp.w	r9, #0
 801e6ca:	d130      	bne.n	801e72e <__gethex+0x326>
 801e6cc:	b127      	cbz	r7, 801e6d8 <__gethex+0x2d0>
 801e6ce:	4639      	mov	r1, r7
 801e6d0:	4620      	mov	r0, r4
 801e6d2:	f000 fe03 	bl	801f2dc <__any_on>
 801e6d6:	4681      	mov	r9, r0
 801e6d8:	117a      	asrs	r2, r7, #5
 801e6da:	2301      	movs	r3, #1
 801e6dc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801e6e0:	f007 071f 	and.w	r7, r7, #31
 801e6e4:	40bb      	lsls	r3, r7
 801e6e6:	4213      	tst	r3, r2
 801e6e8:	4629      	mov	r1, r5
 801e6ea:	4620      	mov	r0, r4
 801e6ec:	bf18      	it	ne
 801e6ee:	f049 0902 	orrne.w	r9, r9, #2
 801e6f2:	f7ff fe21 	bl	801e338 <rshift>
 801e6f6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801e6fa:	1b76      	subs	r6, r6, r5
 801e6fc:	2502      	movs	r5, #2
 801e6fe:	f1b9 0f00 	cmp.w	r9, #0
 801e702:	d047      	beq.n	801e794 <__gethex+0x38c>
 801e704:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e708:	2b02      	cmp	r3, #2
 801e70a:	d015      	beq.n	801e738 <__gethex+0x330>
 801e70c:	2b03      	cmp	r3, #3
 801e70e:	d017      	beq.n	801e740 <__gethex+0x338>
 801e710:	2b01      	cmp	r3, #1
 801e712:	d109      	bne.n	801e728 <__gethex+0x320>
 801e714:	f019 0f02 	tst.w	r9, #2
 801e718:	d006      	beq.n	801e728 <__gethex+0x320>
 801e71a:	f8da 3000 	ldr.w	r3, [sl]
 801e71e:	ea49 0903 	orr.w	r9, r9, r3
 801e722:	f019 0f01 	tst.w	r9, #1
 801e726:	d10e      	bne.n	801e746 <__gethex+0x33e>
 801e728:	f045 0510 	orr.w	r5, r5, #16
 801e72c:	e032      	b.n	801e794 <__gethex+0x38c>
 801e72e:	f04f 0901 	mov.w	r9, #1
 801e732:	e7d1      	b.n	801e6d8 <__gethex+0x2d0>
 801e734:	2501      	movs	r5, #1
 801e736:	e7e2      	b.n	801e6fe <__gethex+0x2f6>
 801e738:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e73a:	f1c3 0301 	rsb	r3, r3, #1
 801e73e:	930f      	str	r3, [sp, #60]	@ 0x3c
 801e740:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e742:	2b00      	cmp	r3, #0
 801e744:	d0f0      	beq.n	801e728 <__gethex+0x320>
 801e746:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801e74a:	f104 0314 	add.w	r3, r4, #20
 801e74e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801e752:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801e756:	f04f 0c00 	mov.w	ip, #0
 801e75a:	4618      	mov	r0, r3
 801e75c:	f853 2b04 	ldr.w	r2, [r3], #4
 801e760:	f1b2 3fff 	cmp.w	r2, #4294967295
 801e764:	d01b      	beq.n	801e79e <__gethex+0x396>
 801e766:	3201      	adds	r2, #1
 801e768:	6002      	str	r2, [r0, #0]
 801e76a:	2d02      	cmp	r5, #2
 801e76c:	f104 0314 	add.w	r3, r4, #20
 801e770:	d13c      	bne.n	801e7ec <__gethex+0x3e4>
 801e772:	f8d8 2000 	ldr.w	r2, [r8]
 801e776:	3a01      	subs	r2, #1
 801e778:	42b2      	cmp	r2, r6
 801e77a:	d109      	bne.n	801e790 <__gethex+0x388>
 801e77c:	1171      	asrs	r1, r6, #5
 801e77e:	2201      	movs	r2, #1
 801e780:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e784:	f006 061f 	and.w	r6, r6, #31
 801e788:	fa02 f606 	lsl.w	r6, r2, r6
 801e78c:	421e      	tst	r6, r3
 801e78e:	d13a      	bne.n	801e806 <__gethex+0x3fe>
 801e790:	f045 0520 	orr.w	r5, r5, #32
 801e794:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e796:	601c      	str	r4, [r3, #0]
 801e798:	9b02      	ldr	r3, [sp, #8]
 801e79a:	601f      	str	r7, [r3, #0]
 801e79c:	e6b0      	b.n	801e500 <__gethex+0xf8>
 801e79e:	4299      	cmp	r1, r3
 801e7a0:	f843 cc04 	str.w	ip, [r3, #-4]
 801e7a4:	d8d9      	bhi.n	801e75a <__gethex+0x352>
 801e7a6:	68a3      	ldr	r3, [r4, #8]
 801e7a8:	459b      	cmp	fp, r3
 801e7aa:	db17      	blt.n	801e7dc <__gethex+0x3d4>
 801e7ac:	6861      	ldr	r1, [r4, #4]
 801e7ae:	9801      	ldr	r0, [sp, #4]
 801e7b0:	3101      	adds	r1, #1
 801e7b2:	f000 f90d 	bl	801e9d0 <_Balloc>
 801e7b6:	4681      	mov	r9, r0
 801e7b8:	b918      	cbnz	r0, 801e7c2 <__gethex+0x3ba>
 801e7ba:	4b1a      	ldr	r3, [pc, #104]	@ (801e824 <__gethex+0x41c>)
 801e7bc:	4602      	mov	r2, r0
 801e7be:	2184      	movs	r1, #132	@ 0x84
 801e7c0:	e6c5      	b.n	801e54e <__gethex+0x146>
 801e7c2:	6922      	ldr	r2, [r4, #16]
 801e7c4:	3202      	adds	r2, #2
 801e7c6:	f104 010c 	add.w	r1, r4, #12
 801e7ca:	0092      	lsls	r2, r2, #2
 801e7cc:	300c      	adds	r0, #12
 801e7ce:	f7fe ff49 	bl	801d664 <memcpy>
 801e7d2:	4621      	mov	r1, r4
 801e7d4:	9801      	ldr	r0, [sp, #4]
 801e7d6:	f000 f93b 	bl	801ea50 <_Bfree>
 801e7da:	464c      	mov	r4, r9
 801e7dc:	6923      	ldr	r3, [r4, #16]
 801e7de:	1c5a      	adds	r2, r3, #1
 801e7e0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801e7e4:	6122      	str	r2, [r4, #16]
 801e7e6:	2201      	movs	r2, #1
 801e7e8:	615a      	str	r2, [r3, #20]
 801e7ea:	e7be      	b.n	801e76a <__gethex+0x362>
 801e7ec:	6922      	ldr	r2, [r4, #16]
 801e7ee:	455a      	cmp	r2, fp
 801e7f0:	dd0b      	ble.n	801e80a <__gethex+0x402>
 801e7f2:	2101      	movs	r1, #1
 801e7f4:	4620      	mov	r0, r4
 801e7f6:	f7ff fd9f 	bl	801e338 <rshift>
 801e7fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801e7fe:	3701      	adds	r7, #1
 801e800:	42bb      	cmp	r3, r7
 801e802:	f6ff aee0 	blt.w	801e5c6 <__gethex+0x1be>
 801e806:	2501      	movs	r5, #1
 801e808:	e7c2      	b.n	801e790 <__gethex+0x388>
 801e80a:	f016 061f 	ands.w	r6, r6, #31
 801e80e:	d0fa      	beq.n	801e806 <__gethex+0x3fe>
 801e810:	4453      	add	r3, sl
 801e812:	f1c6 0620 	rsb	r6, r6, #32
 801e816:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801e81a:	f000 f9cb 	bl	801ebb4 <__hi0bits>
 801e81e:	42b0      	cmp	r0, r6
 801e820:	dbe7      	blt.n	801e7f2 <__gethex+0x3ea>
 801e822:	e7f0      	b.n	801e806 <__gethex+0x3fe>
 801e824:	08023497 	.word	0x08023497

0801e828 <L_shift>:
 801e828:	f1c2 0208 	rsb	r2, r2, #8
 801e82c:	0092      	lsls	r2, r2, #2
 801e82e:	b570      	push	{r4, r5, r6, lr}
 801e830:	f1c2 0620 	rsb	r6, r2, #32
 801e834:	6843      	ldr	r3, [r0, #4]
 801e836:	6804      	ldr	r4, [r0, #0]
 801e838:	fa03 f506 	lsl.w	r5, r3, r6
 801e83c:	432c      	orrs	r4, r5
 801e83e:	40d3      	lsrs	r3, r2
 801e840:	6004      	str	r4, [r0, #0]
 801e842:	f840 3f04 	str.w	r3, [r0, #4]!
 801e846:	4288      	cmp	r0, r1
 801e848:	d3f4      	bcc.n	801e834 <L_shift+0xc>
 801e84a:	bd70      	pop	{r4, r5, r6, pc}

0801e84c <__match>:
 801e84c:	b530      	push	{r4, r5, lr}
 801e84e:	6803      	ldr	r3, [r0, #0]
 801e850:	3301      	adds	r3, #1
 801e852:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e856:	b914      	cbnz	r4, 801e85e <__match+0x12>
 801e858:	6003      	str	r3, [r0, #0]
 801e85a:	2001      	movs	r0, #1
 801e85c:	bd30      	pop	{r4, r5, pc}
 801e85e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e862:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801e866:	2d19      	cmp	r5, #25
 801e868:	bf98      	it	ls
 801e86a:	3220      	addls	r2, #32
 801e86c:	42a2      	cmp	r2, r4
 801e86e:	d0f0      	beq.n	801e852 <__match+0x6>
 801e870:	2000      	movs	r0, #0
 801e872:	e7f3      	b.n	801e85c <__match+0x10>

0801e874 <__hexnan>:
 801e874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e878:	680b      	ldr	r3, [r1, #0]
 801e87a:	6801      	ldr	r1, [r0, #0]
 801e87c:	115e      	asrs	r6, r3, #5
 801e87e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801e882:	f013 031f 	ands.w	r3, r3, #31
 801e886:	b087      	sub	sp, #28
 801e888:	bf18      	it	ne
 801e88a:	3604      	addne	r6, #4
 801e88c:	2500      	movs	r5, #0
 801e88e:	1f37      	subs	r7, r6, #4
 801e890:	4682      	mov	sl, r0
 801e892:	4690      	mov	r8, r2
 801e894:	9301      	str	r3, [sp, #4]
 801e896:	f846 5c04 	str.w	r5, [r6, #-4]
 801e89a:	46b9      	mov	r9, r7
 801e89c:	463c      	mov	r4, r7
 801e89e:	9502      	str	r5, [sp, #8]
 801e8a0:	46ab      	mov	fp, r5
 801e8a2:	784a      	ldrb	r2, [r1, #1]
 801e8a4:	1c4b      	adds	r3, r1, #1
 801e8a6:	9303      	str	r3, [sp, #12]
 801e8a8:	b342      	cbz	r2, 801e8fc <__hexnan+0x88>
 801e8aa:	4610      	mov	r0, r2
 801e8ac:	9105      	str	r1, [sp, #20]
 801e8ae:	9204      	str	r2, [sp, #16]
 801e8b0:	f7ff fd94 	bl	801e3dc <__hexdig_fun>
 801e8b4:	2800      	cmp	r0, #0
 801e8b6:	d151      	bne.n	801e95c <__hexnan+0xe8>
 801e8b8:	9a04      	ldr	r2, [sp, #16]
 801e8ba:	9905      	ldr	r1, [sp, #20]
 801e8bc:	2a20      	cmp	r2, #32
 801e8be:	d818      	bhi.n	801e8f2 <__hexnan+0x7e>
 801e8c0:	9b02      	ldr	r3, [sp, #8]
 801e8c2:	459b      	cmp	fp, r3
 801e8c4:	dd13      	ble.n	801e8ee <__hexnan+0x7a>
 801e8c6:	454c      	cmp	r4, r9
 801e8c8:	d206      	bcs.n	801e8d8 <__hexnan+0x64>
 801e8ca:	2d07      	cmp	r5, #7
 801e8cc:	dc04      	bgt.n	801e8d8 <__hexnan+0x64>
 801e8ce:	462a      	mov	r2, r5
 801e8d0:	4649      	mov	r1, r9
 801e8d2:	4620      	mov	r0, r4
 801e8d4:	f7ff ffa8 	bl	801e828 <L_shift>
 801e8d8:	4544      	cmp	r4, r8
 801e8da:	d952      	bls.n	801e982 <__hexnan+0x10e>
 801e8dc:	2300      	movs	r3, #0
 801e8de:	f1a4 0904 	sub.w	r9, r4, #4
 801e8e2:	f844 3c04 	str.w	r3, [r4, #-4]
 801e8e6:	f8cd b008 	str.w	fp, [sp, #8]
 801e8ea:	464c      	mov	r4, r9
 801e8ec:	461d      	mov	r5, r3
 801e8ee:	9903      	ldr	r1, [sp, #12]
 801e8f0:	e7d7      	b.n	801e8a2 <__hexnan+0x2e>
 801e8f2:	2a29      	cmp	r2, #41	@ 0x29
 801e8f4:	d157      	bne.n	801e9a6 <__hexnan+0x132>
 801e8f6:	3102      	adds	r1, #2
 801e8f8:	f8ca 1000 	str.w	r1, [sl]
 801e8fc:	f1bb 0f00 	cmp.w	fp, #0
 801e900:	d051      	beq.n	801e9a6 <__hexnan+0x132>
 801e902:	454c      	cmp	r4, r9
 801e904:	d206      	bcs.n	801e914 <__hexnan+0xa0>
 801e906:	2d07      	cmp	r5, #7
 801e908:	dc04      	bgt.n	801e914 <__hexnan+0xa0>
 801e90a:	462a      	mov	r2, r5
 801e90c:	4649      	mov	r1, r9
 801e90e:	4620      	mov	r0, r4
 801e910:	f7ff ff8a 	bl	801e828 <L_shift>
 801e914:	4544      	cmp	r4, r8
 801e916:	d936      	bls.n	801e986 <__hexnan+0x112>
 801e918:	f1a8 0204 	sub.w	r2, r8, #4
 801e91c:	4623      	mov	r3, r4
 801e91e:	f853 1b04 	ldr.w	r1, [r3], #4
 801e922:	f842 1f04 	str.w	r1, [r2, #4]!
 801e926:	429f      	cmp	r7, r3
 801e928:	d2f9      	bcs.n	801e91e <__hexnan+0xaa>
 801e92a:	1b3b      	subs	r3, r7, r4
 801e92c:	f023 0303 	bic.w	r3, r3, #3
 801e930:	3304      	adds	r3, #4
 801e932:	3401      	adds	r4, #1
 801e934:	3e03      	subs	r6, #3
 801e936:	42b4      	cmp	r4, r6
 801e938:	bf88      	it	hi
 801e93a:	2304      	movhi	r3, #4
 801e93c:	4443      	add	r3, r8
 801e93e:	2200      	movs	r2, #0
 801e940:	f843 2b04 	str.w	r2, [r3], #4
 801e944:	429f      	cmp	r7, r3
 801e946:	d2fb      	bcs.n	801e940 <__hexnan+0xcc>
 801e948:	683b      	ldr	r3, [r7, #0]
 801e94a:	b91b      	cbnz	r3, 801e954 <__hexnan+0xe0>
 801e94c:	4547      	cmp	r7, r8
 801e94e:	d128      	bne.n	801e9a2 <__hexnan+0x12e>
 801e950:	2301      	movs	r3, #1
 801e952:	603b      	str	r3, [r7, #0]
 801e954:	2005      	movs	r0, #5
 801e956:	b007      	add	sp, #28
 801e958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e95c:	3501      	adds	r5, #1
 801e95e:	2d08      	cmp	r5, #8
 801e960:	f10b 0b01 	add.w	fp, fp, #1
 801e964:	dd06      	ble.n	801e974 <__hexnan+0x100>
 801e966:	4544      	cmp	r4, r8
 801e968:	d9c1      	bls.n	801e8ee <__hexnan+0x7a>
 801e96a:	2300      	movs	r3, #0
 801e96c:	f844 3c04 	str.w	r3, [r4, #-4]
 801e970:	2501      	movs	r5, #1
 801e972:	3c04      	subs	r4, #4
 801e974:	6822      	ldr	r2, [r4, #0]
 801e976:	f000 000f 	and.w	r0, r0, #15
 801e97a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801e97e:	6020      	str	r0, [r4, #0]
 801e980:	e7b5      	b.n	801e8ee <__hexnan+0x7a>
 801e982:	2508      	movs	r5, #8
 801e984:	e7b3      	b.n	801e8ee <__hexnan+0x7a>
 801e986:	9b01      	ldr	r3, [sp, #4]
 801e988:	2b00      	cmp	r3, #0
 801e98a:	d0dd      	beq.n	801e948 <__hexnan+0xd4>
 801e98c:	f1c3 0320 	rsb	r3, r3, #32
 801e990:	f04f 32ff 	mov.w	r2, #4294967295
 801e994:	40da      	lsrs	r2, r3
 801e996:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801e99a:	4013      	ands	r3, r2
 801e99c:	f846 3c04 	str.w	r3, [r6, #-4]
 801e9a0:	e7d2      	b.n	801e948 <__hexnan+0xd4>
 801e9a2:	3f04      	subs	r7, #4
 801e9a4:	e7d0      	b.n	801e948 <__hexnan+0xd4>
 801e9a6:	2004      	movs	r0, #4
 801e9a8:	e7d5      	b.n	801e956 <__hexnan+0xe2>

0801e9aa <__ascii_mbtowc>:
 801e9aa:	b082      	sub	sp, #8
 801e9ac:	b901      	cbnz	r1, 801e9b0 <__ascii_mbtowc+0x6>
 801e9ae:	a901      	add	r1, sp, #4
 801e9b0:	b142      	cbz	r2, 801e9c4 <__ascii_mbtowc+0x1a>
 801e9b2:	b14b      	cbz	r3, 801e9c8 <__ascii_mbtowc+0x1e>
 801e9b4:	7813      	ldrb	r3, [r2, #0]
 801e9b6:	600b      	str	r3, [r1, #0]
 801e9b8:	7812      	ldrb	r2, [r2, #0]
 801e9ba:	1e10      	subs	r0, r2, #0
 801e9bc:	bf18      	it	ne
 801e9be:	2001      	movne	r0, #1
 801e9c0:	b002      	add	sp, #8
 801e9c2:	4770      	bx	lr
 801e9c4:	4610      	mov	r0, r2
 801e9c6:	e7fb      	b.n	801e9c0 <__ascii_mbtowc+0x16>
 801e9c8:	f06f 0001 	mvn.w	r0, #1
 801e9cc:	e7f8      	b.n	801e9c0 <__ascii_mbtowc+0x16>
	...

0801e9d0 <_Balloc>:
 801e9d0:	b570      	push	{r4, r5, r6, lr}
 801e9d2:	69c6      	ldr	r6, [r0, #28]
 801e9d4:	4604      	mov	r4, r0
 801e9d6:	460d      	mov	r5, r1
 801e9d8:	b976      	cbnz	r6, 801e9f8 <_Balloc+0x28>
 801e9da:	2010      	movs	r0, #16
 801e9dc:	f7fc fc7e 	bl	801b2dc <malloc>
 801e9e0:	4602      	mov	r2, r0
 801e9e2:	61e0      	str	r0, [r4, #28]
 801e9e4:	b920      	cbnz	r0, 801e9f0 <_Balloc+0x20>
 801e9e6:	4b18      	ldr	r3, [pc, #96]	@ (801ea48 <_Balloc+0x78>)
 801e9e8:	4818      	ldr	r0, [pc, #96]	@ (801ea4c <_Balloc+0x7c>)
 801e9ea:	216b      	movs	r1, #107	@ 0x6b
 801e9ec:	f7fe fe56 	bl	801d69c <__assert_func>
 801e9f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801e9f4:	6006      	str	r6, [r0, #0]
 801e9f6:	60c6      	str	r6, [r0, #12]
 801e9f8:	69e6      	ldr	r6, [r4, #28]
 801e9fa:	68f3      	ldr	r3, [r6, #12]
 801e9fc:	b183      	cbz	r3, 801ea20 <_Balloc+0x50>
 801e9fe:	69e3      	ldr	r3, [r4, #28]
 801ea00:	68db      	ldr	r3, [r3, #12]
 801ea02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ea06:	b9b8      	cbnz	r0, 801ea38 <_Balloc+0x68>
 801ea08:	2101      	movs	r1, #1
 801ea0a:	fa01 f605 	lsl.w	r6, r1, r5
 801ea0e:	1d72      	adds	r2, r6, #5
 801ea10:	0092      	lsls	r2, r2, #2
 801ea12:	4620      	mov	r0, r4
 801ea14:	f001 f873 	bl	801fafe <_calloc_r>
 801ea18:	b160      	cbz	r0, 801ea34 <_Balloc+0x64>
 801ea1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801ea1e:	e00e      	b.n	801ea3e <_Balloc+0x6e>
 801ea20:	2221      	movs	r2, #33	@ 0x21
 801ea22:	2104      	movs	r1, #4
 801ea24:	4620      	mov	r0, r4
 801ea26:	f001 f86a 	bl	801fafe <_calloc_r>
 801ea2a:	69e3      	ldr	r3, [r4, #28]
 801ea2c:	60f0      	str	r0, [r6, #12]
 801ea2e:	68db      	ldr	r3, [r3, #12]
 801ea30:	2b00      	cmp	r3, #0
 801ea32:	d1e4      	bne.n	801e9fe <_Balloc+0x2e>
 801ea34:	2000      	movs	r0, #0
 801ea36:	bd70      	pop	{r4, r5, r6, pc}
 801ea38:	6802      	ldr	r2, [r0, #0]
 801ea3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ea3e:	2300      	movs	r3, #0
 801ea40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ea44:	e7f7      	b.n	801ea36 <_Balloc+0x66>
 801ea46:	bf00      	nop
 801ea48:	08023344 	.word	0x08023344
 801ea4c:	08023508 	.word	0x08023508

0801ea50 <_Bfree>:
 801ea50:	b570      	push	{r4, r5, r6, lr}
 801ea52:	69c6      	ldr	r6, [r0, #28]
 801ea54:	4605      	mov	r5, r0
 801ea56:	460c      	mov	r4, r1
 801ea58:	b976      	cbnz	r6, 801ea78 <_Bfree+0x28>
 801ea5a:	2010      	movs	r0, #16
 801ea5c:	f7fc fc3e 	bl	801b2dc <malloc>
 801ea60:	4602      	mov	r2, r0
 801ea62:	61e8      	str	r0, [r5, #28]
 801ea64:	b920      	cbnz	r0, 801ea70 <_Bfree+0x20>
 801ea66:	4b09      	ldr	r3, [pc, #36]	@ (801ea8c <_Bfree+0x3c>)
 801ea68:	4809      	ldr	r0, [pc, #36]	@ (801ea90 <_Bfree+0x40>)
 801ea6a:	218f      	movs	r1, #143	@ 0x8f
 801ea6c:	f7fe fe16 	bl	801d69c <__assert_func>
 801ea70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ea74:	6006      	str	r6, [r0, #0]
 801ea76:	60c6      	str	r6, [r0, #12]
 801ea78:	b13c      	cbz	r4, 801ea8a <_Bfree+0x3a>
 801ea7a:	69eb      	ldr	r3, [r5, #28]
 801ea7c:	6862      	ldr	r2, [r4, #4]
 801ea7e:	68db      	ldr	r3, [r3, #12]
 801ea80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ea84:	6021      	str	r1, [r4, #0]
 801ea86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ea8a:	bd70      	pop	{r4, r5, r6, pc}
 801ea8c:	08023344 	.word	0x08023344
 801ea90:	08023508 	.word	0x08023508

0801ea94 <__multadd>:
 801ea94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ea98:	690d      	ldr	r5, [r1, #16]
 801ea9a:	4607      	mov	r7, r0
 801ea9c:	460c      	mov	r4, r1
 801ea9e:	461e      	mov	r6, r3
 801eaa0:	f101 0c14 	add.w	ip, r1, #20
 801eaa4:	2000      	movs	r0, #0
 801eaa6:	f8dc 3000 	ldr.w	r3, [ip]
 801eaaa:	b299      	uxth	r1, r3
 801eaac:	fb02 6101 	mla	r1, r2, r1, r6
 801eab0:	0c1e      	lsrs	r6, r3, #16
 801eab2:	0c0b      	lsrs	r3, r1, #16
 801eab4:	fb02 3306 	mla	r3, r2, r6, r3
 801eab8:	b289      	uxth	r1, r1
 801eaba:	3001      	adds	r0, #1
 801eabc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801eac0:	4285      	cmp	r5, r0
 801eac2:	f84c 1b04 	str.w	r1, [ip], #4
 801eac6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801eaca:	dcec      	bgt.n	801eaa6 <__multadd+0x12>
 801eacc:	b30e      	cbz	r6, 801eb12 <__multadd+0x7e>
 801eace:	68a3      	ldr	r3, [r4, #8]
 801ead0:	42ab      	cmp	r3, r5
 801ead2:	dc19      	bgt.n	801eb08 <__multadd+0x74>
 801ead4:	6861      	ldr	r1, [r4, #4]
 801ead6:	4638      	mov	r0, r7
 801ead8:	3101      	adds	r1, #1
 801eada:	f7ff ff79 	bl	801e9d0 <_Balloc>
 801eade:	4680      	mov	r8, r0
 801eae0:	b928      	cbnz	r0, 801eaee <__multadd+0x5a>
 801eae2:	4602      	mov	r2, r0
 801eae4:	4b0c      	ldr	r3, [pc, #48]	@ (801eb18 <__multadd+0x84>)
 801eae6:	480d      	ldr	r0, [pc, #52]	@ (801eb1c <__multadd+0x88>)
 801eae8:	21ba      	movs	r1, #186	@ 0xba
 801eaea:	f7fe fdd7 	bl	801d69c <__assert_func>
 801eaee:	6922      	ldr	r2, [r4, #16]
 801eaf0:	3202      	adds	r2, #2
 801eaf2:	f104 010c 	add.w	r1, r4, #12
 801eaf6:	0092      	lsls	r2, r2, #2
 801eaf8:	300c      	adds	r0, #12
 801eafa:	f7fe fdb3 	bl	801d664 <memcpy>
 801eafe:	4621      	mov	r1, r4
 801eb00:	4638      	mov	r0, r7
 801eb02:	f7ff ffa5 	bl	801ea50 <_Bfree>
 801eb06:	4644      	mov	r4, r8
 801eb08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801eb0c:	3501      	adds	r5, #1
 801eb0e:	615e      	str	r6, [r3, #20]
 801eb10:	6125      	str	r5, [r4, #16]
 801eb12:	4620      	mov	r0, r4
 801eb14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eb18:	08023497 	.word	0x08023497
 801eb1c:	08023508 	.word	0x08023508

0801eb20 <__s2b>:
 801eb20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801eb24:	460c      	mov	r4, r1
 801eb26:	4615      	mov	r5, r2
 801eb28:	461f      	mov	r7, r3
 801eb2a:	2209      	movs	r2, #9
 801eb2c:	3308      	adds	r3, #8
 801eb2e:	4606      	mov	r6, r0
 801eb30:	fb93 f3f2 	sdiv	r3, r3, r2
 801eb34:	2100      	movs	r1, #0
 801eb36:	2201      	movs	r2, #1
 801eb38:	429a      	cmp	r2, r3
 801eb3a:	db09      	blt.n	801eb50 <__s2b+0x30>
 801eb3c:	4630      	mov	r0, r6
 801eb3e:	f7ff ff47 	bl	801e9d0 <_Balloc>
 801eb42:	b940      	cbnz	r0, 801eb56 <__s2b+0x36>
 801eb44:	4602      	mov	r2, r0
 801eb46:	4b19      	ldr	r3, [pc, #100]	@ (801ebac <__s2b+0x8c>)
 801eb48:	4819      	ldr	r0, [pc, #100]	@ (801ebb0 <__s2b+0x90>)
 801eb4a:	21d3      	movs	r1, #211	@ 0xd3
 801eb4c:	f7fe fda6 	bl	801d69c <__assert_func>
 801eb50:	0052      	lsls	r2, r2, #1
 801eb52:	3101      	adds	r1, #1
 801eb54:	e7f0      	b.n	801eb38 <__s2b+0x18>
 801eb56:	9b08      	ldr	r3, [sp, #32]
 801eb58:	6143      	str	r3, [r0, #20]
 801eb5a:	2d09      	cmp	r5, #9
 801eb5c:	f04f 0301 	mov.w	r3, #1
 801eb60:	6103      	str	r3, [r0, #16]
 801eb62:	dd16      	ble.n	801eb92 <__s2b+0x72>
 801eb64:	f104 0909 	add.w	r9, r4, #9
 801eb68:	46c8      	mov	r8, r9
 801eb6a:	442c      	add	r4, r5
 801eb6c:	f818 3b01 	ldrb.w	r3, [r8], #1
 801eb70:	4601      	mov	r1, r0
 801eb72:	3b30      	subs	r3, #48	@ 0x30
 801eb74:	220a      	movs	r2, #10
 801eb76:	4630      	mov	r0, r6
 801eb78:	f7ff ff8c 	bl	801ea94 <__multadd>
 801eb7c:	45a0      	cmp	r8, r4
 801eb7e:	d1f5      	bne.n	801eb6c <__s2b+0x4c>
 801eb80:	f1a5 0408 	sub.w	r4, r5, #8
 801eb84:	444c      	add	r4, r9
 801eb86:	1b2d      	subs	r5, r5, r4
 801eb88:	1963      	adds	r3, r4, r5
 801eb8a:	42bb      	cmp	r3, r7
 801eb8c:	db04      	blt.n	801eb98 <__s2b+0x78>
 801eb8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801eb92:	340a      	adds	r4, #10
 801eb94:	2509      	movs	r5, #9
 801eb96:	e7f6      	b.n	801eb86 <__s2b+0x66>
 801eb98:	f814 3b01 	ldrb.w	r3, [r4], #1
 801eb9c:	4601      	mov	r1, r0
 801eb9e:	3b30      	subs	r3, #48	@ 0x30
 801eba0:	220a      	movs	r2, #10
 801eba2:	4630      	mov	r0, r6
 801eba4:	f7ff ff76 	bl	801ea94 <__multadd>
 801eba8:	e7ee      	b.n	801eb88 <__s2b+0x68>
 801ebaa:	bf00      	nop
 801ebac:	08023497 	.word	0x08023497
 801ebb0:	08023508 	.word	0x08023508

0801ebb4 <__hi0bits>:
 801ebb4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801ebb8:	4603      	mov	r3, r0
 801ebba:	bf36      	itet	cc
 801ebbc:	0403      	lslcc	r3, r0, #16
 801ebbe:	2000      	movcs	r0, #0
 801ebc0:	2010      	movcc	r0, #16
 801ebc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801ebc6:	bf3c      	itt	cc
 801ebc8:	021b      	lslcc	r3, r3, #8
 801ebca:	3008      	addcc	r0, #8
 801ebcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ebd0:	bf3c      	itt	cc
 801ebd2:	011b      	lslcc	r3, r3, #4
 801ebd4:	3004      	addcc	r0, #4
 801ebd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801ebda:	bf3c      	itt	cc
 801ebdc:	009b      	lslcc	r3, r3, #2
 801ebde:	3002      	addcc	r0, #2
 801ebe0:	2b00      	cmp	r3, #0
 801ebe2:	db05      	blt.n	801ebf0 <__hi0bits+0x3c>
 801ebe4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801ebe8:	f100 0001 	add.w	r0, r0, #1
 801ebec:	bf08      	it	eq
 801ebee:	2020      	moveq	r0, #32
 801ebf0:	4770      	bx	lr

0801ebf2 <__lo0bits>:
 801ebf2:	6803      	ldr	r3, [r0, #0]
 801ebf4:	4602      	mov	r2, r0
 801ebf6:	f013 0007 	ands.w	r0, r3, #7
 801ebfa:	d00b      	beq.n	801ec14 <__lo0bits+0x22>
 801ebfc:	07d9      	lsls	r1, r3, #31
 801ebfe:	d421      	bmi.n	801ec44 <__lo0bits+0x52>
 801ec00:	0798      	lsls	r0, r3, #30
 801ec02:	bf49      	itett	mi
 801ec04:	085b      	lsrmi	r3, r3, #1
 801ec06:	089b      	lsrpl	r3, r3, #2
 801ec08:	2001      	movmi	r0, #1
 801ec0a:	6013      	strmi	r3, [r2, #0]
 801ec0c:	bf5c      	itt	pl
 801ec0e:	6013      	strpl	r3, [r2, #0]
 801ec10:	2002      	movpl	r0, #2
 801ec12:	4770      	bx	lr
 801ec14:	b299      	uxth	r1, r3
 801ec16:	b909      	cbnz	r1, 801ec1c <__lo0bits+0x2a>
 801ec18:	0c1b      	lsrs	r3, r3, #16
 801ec1a:	2010      	movs	r0, #16
 801ec1c:	b2d9      	uxtb	r1, r3
 801ec1e:	b909      	cbnz	r1, 801ec24 <__lo0bits+0x32>
 801ec20:	3008      	adds	r0, #8
 801ec22:	0a1b      	lsrs	r3, r3, #8
 801ec24:	0719      	lsls	r1, r3, #28
 801ec26:	bf04      	itt	eq
 801ec28:	091b      	lsreq	r3, r3, #4
 801ec2a:	3004      	addeq	r0, #4
 801ec2c:	0799      	lsls	r1, r3, #30
 801ec2e:	bf04      	itt	eq
 801ec30:	089b      	lsreq	r3, r3, #2
 801ec32:	3002      	addeq	r0, #2
 801ec34:	07d9      	lsls	r1, r3, #31
 801ec36:	d403      	bmi.n	801ec40 <__lo0bits+0x4e>
 801ec38:	085b      	lsrs	r3, r3, #1
 801ec3a:	f100 0001 	add.w	r0, r0, #1
 801ec3e:	d003      	beq.n	801ec48 <__lo0bits+0x56>
 801ec40:	6013      	str	r3, [r2, #0]
 801ec42:	4770      	bx	lr
 801ec44:	2000      	movs	r0, #0
 801ec46:	4770      	bx	lr
 801ec48:	2020      	movs	r0, #32
 801ec4a:	4770      	bx	lr

0801ec4c <__i2b>:
 801ec4c:	b510      	push	{r4, lr}
 801ec4e:	460c      	mov	r4, r1
 801ec50:	2101      	movs	r1, #1
 801ec52:	f7ff febd 	bl	801e9d0 <_Balloc>
 801ec56:	4602      	mov	r2, r0
 801ec58:	b928      	cbnz	r0, 801ec66 <__i2b+0x1a>
 801ec5a:	4b05      	ldr	r3, [pc, #20]	@ (801ec70 <__i2b+0x24>)
 801ec5c:	4805      	ldr	r0, [pc, #20]	@ (801ec74 <__i2b+0x28>)
 801ec5e:	f240 1145 	movw	r1, #325	@ 0x145
 801ec62:	f7fe fd1b 	bl	801d69c <__assert_func>
 801ec66:	2301      	movs	r3, #1
 801ec68:	6144      	str	r4, [r0, #20]
 801ec6a:	6103      	str	r3, [r0, #16]
 801ec6c:	bd10      	pop	{r4, pc}
 801ec6e:	bf00      	nop
 801ec70:	08023497 	.word	0x08023497
 801ec74:	08023508 	.word	0x08023508

0801ec78 <__multiply>:
 801ec78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ec7c:	4617      	mov	r7, r2
 801ec7e:	690a      	ldr	r2, [r1, #16]
 801ec80:	693b      	ldr	r3, [r7, #16]
 801ec82:	429a      	cmp	r2, r3
 801ec84:	bfa8      	it	ge
 801ec86:	463b      	movge	r3, r7
 801ec88:	4689      	mov	r9, r1
 801ec8a:	bfa4      	itt	ge
 801ec8c:	460f      	movge	r7, r1
 801ec8e:	4699      	movge	r9, r3
 801ec90:	693d      	ldr	r5, [r7, #16]
 801ec92:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801ec96:	68bb      	ldr	r3, [r7, #8]
 801ec98:	6879      	ldr	r1, [r7, #4]
 801ec9a:	eb05 060a 	add.w	r6, r5, sl
 801ec9e:	42b3      	cmp	r3, r6
 801eca0:	b085      	sub	sp, #20
 801eca2:	bfb8      	it	lt
 801eca4:	3101      	addlt	r1, #1
 801eca6:	f7ff fe93 	bl	801e9d0 <_Balloc>
 801ecaa:	b930      	cbnz	r0, 801ecba <__multiply+0x42>
 801ecac:	4602      	mov	r2, r0
 801ecae:	4b41      	ldr	r3, [pc, #260]	@ (801edb4 <__multiply+0x13c>)
 801ecb0:	4841      	ldr	r0, [pc, #260]	@ (801edb8 <__multiply+0x140>)
 801ecb2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801ecb6:	f7fe fcf1 	bl	801d69c <__assert_func>
 801ecba:	f100 0414 	add.w	r4, r0, #20
 801ecbe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801ecc2:	4623      	mov	r3, r4
 801ecc4:	2200      	movs	r2, #0
 801ecc6:	4573      	cmp	r3, lr
 801ecc8:	d320      	bcc.n	801ed0c <__multiply+0x94>
 801ecca:	f107 0814 	add.w	r8, r7, #20
 801ecce:	f109 0114 	add.w	r1, r9, #20
 801ecd2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801ecd6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801ecda:	9302      	str	r3, [sp, #8]
 801ecdc:	1beb      	subs	r3, r5, r7
 801ecde:	3b15      	subs	r3, #21
 801ece0:	f023 0303 	bic.w	r3, r3, #3
 801ece4:	3304      	adds	r3, #4
 801ece6:	3715      	adds	r7, #21
 801ece8:	42bd      	cmp	r5, r7
 801ecea:	bf38      	it	cc
 801ecec:	2304      	movcc	r3, #4
 801ecee:	9301      	str	r3, [sp, #4]
 801ecf0:	9b02      	ldr	r3, [sp, #8]
 801ecf2:	9103      	str	r1, [sp, #12]
 801ecf4:	428b      	cmp	r3, r1
 801ecf6:	d80c      	bhi.n	801ed12 <__multiply+0x9a>
 801ecf8:	2e00      	cmp	r6, #0
 801ecfa:	dd03      	ble.n	801ed04 <__multiply+0x8c>
 801ecfc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801ed00:	2b00      	cmp	r3, #0
 801ed02:	d055      	beq.n	801edb0 <__multiply+0x138>
 801ed04:	6106      	str	r6, [r0, #16]
 801ed06:	b005      	add	sp, #20
 801ed08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ed0c:	f843 2b04 	str.w	r2, [r3], #4
 801ed10:	e7d9      	b.n	801ecc6 <__multiply+0x4e>
 801ed12:	f8b1 a000 	ldrh.w	sl, [r1]
 801ed16:	f1ba 0f00 	cmp.w	sl, #0
 801ed1a:	d01f      	beq.n	801ed5c <__multiply+0xe4>
 801ed1c:	46c4      	mov	ip, r8
 801ed1e:	46a1      	mov	r9, r4
 801ed20:	2700      	movs	r7, #0
 801ed22:	f85c 2b04 	ldr.w	r2, [ip], #4
 801ed26:	f8d9 3000 	ldr.w	r3, [r9]
 801ed2a:	fa1f fb82 	uxth.w	fp, r2
 801ed2e:	b29b      	uxth	r3, r3
 801ed30:	fb0a 330b 	mla	r3, sl, fp, r3
 801ed34:	443b      	add	r3, r7
 801ed36:	f8d9 7000 	ldr.w	r7, [r9]
 801ed3a:	0c12      	lsrs	r2, r2, #16
 801ed3c:	0c3f      	lsrs	r7, r7, #16
 801ed3e:	fb0a 7202 	mla	r2, sl, r2, r7
 801ed42:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801ed46:	b29b      	uxth	r3, r3
 801ed48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801ed4c:	4565      	cmp	r5, ip
 801ed4e:	f849 3b04 	str.w	r3, [r9], #4
 801ed52:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801ed56:	d8e4      	bhi.n	801ed22 <__multiply+0xaa>
 801ed58:	9b01      	ldr	r3, [sp, #4]
 801ed5a:	50e7      	str	r7, [r4, r3]
 801ed5c:	9b03      	ldr	r3, [sp, #12]
 801ed5e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801ed62:	3104      	adds	r1, #4
 801ed64:	f1b9 0f00 	cmp.w	r9, #0
 801ed68:	d020      	beq.n	801edac <__multiply+0x134>
 801ed6a:	6823      	ldr	r3, [r4, #0]
 801ed6c:	4647      	mov	r7, r8
 801ed6e:	46a4      	mov	ip, r4
 801ed70:	f04f 0a00 	mov.w	sl, #0
 801ed74:	f8b7 b000 	ldrh.w	fp, [r7]
 801ed78:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801ed7c:	fb09 220b 	mla	r2, r9, fp, r2
 801ed80:	4452      	add	r2, sl
 801ed82:	b29b      	uxth	r3, r3
 801ed84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801ed88:	f84c 3b04 	str.w	r3, [ip], #4
 801ed8c:	f857 3b04 	ldr.w	r3, [r7], #4
 801ed90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ed94:	f8bc 3000 	ldrh.w	r3, [ip]
 801ed98:	fb09 330a 	mla	r3, r9, sl, r3
 801ed9c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801eda0:	42bd      	cmp	r5, r7
 801eda2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801eda6:	d8e5      	bhi.n	801ed74 <__multiply+0xfc>
 801eda8:	9a01      	ldr	r2, [sp, #4]
 801edaa:	50a3      	str	r3, [r4, r2]
 801edac:	3404      	adds	r4, #4
 801edae:	e79f      	b.n	801ecf0 <__multiply+0x78>
 801edb0:	3e01      	subs	r6, #1
 801edb2:	e7a1      	b.n	801ecf8 <__multiply+0x80>
 801edb4:	08023497 	.word	0x08023497
 801edb8:	08023508 	.word	0x08023508

0801edbc <__pow5mult>:
 801edbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801edc0:	4615      	mov	r5, r2
 801edc2:	f012 0203 	ands.w	r2, r2, #3
 801edc6:	4607      	mov	r7, r0
 801edc8:	460e      	mov	r6, r1
 801edca:	d007      	beq.n	801eddc <__pow5mult+0x20>
 801edcc:	4c25      	ldr	r4, [pc, #148]	@ (801ee64 <__pow5mult+0xa8>)
 801edce:	3a01      	subs	r2, #1
 801edd0:	2300      	movs	r3, #0
 801edd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801edd6:	f7ff fe5d 	bl	801ea94 <__multadd>
 801edda:	4606      	mov	r6, r0
 801eddc:	10ad      	asrs	r5, r5, #2
 801edde:	d03d      	beq.n	801ee5c <__pow5mult+0xa0>
 801ede0:	69fc      	ldr	r4, [r7, #28]
 801ede2:	b97c      	cbnz	r4, 801ee04 <__pow5mult+0x48>
 801ede4:	2010      	movs	r0, #16
 801ede6:	f7fc fa79 	bl	801b2dc <malloc>
 801edea:	4602      	mov	r2, r0
 801edec:	61f8      	str	r0, [r7, #28]
 801edee:	b928      	cbnz	r0, 801edfc <__pow5mult+0x40>
 801edf0:	4b1d      	ldr	r3, [pc, #116]	@ (801ee68 <__pow5mult+0xac>)
 801edf2:	481e      	ldr	r0, [pc, #120]	@ (801ee6c <__pow5mult+0xb0>)
 801edf4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801edf8:	f7fe fc50 	bl	801d69c <__assert_func>
 801edfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ee00:	6004      	str	r4, [r0, #0]
 801ee02:	60c4      	str	r4, [r0, #12]
 801ee04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801ee08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ee0c:	b94c      	cbnz	r4, 801ee22 <__pow5mult+0x66>
 801ee0e:	f240 2171 	movw	r1, #625	@ 0x271
 801ee12:	4638      	mov	r0, r7
 801ee14:	f7ff ff1a 	bl	801ec4c <__i2b>
 801ee18:	2300      	movs	r3, #0
 801ee1a:	f8c8 0008 	str.w	r0, [r8, #8]
 801ee1e:	4604      	mov	r4, r0
 801ee20:	6003      	str	r3, [r0, #0]
 801ee22:	f04f 0900 	mov.w	r9, #0
 801ee26:	07eb      	lsls	r3, r5, #31
 801ee28:	d50a      	bpl.n	801ee40 <__pow5mult+0x84>
 801ee2a:	4631      	mov	r1, r6
 801ee2c:	4622      	mov	r2, r4
 801ee2e:	4638      	mov	r0, r7
 801ee30:	f7ff ff22 	bl	801ec78 <__multiply>
 801ee34:	4631      	mov	r1, r6
 801ee36:	4680      	mov	r8, r0
 801ee38:	4638      	mov	r0, r7
 801ee3a:	f7ff fe09 	bl	801ea50 <_Bfree>
 801ee3e:	4646      	mov	r6, r8
 801ee40:	106d      	asrs	r5, r5, #1
 801ee42:	d00b      	beq.n	801ee5c <__pow5mult+0xa0>
 801ee44:	6820      	ldr	r0, [r4, #0]
 801ee46:	b938      	cbnz	r0, 801ee58 <__pow5mult+0x9c>
 801ee48:	4622      	mov	r2, r4
 801ee4a:	4621      	mov	r1, r4
 801ee4c:	4638      	mov	r0, r7
 801ee4e:	f7ff ff13 	bl	801ec78 <__multiply>
 801ee52:	6020      	str	r0, [r4, #0]
 801ee54:	f8c0 9000 	str.w	r9, [r0]
 801ee58:	4604      	mov	r4, r0
 801ee5a:	e7e4      	b.n	801ee26 <__pow5mult+0x6a>
 801ee5c:	4630      	mov	r0, r6
 801ee5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ee62:	bf00      	nop
 801ee64:	080236cc 	.word	0x080236cc
 801ee68:	08023344 	.word	0x08023344
 801ee6c:	08023508 	.word	0x08023508

0801ee70 <__lshift>:
 801ee70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ee74:	460c      	mov	r4, r1
 801ee76:	6849      	ldr	r1, [r1, #4]
 801ee78:	6923      	ldr	r3, [r4, #16]
 801ee7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801ee7e:	68a3      	ldr	r3, [r4, #8]
 801ee80:	4607      	mov	r7, r0
 801ee82:	4691      	mov	r9, r2
 801ee84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ee88:	f108 0601 	add.w	r6, r8, #1
 801ee8c:	42b3      	cmp	r3, r6
 801ee8e:	db0b      	blt.n	801eea8 <__lshift+0x38>
 801ee90:	4638      	mov	r0, r7
 801ee92:	f7ff fd9d 	bl	801e9d0 <_Balloc>
 801ee96:	4605      	mov	r5, r0
 801ee98:	b948      	cbnz	r0, 801eeae <__lshift+0x3e>
 801ee9a:	4602      	mov	r2, r0
 801ee9c:	4b28      	ldr	r3, [pc, #160]	@ (801ef40 <__lshift+0xd0>)
 801ee9e:	4829      	ldr	r0, [pc, #164]	@ (801ef44 <__lshift+0xd4>)
 801eea0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801eea4:	f7fe fbfa 	bl	801d69c <__assert_func>
 801eea8:	3101      	adds	r1, #1
 801eeaa:	005b      	lsls	r3, r3, #1
 801eeac:	e7ee      	b.n	801ee8c <__lshift+0x1c>
 801eeae:	2300      	movs	r3, #0
 801eeb0:	f100 0114 	add.w	r1, r0, #20
 801eeb4:	f100 0210 	add.w	r2, r0, #16
 801eeb8:	4618      	mov	r0, r3
 801eeba:	4553      	cmp	r3, sl
 801eebc:	db33      	blt.n	801ef26 <__lshift+0xb6>
 801eebe:	6920      	ldr	r0, [r4, #16]
 801eec0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801eec4:	f104 0314 	add.w	r3, r4, #20
 801eec8:	f019 091f 	ands.w	r9, r9, #31
 801eecc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801eed0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801eed4:	d02b      	beq.n	801ef2e <__lshift+0xbe>
 801eed6:	f1c9 0e20 	rsb	lr, r9, #32
 801eeda:	468a      	mov	sl, r1
 801eedc:	2200      	movs	r2, #0
 801eede:	6818      	ldr	r0, [r3, #0]
 801eee0:	fa00 f009 	lsl.w	r0, r0, r9
 801eee4:	4310      	orrs	r0, r2
 801eee6:	f84a 0b04 	str.w	r0, [sl], #4
 801eeea:	f853 2b04 	ldr.w	r2, [r3], #4
 801eeee:	459c      	cmp	ip, r3
 801eef0:	fa22 f20e 	lsr.w	r2, r2, lr
 801eef4:	d8f3      	bhi.n	801eede <__lshift+0x6e>
 801eef6:	ebac 0304 	sub.w	r3, ip, r4
 801eefa:	3b15      	subs	r3, #21
 801eefc:	f023 0303 	bic.w	r3, r3, #3
 801ef00:	3304      	adds	r3, #4
 801ef02:	f104 0015 	add.w	r0, r4, #21
 801ef06:	4560      	cmp	r0, ip
 801ef08:	bf88      	it	hi
 801ef0a:	2304      	movhi	r3, #4
 801ef0c:	50ca      	str	r2, [r1, r3]
 801ef0e:	b10a      	cbz	r2, 801ef14 <__lshift+0xa4>
 801ef10:	f108 0602 	add.w	r6, r8, #2
 801ef14:	3e01      	subs	r6, #1
 801ef16:	4638      	mov	r0, r7
 801ef18:	612e      	str	r6, [r5, #16]
 801ef1a:	4621      	mov	r1, r4
 801ef1c:	f7ff fd98 	bl	801ea50 <_Bfree>
 801ef20:	4628      	mov	r0, r5
 801ef22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ef26:	f842 0f04 	str.w	r0, [r2, #4]!
 801ef2a:	3301      	adds	r3, #1
 801ef2c:	e7c5      	b.n	801eeba <__lshift+0x4a>
 801ef2e:	3904      	subs	r1, #4
 801ef30:	f853 2b04 	ldr.w	r2, [r3], #4
 801ef34:	f841 2f04 	str.w	r2, [r1, #4]!
 801ef38:	459c      	cmp	ip, r3
 801ef3a:	d8f9      	bhi.n	801ef30 <__lshift+0xc0>
 801ef3c:	e7ea      	b.n	801ef14 <__lshift+0xa4>
 801ef3e:	bf00      	nop
 801ef40:	08023497 	.word	0x08023497
 801ef44:	08023508 	.word	0x08023508

0801ef48 <__mcmp>:
 801ef48:	690a      	ldr	r2, [r1, #16]
 801ef4a:	4603      	mov	r3, r0
 801ef4c:	6900      	ldr	r0, [r0, #16]
 801ef4e:	1a80      	subs	r0, r0, r2
 801ef50:	b530      	push	{r4, r5, lr}
 801ef52:	d10e      	bne.n	801ef72 <__mcmp+0x2a>
 801ef54:	3314      	adds	r3, #20
 801ef56:	3114      	adds	r1, #20
 801ef58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801ef5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801ef60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801ef64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801ef68:	4295      	cmp	r5, r2
 801ef6a:	d003      	beq.n	801ef74 <__mcmp+0x2c>
 801ef6c:	d205      	bcs.n	801ef7a <__mcmp+0x32>
 801ef6e:	f04f 30ff 	mov.w	r0, #4294967295
 801ef72:	bd30      	pop	{r4, r5, pc}
 801ef74:	42a3      	cmp	r3, r4
 801ef76:	d3f3      	bcc.n	801ef60 <__mcmp+0x18>
 801ef78:	e7fb      	b.n	801ef72 <__mcmp+0x2a>
 801ef7a:	2001      	movs	r0, #1
 801ef7c:	e7f9      	b.n	801ef72 <__mcmp+0x2a>
	...

0801ef80 <__mdiff>:
 801ef80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ef84:	4689      	mov	r9, r1
 801ef86:	4606      	mov	r6, r0
 801ef88:	4611      	mov	r1, r2
 801ef8a:	4648      	mov	r0, r9
 801ef8c:	4614      	mov	r4, r2
 801ef8e:	f7ff ffdb 	bl	801ef48 <__mcmp>
 801ef92:	1e05      	subs	r5, r0, #0
 801ef94:	d112      	bne.n	801efbc <__mdiff+0x3c>
 801ef96:	4629      	mov	r1, r5
 801ef98:	4630      	mov	r0, r6
 801ef9a:	f7ff fd19 	bl	801e9d0 <_Balloc>
 801ef9e:	4602      	mov	r2, r0
 801efa0:	b928      	cbnz	r0, 801efae <__mdiff+0x2e>
 801efa2:	4b3f      	ldr	r3, [pc, #252]	@ (801f0a0 <__mdiff+0x120>)
 801efa4:	f240 2137 	movw	r1, #567	@ 0x237
 801efa8:	483e      	ldr	r0, [pc, #248]	@ (801f0a4 <__mdiff+0x124>)
 801efaa:	f7fe fb77 	bl	801d69c <__assert_func>
 801efae:	2301      	movs	r3, #1
 801efb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801efb4:	4610      	mov	r0, r2
 801efb6:	b003      	add	sp, #12
 801efb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801efbc:	bfbc      	itt	lt
 801efbe:	464b      	movlt	r3, r9
 801efc0:	46a1      	movlt	r9, r4
 801efc2:	4630      	mov	r0, r6
 801efc4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801efc8:	bfba      	itte	lt
 801efca:	461c      	movlt	r4, r3
 801efcc:	2501      	movlt	r5, #1
 801efce:	2500      	movge	r5, #0
 801efd0:	f7ff fcfe 	bl	801e9d0 <_Balloc>
 801efd4:	4602      	mov	r2, r0
 801efd6:	b918      	cbnz	r0, 801efe0 <__mdiff+0x60>
 801efd8:	4b31      	ldr	r3, [pc, #196]	@ (801f0a0 <__mdiff+0x120>)
 801efda:	f240 2145 	movw	r1, #581	@ 0x245
 801efde:	e7e3      	b.n	801efa8 <__mdiff+0x28>
 801efe0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801efe4:	6926      	ldr	r6, [r4, #16]
 801efe6:	60c5      	str	r5, [r0, #12]
 801efe8:	f109 0310 	add.w	r3, r9, #16
 801efec:	f109 0514 	add.w	r5, r9, #20
 801eff0:	f104 0e14 	add.w	lr, r4, #20
 801eff4:	f100 0b14 	add.w	fp, r0, #20
 801eff8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801effc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801f000:	9301      	str	r3, [sp, #4]
 801f002:	46d9      	mov	r9, fp
 801f004:	f04f 0c00 	mov.w	ip, #0
 801f008:	9b01      	ldr	r3, [sp, #4]
 801f00a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801f00e:	f853 af04 	ldr.w	sl, [r3, #4]!
 801f012:	9301      	str	r3, [sp, #4]
 801f014:	fa1f f38a 	uxth.w	r3, sl
 801f018:	4619      	mov	r1, r3
 801f01a:	b283      	uxth	r3, r0
 801f01c:	1acb      	subs	r3, r1, r3
 801f01e:	0c00      	lsrs	r0, r0, #16
 801f020:	4463      	add	r3, ip
 801f022:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801f026:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801f02a:	b29b      	uxth	r3, r3
 801f02c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801f030:	4576      	cmp	r6, lr
 801f032:	f849 3b04 	str.w	r3, [r9], #4
 801f036:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801f03a:	d8e5      	bhi.n	801f008 <__mdiff+0x88>
 801f03c:	1b33      	subs	r3, r6, r4
 801f03e:	3b15      	subs	r3, #21
 801f040:	f023 0303 	bic.w	r3, r3, #3
 801f044:	3415      	adds	r4, #21
 801f046:	3304      	adds	r3, #4
 801f048:	42a6      	cmp	r6, r4
 801f04a:	bf38      	it	cc
 801f04c:	2304      	movcc	r3, #4
 801f04e:	441d      	add	r5, r3
 801f050:	445b      	add	r3, fp
 801f052:	461e      	mov	r6, r3
 801f054:	462c      	mov	r4, r5
 801f056:	4544      	cmp	r4, r8
 801f058:	d30e      	bcc.n	801f078 <__mdiff+0xf8>
 801f05a:	f108 0103 	add.w	r1, r8, #3
 801f05e:	1b49      	subs	r1, r1, r5
 801f060:	f021 0103 	bic.w	r1, r1, #3
 801f064:	3d03      	subs	r5, #3
 801f066:	45a8      	cmp	r8, r5
 801f068:	bf38      	it	cc
 801f06a:	2100      	movcc	r1, #0
 801f06c:	440b      	add	r3, r1
 801f06e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801f072:	b191      	cbz	r1, 801f09a <__mdiff+0x11a>
 801f074:	6117      	str	r7, [r2, #16]
 801f076:	e79d      	b.n	801efb4 <__mdiff+0x34>
 801f078:	f854 1b04 	ldr.w	r1, [r4], #4
 801f07c:	46e6      	mov	lr, ip
 801f07e:	0c08      	lsrs	r0, r1, #16
 801f080:	fa1c fc81 	uxtah	ip, ip, r1
 801f084:	4471      	add	r1, lr
 801f086:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801f08a:	b289      	uxth	r1, r1
 801f08c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801f090:	f846 1b04 	str.w	r1, [r6], #4
 801f094:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801f098:	e7dd      	b.n	801f056 <__mdiff+0xd6>
 801f09a:	3f01      	subs	r7, #1
 801f09c:	e7e7      	b.n	801f06e <__mdiff+0xee>
 801f09e:	bf00      	nop
 801f0a0:	08023497 	.word	0x08023497
 801f0a4:	08023508 	.word	0x08023508

0801f0a8 <__ulp>:
 801f0a8:	b082      	sub	sp, #8
 801f0aa:	ed8d 0b00 	vstr	d0, [sp]
 801f0ae:	9a01      	ldr	r2, [sp, #4]
 801f0b0:	4b0f      	ldr	r3, [pc, #60]	@ (801f0f0 <__ulp+0x48>)
 801f0b2:	4013      	ands	r3, r2
 801f0b4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801f0b8:	2b00      	cmp	r3, #0
 801f0ba:	dc08      	bgt.n	801f0ce <__ulp+0x26>
 801f0bc:	425b      	negs	r3, r3
 801f0be:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801f0c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 801f0c6:	da04      	bge.n	801f0d2 <__ulp+0x2a>
 801f0c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801f0cc:	4113      	asrs	r3, r2
 801f0ce:	2200      	movs	r2, #0
 801f0d0:	e008      	b.n	801f0e4 <__ulp+0x3c>
 801f0d2:	f1a2 0314 	sub.w	r3, r2, #20
 801f0d6:	2b1e      	cmp	r3, #30
 801f0d8:	bfda      	itte	le
 801f0da:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801f0de:	40da      	lsrle	r2, r3
 801f0e0:	2201      	movgt	r2, #1
 801f0e2:	2300      	movs	r3, #0
 801f0e4:	4619      	mov	r1, r3
 801f0e6:	4610      	mov	r0, r2
 801f0e8:	ec41 0b10 	vmov	d0, r0, r1
 801f0ec:	b002      	add	sp, #8
 801f0ee:	4770      	bx	lr
 801f0f0:	7ff00000 	.word	0x7ff00000

0801f0f4 <__b2d>:
 801f0f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f0f8:	6906      	ldr	r6, [r0, #16]
 801f0fa:	f100 0814 	add.w	r8, r0, #20
 801f0fe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801f102:	1f37      	subs	r7, r6, #4
 801f104:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801f108:	4610      	mov	r0, r2
 801f10a:	f7ff fd53 	bl	801ebb4 <__hi0bits>
 801f10e:	f1c0 0320 	rsb	r3, r0, #32
 801f112:	280a      	cmp	r0, #10
 801f114:	600b      	str	r3, [r1, #0]
 801f116:	491b      	ldr	r1, [pc, #108]	@ (801f184 <__b2d+0x90>)
 801f118:	dc15      	bgt.n	801f146 <__b2d+0x52>
 801f11a:	f1c0 0c0b 	rsb	ip, r0, #11
 801f11e:	fa22 f30c 	lsr.w	r3, r2, ip
 801f122:	45b8      	cmp	r8, r7
 801f124:	ea43 0501 	orr.w	r5, r3, r1
 801f128:	bf34      	ite	cc
 801f12a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801f12e:	2300      	movcs	r3, #0
 801f130:	3015      	adds	r0, #21
 801f132:	fa02 f000 	lsl.w	r0, r2, r0
 801f136:	fa23 f30c 	lsr.w	r3, r3, ip
 801f13a:	4303      	orrs	r3, r0
 801f13c:	461c      	mov	r4, r3
 801f13e:	ec45 4b10 	vmov	d0, r4, r5
 801f142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f146:	45b8      	cmp	r8, r7
 801f148:	bf3a      	itte	cc
 801f14a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801f14e:	f1a6 0708 	subcc.w	r7, r6, #8
 801f152:	2300      	movcs	r3, #0
 801f154:	380b      	subs	r0, #11
 801f156:	d012      	beq.n	801f17e <__b2d+0x8a>
 801f158:	f1c0 0120 	rsb	r1, r0, #32
 801f15c:	fa23 f401 	lsr.w	r4, r3, r1
 801f160:	4082      	lsls	r2, r0
 801f162:	4322      	orrs	r2, r4
 801f164:	4547      	cmp	r7, r8
 801f166:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801f16a:	bf8c      	ite	hi
 801f16c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801f170:	2200      	movls	r2, #0
 801f172:	4083      	lsls	r3, r0
 801f174:	40ca      	lsrs	r2, r1
 801f176:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801f17a:	4313      	orrs	r3, r2
 801f17c:	e7de      	b.n	801f13c <__b2d+0x48>
 801f17e:	ea42 0501 	orr.w	r5, r2, r1
 801f182:	e7db      	b.n	801f13c <__b2d+0x48>
 801f184:	3ff00000 	.word	0x3ff00000

0801f188 <__d2b>:
 801f188:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801f18c:	460f      	mov	r7, r1
 801f18e:	2101      	movs	r1, #1
 801f190:	ec59 8b10 	vmov	r8, r9, d0
 801f194:	4616      	mov	r6, r2
 801f196:	f7ff fc1b 	bl	801e9d0 <_Balloc>
 801f19a:	4604      	mov	r4, r0
 801f19c:	b930      	cbnz	r0, 801f1ac <__d2b+0x24>
 801f19e:	4602      	mov	r2, r0
 801f1a0:	4b23      	ldr	r3, [pc, #140]	@ (801f230 <__d2b+0xa8>)
 801f1a2:	4824      	ldr	r0, [pc, #144]	@ (801f234 <__d2b+0xac>)
 801f1a4:	f240 310f 	movw	r1, #783	@ 0x30f
 801f1a8:	f7fe fa78 	bl	801d69c <__assert_func>
 801f1ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801f1b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801f1b4:	b10d      	cbz	r5, 801f1ba <__d2b+0x32>
 801f1b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801f1ba:	9301      	str	r3, [sp, #4]
 801f1bc:	f1b8 0300 	subs.w	r3, r8, #0
 801f1c0:	d023      	beq.n	801f20a <__d2b+0x82>
 801f1c2:	4668      	mov	r0, sp
 801f1c4:	9300      	str	r3, [sp, #0]
 801f1c6:	f7ff fd14 	bl	801ebf2 <__lo0bits>
 801f1ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 801f1ce:	b1d0      	cbz	r0, 801f206 <__d2b+0x7e>
 801f1d0:	f1c0 0320 	rsb	r3, r0, #32
 801f1d4:	fa02 f303 	lsl.w	r3, r2, r3
 801f1d8:	430b      	orrs	r3, r1
 801f1da:	40c2      	lsrs	r2, r0
 801f1dc:	6163      	str	r3, [r4, #20]
 801f1de:	9201      	str	r2, [sp, #4]
 801f1e0:	9b01      	ldr	r3, [sp, #4]
 801f1e2:	61a3      	str	r3, [r4, #24]
 801f1e4:	2b00      	cmp	r3, #0
 801f1e6:	bf0c      	ite	eq
 801f1e8:	2201      	moveq	r2, #1
 801f1ea:	2202      	movne	r2, #2
 801f1ec:	6122      	str	r2, [r4, #16]
 801f1ee:	b1a5      	cbz	r5, 801f21a <__d2b+0x92>
 801f1f0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801f1f4:	4405      	add	r5, r0
 801f1f6:	603d      	str	r5, [r7, #0]
 801f1f8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801f1fc:	6030      	str	r0, [r6, #0]
 801f1fe:	4620      	mov	r0, r4
 801f200:	b003      	add	sp, #12
 801f202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f206:	6161      	str	r1, [r4, #20]
 801f208:	e7ea      	b.n	801f1e0 <__d2b+0x58>
 801f20a:	a801      	add	r0, sp, #4
 801f20c:	f7ff fcf1 	bl	801ebf2 <__lo0bits>
 801f210:	9b01      	ldr	r3, [sp, #4]
 801f212:	6163      	str	r3, [r4, #20]
 801f214:	3020      	adds	r0, #32
 801f216:	2201      	movs	r2, #1
 801f218:	e7e8      	b.n	801f1ec <__d2b+0x64>
 801f21a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801f21e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801f222:	6038      	str	r0, [r7, #0]
 801f224:	6918      	ldr	r0, [r3, #16]
 801f226:	f7ff fcc5 	bl	801ebb4 <__hi0bits>
 801f22a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801f22e:	e7e5      	b.n	801f1fc <__d2b+0x74>
 801f230:	08023497 	.word	0x08023497
 801f234:	08023508 	.word	0x08023508

0801f238 <__ratio>:
 801f238:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f23c:	4688      	mov	r8, r1
 801f23e:	4669      	mov	r1, sp
 801f240:	4681      	mov	r9, r0
 801f242:	f7ff ff57 	bl	801f0f4 <__b2d>
 801f246:	a901      	add	r1, sp, #4
 801f248:	4640      	mov	r0, r8
 801f24a:	ec55 4b10 	vmov	r4, r5, d0
 801f24e:	f7ff ff51 	bl	801f0f4 <__b2d>
 801f252:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801f256:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801f25a:	1ad2      	subs	r2, r2, r3
 801f25c:	e9dd 3100 	ldrd	r3, r1, [sp]
 801f260:	1a5b      	subs	r3, r3, r1
 801f262:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801f266:	ec57 6b10 	vmov	r6, r7, d0
 801f26a:	2b00      	cmp	r3, #0
 801f26c:	bfd6      	itet	le
 801f26e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801f272:	462a      	movgt	r2, r5
 801f274:	463a      	movle	r2, r7
 801f276:	46ab      	mov	fp, r5
 801f278:	46a2      	mov	sl, r4
 801f27a:	bfce      	itee	gt
 801f27c:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801f280:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801f284:	ee00 3a90 	vmovle	s1, r3
 801f288:	ec4b ab17 	vmov	d7, sl, fp
 801f28c:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801f290:	b003      	add	sp, #12
 801f292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801f296 <__copybits>:
 801f296:	3901      	subs	r1, #1
 801f298:	b570      	push	{r4, r5, r6, lr}
 801f29a:	1149      	asrs	r1, r1, #5
 801f29c:	6914      	ldr	r4, [r2, #16]
 801f29e:	3101      	adds	r1, #1
 801f2a0:	f102 0314 	add.w	r3, r2, #20
 801f2a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801f2a8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801f2ac:	1f05      	subs	r5, r0, #4
 801f2ae:	42a3      	cmp	r3, r4
 801f2b0:	d30c      	bcc.n	801f2cc <__copybits+0x36>
 801f2b2:	1aa3      	subs	r3, r4, r2
 801f2b4:	3b11      	subs	r3, #17
 801f2b6:	f023 0303 	bic.w	r3, r3, #3
 801f2ba:	3211      	adds	r2, #17
 801f2bc:	42a2      	cmp	r2, r4
 801f2be:	bf88      	it	hi
 801f2c0:	2300      	movhi	r3, #0
 801f2c2:	4418      	add	r0, r3
 801f2c4:	2300      	movs	r3, #0
 801f2c6:	4288      	cmp	r0, r1
 801f2c8:	d305      	bcc.n	801f2d6 <__copybits+0x40>
 801f2ca:	bd70      	pop	{r4, r5, r6, pc}
 801f2cc:	f853 6b04 	ldr.w	r6, [r3], #4
 801f2d0:	f845 6f04 	str.w	r6, [r5, #4]!
 801f2d4:	e7eb      	b.n	801f2ae <__copybits+0x18>
 801f2d6:	f840 3b04 	str.w	r3, [r0], #4
 801f2da:	e7f4      	b.n	801f2c6 <__copybits+0x30>

0801f2dc <__any_on>:
 801f2dc:	f100 0214 	add.w	r2, r0, #20
 801f2e0:	6900      	ldr	r0, [r0, #16]
 801f2e2:	114b      	asrs	r3, r1, #5
 801f2e4:	4298      	cmp	r0, r3
 801f2e6:	b510      	push	{r4, lr}
 801f2e8:	db11      	blt.n	801f30e <__any_on+0x32>
 801f2ea:	dd0a      	ble.n	801f302 <__any_on+0x26>
 801f2ec:	f011 011f 	ands.w	r1, r1, #31
 801f2f0:	d007      	beq.n	801f302 <__any_on+0x26>
 801f2f2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801f2f6:	fa24 f001 	lsr.w	r0, r4, r1
 801f2fa:	fa00 f101 	lsl.w	r1, r0, r1
 801f2fe:	428c      	cmp	r4, r1
 801f300:	d10b      	bne.n	801f31a <__any_on+0x3e>
 801f302:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801f306:	4293      	cmp	r3, r2
 801f308:	d803      	bhi.n	801f312 <__any_on+0x36>
 801f30a:	2000      	movs	r0, #0
 801f30c:	bd10      	pop	{r4, pc}
 801f30e:	4603      	mov	r3, r0
 801f310:	e7f7      	b.n	801f302 <__any_on+0x26>
 801f312:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801f316:	2900      	cmp	r1, #0
 801f318:	d0f5      	beq.n	801f306 <__any_on+0x2a>
 801f31a:	2001      	movs	r0, #1
 801f31c:	e7f6      	b.n	801f30c <__any_on+0x30>

0801f31e <__ascii_wctomb>:
 801f31e:	4603      	mov	r3, r0
 801f320:	4608      	mov	r0, r1
 801f322:	b141      	cbz	r1, 801f336 <__ascii_wctomb+0x18>
 801f324:	2aff      	cmp	r2, #255	@ 0xff
 801f326:	d904      	bls.n	801f332 <__ascii_wctomb+0x14>
 801f328:	228a      	movs	r2, #138	@ 0x8a
 801f32a:	601a      	str	r2, [r3, #0]
 801f32c:	f04f 30ff 	mov.w	r0, #4294967295
 801f330:	4770      	bx	lr
 801f332:	700a      	strb	r2, [r1, #0]
 801f334:	2001      	movs	r0, #1
 801f336:	4770      	bx	lr

0801f338 <__ssputs_r>:
 801f338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f33c:	688e      	ldr	r6, [r1, #8]
 801f33e:	461f      	mov	r7, r3
 801f340:	42be      	cmp	r6, r7
 801f342:	680b      	ldr	r3, [r1, #0]
 801f344:	4682      	mov	sl, r0
 801f346:	460c      	mov	r4, r1
 801f348:	4690      	mov	r8, r2
 801f34a:	d82d      	bhi.n	801f3a8 <__ssputs_r+0x70>
 801f34c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f350:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801f354:	d026      	beq.n	801f3a4 <__ssputs_r+0x6c>
 801f356:	6965      	ldr	r5, [r4, #20]
 801f358:	6909      	ldr	r1, [r1, #16]
 801f35a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801f35e:	eba3 0901 	sub.w	r9, r3, r1
 801f362:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801f366:	1c7b      	adds	r3, r7, #1
 801f368:	444b      	add	r3, r9
 801f36a:	106d      	asrs	r5, r5, #1
 801f36c:	429d      	cmp	r5, r3
 801f36e:	bf38      	it	cc
 801f370:	461d      	movcc	r5, r3
 801f372:	0553      	lsls	r3, r2, #21
 801f374:	d527      	bpl.n	801f3c6 <__ssputs_r+0x8e>
 801f376:	4629      	mov	r1, r5
 801f378:	f7fb ffda 	bl	801b330 <_malloc_r>
 801f37c:	4606      	mov	r6, r0
 801f37e:	b360      	cbz	r0, 801f3da <__ssputs_r+0xa2>
 801f380:	6921      	ldr	r1, [r4, #16]
 801f382:	464a      	mov	r2, r9
 801f384:	f7fe f96e 	bl	801d664 <memcpy>
 801f388:	89a3      	ldrh	r3, [r4, #12]
 801f38a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801f38e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f392:	81a3      	strh	r3, [r4, #12]
 801f394:	6126      	str	r6, [r4, #16]
 801f396:	6165      	str	r5, [r4, #20]
 801f398:	444e      	add	r6, r9
 801f39a:	eba5 0509 	sub.w	r5, r5, r9
 801f39e:	6026      	str	r6, [r4, #0]
 801f3a0:	60a5      	str	r5, [r4, #8]
 801f3a2:	463e      	mov	r6, r7
 801f3a4:	42be      	cmp	r6, r7
 801f3a6:	d900      	bls.n	801f3aa <__ssputs_r+0x72>
 801f3a8:	463e      	mov	r6, r7
 801f3aa:	6820      	ldr	r0, [r4, #0]
 801f3ac:	4632      	mov	r2, r6
 801f3ae:	4641      	mov	r1, r8
 801f3b0:	f7fe f842 	bl	801d438 <memmove>
 801f3b4:	68a3      	ldr	r3, [r4, #8]
 801f3b6:	1b9b      	subs	r3, r3, r6
 801f3b8:	60a3      	str	r3, [r4, #8]
 801f3ba:	6823      	ldr	r3, [r4, #0]
 801f3bc:	4433      	add	r3, r6
 801f3be:	6023      	str	r3, [r4, #0]
 801f3c0:	2000      	movs	r0, #0
 801f3c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f3c6:	462a      	mov	r2, r5
 801f3c8:	f000 fbad 	bl	801fb26 <_realloc_r>
 801f3cc:	4606      	mov	r6, r0
 801f3ce:	2800      	cmp	r0, #0
 801f3d0:	d1e0      	bne.n	801f394 <__ssputs_r+0x5c>
 801f3d2:	6921      	ldr	r1, [r4, #16]
 801f3d4:	4650      	mov	r0, sl
 801f3d6:	f7fe ff65 	bl	801e2a4 <_free_r>
 801f3da:	230c      	movs	r3, #12
 801f3dc:	f8ca 3000 	str.w	r3, [sl]
 801f3e0:	89a3      	ldrh	r3, [r4, #12]
 801f3e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f3e6:	81a3      	strh	r3, [r4, #12]
 801f3e8:	f04f 30ff 	mov.w	r0, #4294967295
 801f3ec:	e7e9      	b.n	801f3c2 <__ssputs_r+0x8a>
	...

0801f3f0 <_svfiprintf_r>:
 801f3f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f3f4:	4698      	mov	r8, r3
 801f3f6:	898b      	ldrh	r3, [r1, #12]
 801f3f8:	061b      	lsls	r3, r3, #24
 801f3fa:	b09d      	sub	sp, #116	@ 0x74
 801f3fc:	4607      	mov	r7, r0
 801f3fe:	460d      	mov	r5, r1
 801f400:	4614      	mov	r4, r2
 801f402:	d510      	bpl.n	801f426 <_svfiprintf_r+0x36>
 801f404:	690b      	ldr	r3, [r1, #16]
 801f406:	b973      	cbnz	r3, 801f426 <_svfiprintf_r+0x36>
 801f408:	2140      	movs	r1, #64	@ 0x40
 801f40a:	f7fb ff91 	bl	801b330 <_malloc_r>
 801f40e:	6028      	str	r0, [r5, #0]
 801f410:	6128      	str	r0, [r5, #16]
 801f412:	b930      	cbnz	r0, 801f422 <_svfiprintf_r+0x32>
 801f414:	230c      	movs	r3, #12
 801f416:	603b      	str	r3, [r7, #0]
 801f418:	f04f 30ff 	mov.w	r0, #4294967295
 801f41c:	b01d      	add	sp, #116	@ 0x74
 801f41e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f422:	2340      	movs	r3, #64	@ 0x40
 801f424:	616b      	str	r3, [r5, #20]
 801f426:	2300      	movs	r3, #0
 801f428:	9309      	str	r3, [sp, #36]	@ 0x24
 801f42a:	2320      	movs	r3, #32
 801f42c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801f430:	f8cd 800c 	str.w	r8, [sp, #12]
 801f434:	2330      	movs	r3, #48	@ 0x30
 801f436:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801f5d4 <_svfiprintf_r+0x1e4>
 801f43a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801f43e:	f04f 0901 	mov.w	r9, #1
 801f442:	4623      	mov	r3, r4
 801f444:	469a      	mov	sl, r3
 801f446:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f44a:	b10a      	cbz	r2, 801f450 <_svfiprintf_r+0x60>
 801f44c:	2a25      	cmp	r2, #37	@ 0x25
 801f44e:	d1f9      	bne.n	801f444 <_svfiprintf_r+0x54>
 801f450:	ebba 0b04 	subs.w	fp, sl, r4
 801f454:	d00b      	beq.n	801f46e <_svfiprintf_r+0x7e>
 801f456:	465b      	mov	r3, fp
 801f458:	4622      	mov	r2, r4
 801f45a:	4629      	mov	r1, r5
 801f45c:	4638      	mov	r0, r7
 801f45e:	f7ff ff6b 	bl	801f338 <__ssputs_r>
 801f462:	3001      	adds	r0, #1
 801f464:	f000 80a7 	beq.w	801f5b6 <_svfiprintf_r+0x1c6>
 801f468:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f46a:	445a      	add	r2, fp
 801f46c:	9209      	str	r2, [sp, #36]	@ 0x24
 801f46e:	f89a 3000 	ldrb.w	r3, [sl]
 801f472:	2b00      	cmp	r3, #0
 801f474:	f000 809f 	beq.w	801f5b6 <_svfiprintf_r+0x1c6>
 801f478:	2300      	movs	r3, #0
 801f47a:	f04f 32ff 	mov.w	r2, #4294967295
 801f47e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f482:	f10a 0a01 	add.w	sl, sl, #1
 801f486:	9304      	str	r3, [sp, #16]
 801f488:	9307      	str	r3, [sp, #28]
 801f48a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801f48e:	931a      	str	r3, [sp, #104]	@ 0x68
 801f490:	4654      	mov	r4, sl
 801f492:	2205      	movs	r2, #5
 801f494:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f498:	484e      	ldr	r0, [pc, #312]	@ (801f5d4 <_svfiprintf_r+0x1e4>)
 801f49a:	f7e0 ff31 	bl	8000300 <memchr>
 801f49e:	9a04      	ldr	r2, [sp, #16]
 801f4a0:	b9d8      	cbnz	r0, 801f4da <_svfiprintf_r+0xea>
 801f4a2:	06d0      	lsls	r0, r2, #27
 801f4a4:	bf44      	itt	mi
 801f4a6:	2320      	movmi	r3, #32
 801f4a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f4ac:	0711      	lsls	r1, r2, #28
 801f4ae:	bf44      	itt	mi
 801f4b0:	232b      	movmi	r3, #43	@ 0x2b
 801f4b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f4b6:	f89a 3000 	ldrb.w	r3, [sl]
 801f4ba:	2b2a      	cmp	r3, #42	@ 0x2a
 801f4bc:	d015      	beq.n	801f4ea <_svfiprintf_r+0xfa>
 801f4be:	9a07      	ldr	r2, [sp, #28]
 801f4c0:	4654      	mov	r4, sl
 801f4c2:	2000      	movs	r0, #0
 801f4c4:	f04f 0c0a 	mov.w	ip, #10
 801f4c8:	4621      	mov	r1, r4
 801f4ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f4ce:	3b30      	subs	r3, #48	@ 0x30
 801f4d0:	2b09      	cmp	r3, #9
 801f4d2:	d94b      	bls.n	801f56c <_svfiprintf_r+0x17c>
 801f4d4:	b1b0      	cbz	r0, 801f504 <_svfiprintf_r+0x114>
 801f4d6:	9207      	str	r2, [sp, #28]
 801f4d8:	e014      	b.n	801f504 <_svfiprintf_r+0x114>
 801f4da:	eba0 0308 	sub.w	r3, r0, r8
 801f4de:	fa09 f303 	lsl.w	r3, r9, r3
 801f4e2:	4313      	orrs	r3, r2
 801f4e4:	9304      	str	r3, [sp, #16]
 801f4e6:	46a2      	mov	sl, r4
 801f4e8:	e7d2      	b.n	801f490 <_svfiprintf_r+0xa0>
 801f4ea:	9b03      	ldr	r3, [sp, #12]
 801f4ec:	1d19      	adds	r1, r3, #4
 801f4ee:	681b      	ldr	r3, [r3, #0]
 801f4f0:	9103      	str	r1, [sp, #12]
 801f4f2:	2b00      	cmp	r3, #0
 801f4f4:	bfbb      	ittet	lt
 801f4f6:	425b      	neglt	r3, r3
 801f4f8:	f042 0202 	orrlt.w	r2, r2, #2
 801f4fc:	9307      	strge	r3, [sp, #28]
 801f4fe:	9307      	strlt	r3, [sp, #28]
 801f500:	bfb8      	it	lt
 801f502:	9204      	strlt	r2, [sp, #16]
 801f504:	7823      	ldrb	r3, [r4, #0]
 801f506:	2b2e      	cmp	r3, #46	@ 0x2e
 801f508:	d10a      	bne.n	801f520 <_svfiprintf_r+0x130>
 801f50a:	7863      	ldrb	r3, [r4, #1]
 801f50c:	2b2a      	cmp	r3, #42	@ 0x2a
 801f50e:	d132      	bne.n	801f576 <_svfiprintf_r+0x186>
 801f510:	9b03      	ldr	r3, [sp, #12]
 801f512:	1d1a      	adds	r2, r3, #4
 801f514:	681b      	ldr	r3, [r3, #0]
 801f516:	9203      	str	r2, [sp, #12]
 801f518:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801f51c:	3402      	adds	r4, #2
 801f51e:	9305      	str	r3, [sp, #20]
 801f520:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801f5e4 <_svfiprintf_r+0x1f4>
 801f524:	7821      	ldrb	r1, [r4, #0]
 801f526:	2203      	movs	r2, #3
 801f528:	4650      	mov	r0, sl
 801f52a:	f7e0 fee9 	bl	8000300 <memchr>
 801f52e:	b138      	cbz	r0, 801f540 <_svfiprintf_r+0x150>
 801f530:	9b04      	ldr	r3, [sp, #16]
 801f532:	eba0 000a 	sub.w	r0, r0, sl
 801f536:	2240      	movs	r2, #64	@ 0x40
 801f538:	4082      	lsls	r2, r0
 801f53a:	4313      	orrs	r3, r2
 801f53c:	3401      	adds	r4, #1
 801f53e:	9304      	str	r3, [sp, #16]
 801f540:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f544:	4824      	ldr	r0, [pc, #144]	@ (801f5d8 <_svfiprintf_r+0x1e8>)
 801f546:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801f54a:	2206      	movs	r2, #6
 801f54c:	f7e0 fed8 	bl	8000300 <memchr>
 801f550:	2800      	cmp	r0, #0
 801f552:	d036      	beq.n	801f5c2 <_svfiprintf_r+0x1d2>
 801f554:	4b21      	ldr	r3, [pc, #132]	@ (801f5dc <_svfiprintf_r+0x1ec>)
 801f556:	bb1b      	cbnz	r3, 801f5a0 <_svfiprintf_r+0x1b0>
 801f558:	9b03      	ldr	r3, [sp, #12]
 801f55a:	3307      	adds	r3, #7
 801f55c:	f023 0307 	bic.w	r3, r3, #7
 801f560:	3308      	adds	r3, #8
 801f562:	9303      	str	r3, [sp, #12]
 801f564:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f566:	4433      	add	r3, r6
 801f568:	9309      	str	r3, [sp, #36]	@ 0x24
 801f56a:	e76a      	b.n	801f442 <_svfiprintf_r+0x52>
 801f56c:	fb0c 3202 	mla	r2, ip, r2, r3
 801f570:	460c      	mov	r4, r1
 801f572:	2001      	movs	r0, #1
 801f574:	e7a8      	b.n	801f4c8 <_svfiprintf_r+0xd8>
 801f576:	2300      	movs	r3, #0
 801f578:	3401      	adds	r4, #1
 801f57a:	9305      	str	r3, [sp, #20]
 801f57c:	4619      	mov	r1, r3
 801f57e:	f04f 0c0a 	mov.w	ip, #10
 801f582:	4620      	mov	r0, r4
 801f584:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f588:	3a30      	subs	r2, #48	@ 0x30
 801f58a:	2a09      	cmp	r2, #9
 801f58c:	d903      	bls.n	801f596 <_svfiprintf_r+0x1a6>
 801f58e:	2b00      	cmp	r3, #0
 801f590:	d0c6      	beq.n	801f520 <_svfiprintf_r+0x130>
 801f592:	9105      	str	r1, [sp, #20]
 801f594:	e7c4      	b.n	801f520 <_svfiprintf_r+0x130>
 801f596:	fb0c 2101 	mla	r1, ip, r1, r2
 801f59a:	4604      	mov	r4, r0
 801f59c:	2301      	movs	r3, #1
 801f59e:	e7f0      	b.n	801f582 <_svfiprintf_r+0x192>
 801f5a0:	ab03      	add	r3, sp, #12
 801f5a2:	9300      	str	r3, [sp, #0]
 801f5a4:	462a      	mov	r2, r5
 801f5a6:	4b0e      	ldr	r3, [pc, #56]	@ (801f5e0 <_svfiprintf_r+0x1f0>)
 801f5a8:	a904      	add	r1, sp, #16
 801f5aa:	4638      	mov	r0, r7
 801f5ac:	f7fc ff20 	bl	801c3f0 <_printf_float>
 801f5b0:	1c42      	adds	r2, r0, #1
 801f5b2:	4606      	mov	r6, r0
 801f5b4:	d1d6      	bne.n	801f564 <_svfiprintf_r+0x174>
 801f5b6:	89ab      	ldrh	r3, [r5, #12]
 801f5b8:	065b      	lsls	r3, r3, #25
 801f5ba:	f53f af2d 	bmi.w	801f418 <_svfiprintf_r+0x28>
 801f5be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801f5c0:	e72c      	b.n	801f41c <_svfiprintf_r+0x2c>
 801f5c2:	ab03      	add	r3, sp, #12
 801f5c4:	9300      	str	r3, [sp, #0]
 801f5c6:	462a      	mov	r2, r5
 801f5c8:	4b05      	ldr	r3, [pc, #20]	@ (801f5e0 <_svfiprintf_r+0x1f0>)
 801f5ca:	a904      	add	r1, sp, #16
 801f5cc:	4638      	mov	r0, r7
 801f5ce:	f7fd f997 	bl	801c900 <_printf_i>
 801f5d2:	e7ed      	b.n	801f5b0 <_svfiprintf_r+0x1c0>
 801f5d4:	08023561 	.word	0x08023561
 801f5d8:	0802356b 	.word	0x0802356b
 801f5dc:	0801c3f1 	.word	0x0801c3f1
 801f5e0:	0801f339 	.word	0x0801f339
 801f5e4:	08023567 	.word	0x08023567

0801f5e8 <__sfputc_r>:
 801f5e8:	6893      	ldr	r3, [r2, #8]
 801f5ea:	3b01      	subs	r3, #1
 801f5ec:	2b00      	cmp	r3, #0
 801f5ee:	b410      	push	{r4}
 801f5f0:	6093      	str	r3, [r2, #8]
 801f5f2:	da08      	bge.n	801f606 <__sfputc_r+0x1e>
 801f5f4:	6994      	ldr	r4, [r2, #24]
 801f5f6:	42a3      	cmp	r3, r4
 801f5f8:	db01      	blt.n	801f5fe <__sfputc_r+0x16>
 801f5fa:	290a      	cmp	r1, #10
 801f5fc:	d103      	bne.n	801f606 <__sfputc_r+0x1e>
 801f5fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f602:	f7fd be75 	b.w	801d2f0 <__swbuf_r>
 801f606:	6813      	ldr	r3, [r2, #0]
 801f608:	1c58      	adds	r0, r3, #1
 801f60a:	6010      	str	r0, [r2, #0]
 801f60c:	7019      	strb	r1, [r3, #0]
 801f60e:	4608      	mov	r0, r1
 801f610:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f614:	4770      	bx	lr

0801f616 <__sfputs_r>:
 801f616:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f618:	4606      	mov	r6, r0
 801f61a:	460f      	mov	r7, r1
 801f61c:	4614      	mov	r4, r2
 801f61e:	18d5      	adds	r5, r2, r3
 801f620:	42ac      	cmp	r4, r5
 801f622:	d101      	bne.n	801f628 <__sfputs_r+0x12>
 801f624:	2000      	movs	r0, #0
 801f626:	e007      	b.n	801f638 <__sfputs_r+0x22>
 801f628:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f62c:	463a      	mov	r2, r7
 801f62e:	4630      	mov	r0, r6
 801f630:	f7ff ffda 	bl	801f5e8 <__sfputc_r>
 801f634:	1c43      	adds	r3, r0, #1
 801f636:	d1f3      	bne.n	801f620 <__sfputs_r+0xa>
 801f638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801f63c <_vfiprintf_r>:
 801f63c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f640:	460d      	mov	r5, r1
 801f642:	b09d      	sub	sp, #116	@ 0x74
 801f644:	4614      	mov	r4, r2
 801f646:	4698      	mov	r8, r3
 801f648:	4606      	mov	r6, r0
 801f64a:	b118      	cbz	r0, 801f654 <_vfiprintf_r+0x18>
 801f64c:	6a03      	ldr	r3, [r0, #32]
 801f64e:	b90b      	cbnz	r3, 801f654 <_vfiprintf_r+0x18>
 801f650:	f7fd fd06 	bl	801d060 <__sinit>
 801f654:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f656:	07d9      	lsls	r1, r3, #31
 801f658:	d405      	bmi.n	801f666 <_vfiprintf_r+0x2a>
 801f65a:	89ab      	ldrh	r3, [r5, #12]
 801f65c:	059a      	lsls	r2, r3, #22
 801f65e:	d402      	bmi.n	801f666 <_vfiprintf_r+0x2a>
 801f660:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f662:	f7e5 ff35 	bl	80054d0 <__retarget_lock_acquire_recursive>
 801f666:	89ab      	ldrh	r3, [r5, #12]
 801f668:	071b      	lsls	r3, r3, #28
 801f66a:	d501      	bpl.n	801f670 <_vfiprintf_r+0x34>
 801f66c:	692b      	ldr	r3, [r5, #16]
 801f66e:	b99b      	cbnz	r3, 801f698 <_vfiprintf_r+0x5c>
 801f670:	4629      	mov	r1, r5
 801f672:	4630      	mov	r0, r6
 801f674:	f7fd fe7a 	bl	801d36c <__swsetup_r>
 801f678:	b170      	cbz	r0, 801f698 <_vfiprintf_r+0x5c>
 801f67a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f67c:	07dc      	lsls	r4, r3, #31
 801f67e:	d504      	bpl.n	801f68a <_vfiprintf_r+0x4e>
 801f680:	f04f 30ff 	mov.w	r0, #4294967295
 801f684:	b01d      	add	sp, #116	@ 0x74
 801f686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f68a:	89ab      	ldrh	r3, [r5, #12]
 801f68c:	0598      	lsls	r0, r3, #22
 801f68e:	d4f7      	bmi.n	801f680 <_vfiprintf_r+0x44>
 801f690:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f692:	f7e5 ff32 	bl	80054fa <__retarget_lock_release_recursive>
 801f696:	e7f3      	b.n	801f680 <_vfiprintf_r+0x44>
 801f698:	2300      	movs	r3, #0
 801f69a:	9309      	str	r3, [sp, #36]	@ 0x24
 801f69c:	2320      	movs	r3, #32
 801f69e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801f6a2:	f8cd 800c 	str.w	r8, [sp, #12]
 801f6a6:	2330      	movs	r3, #48	@ 0x30
 801f6a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801f858 <_vfiprintf_r+0x21c>
 801f6ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801f6b0:	f04f 0901 	mov.w	r9, #1
 801f6b4:	4623      	mov	r3, r4
 801f6b6:	469a      	mov	sl, r3
 801f6b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f6bc:	b10a      	cbz	r2, 801f6c2 <_vfiprintf_r+0x86>
 801f6be:	2a25      	cmp	r2, #37	@ 0x25
 801f6c0:	d1f9      	bne.n	801f6b6 <_vfiprintf_r+0x7a>
 801f6c2:	ebba 0b04 	subs.w	fp, sl, r4
 801f6c6:	d00b      	beq.n	801f6e0 <_vfiprintf_r+0xa4>
 801f6c8:	465b      	mov	r3, fp
 801f6ca:	4622      	mov	r2, r4
 801f6cc:	4629      	mov	r1, r5
 801f6ce:	4630      	mov	r0, r6
 801f6d0:	f7ff ffa1 	bl	801f616 <__sfputs_r>
 801f6d4:	3001      	adds	r0, #1
 801f6d6:	f000 80a7 	beq.w	801f828 <_vfiprintf_r+0x1ec>
 801f6da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f6dc:	445a      	add	r2, fp
 801f6de:	9209      	str	r2, [sp, #36]	@ 0x24
 801f6e0:	f89a 3000 	ldrb.w	r3, [sl]
 801f6e4:	2b00      	cmp	r3, #0
 801f6e6:	f000 809f 	beq.w	801f828 <_vfiprintf_r+0x1ec>
 801f6ea:	2300      	movs	r3, #0
 801f6ec:	f04f 32ff 	mov.w	r2, #4294967295
 801f6f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f6f4:	f10a 0a01 	add.w	sl, sl, #1
 801f6f8:	9304      	str	r3, [sp, #16]
 801f6fa:	9307      	str	r3, [sp, #28]
 801f6fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801f700:	931a      	str	r3, [sp, #104]	@ 0x68
 801f702:	4654      	mov	r4, sl
 801f704:	2205      	movs	r2, #5
 801f706:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f70a:	4853      	ldr	r0, [pc, #332]	@ (801f858 <_vfiprintf_r+0x21c>)
 801f70c:	f7e0 fdf8 	bl	8000300 <memchr>
 801f710:	9a04      	ldr	r2, [sp, #16]
 801f712:	b9d8      	cbnz	r0, 801f74c <_vfiprintf_r+0x110>
 801f714:	06d1      	lsls	r1, r2, #27
 801f716:	bf44      	itt	mi
 801f718:	2320      	movmi	r3, #32
 801f71a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f71e:	0713      	lsls	r3, r2, #28
 801f720:	bf44      	itt	mi
 801f722:	232b      	movmi	r3, #43	@ 0x2b
 801f724:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f728:	f89a 3000 	ldrb.w	r3, [sl]
 801f72c:	2b2a      	cmp	r3, #42	@ 0x2a
 801f72e:	d015      	beq.n	801f75c <_vfiprintf_r+0x120>
 801f730:	9a07      	ldr	r2, [sp, #28]
 801f732:	4654      	mov	r4, sl
 801f734:	2000      	movs	r0, #0
 801f736:	f04f 0c0a 	mov.w	ip, #10
 801f73a:	4621      	mov	r1, r4
 801f73c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f740:	3b30      	subs	r3, #48	@ 0x30
 801f742:	2b09      	cmp	r3, #9
 801f744:	d94b      	bls.n	801f7de <_vfiprintf_r+0x1a2>
 801f746:	b1b0      	cbz	r0, 801f776 <_vfiprintf_r+0x13a>
 801f748:	9207      	str	r2, [sp, #28]
 801f74a:	e014      	b.n	801f776 <_vfiprintf_r+0x13a>
 801f74c:	eba0 0308 	sub.w	r3, r0, r8
 801f750:	fa09 f303 	lsl.w	r3, r9, r3
 801f754:	4313      	orrs	r3, r2
 801f756:	9304      	str	r3, [sp, #16]
 801f758:	46a2      	mov	sl, r4
 801f75a:	e7d2      	b.n	801f702 <_vfiprintf_r+0xc6>
 801f75c:	9b03      	ldr	r3, [sp, #12]
 801f75e:	1d19      	adds	r1, r3, #4
 801f760:	681b      	ldr	r3, [r3, #0]
 801f762:	9103      	str	r1, [sp, #12]
 801f764:	2b00      	cmp	r3, #0
 801f766:	bfbb      	ittet	lt
 801f768:	425b      	neglt	r3, r3
 801f76a:	f042 0202 	orrlt.w	r2, r2, #2
 801f76e:	9307      	strge	r3, [sp, #28]
 801f770:	9307      	strlt	r3, [sp, #28]
 801f772:	bfb8      	it	lt
 801f774:	9204      	strlt	r2, [sp, #16]
 801f776:	7823      	ldrb	r3, [r4, #0]
 801f778:	2b2e      	cmp	r3, #46	@ 0x2e
 801f77a:	d10a      	bne.n	801f792 <_vfiprintf_r+0x156>
 801f77c:	7863      	ldrb	r3, [r4, #1]
 801f77e:	2b2a      	cmp	r3, #42	@ 0x2a
 801f780:	d132      	bne.n	801f7e8 <_vfiprintf_r+0x1ac>
 801f782:	9b03      	ldr	r3, [sp, #12]
 801f784:	1d1a      	adds	r2, r3, #4
 801f786:	681b      	ldr	r3, [r3, #0]
 801f788:	9203      	str	r2, [sp, #12]
 801f78a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801f78e:	3402      	adds	r4, #2
 801f790:	9305      	str	r3, [sp, #20]
 801f792:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801f868 <_vfiprintf_r+0x22c>
 801f796:	7821      	ldrb	r1, [r4, #0]
 801f798:	2203      	movs	r2, #3
 801f79a:	4650      	mov	r0, sl
 801f79c:	f7e0 fdb0 	bl	8000300 <memchr>
 801f7a0:	b138      	cbz	r0, 801f7b2 <_vfiprintf_r+0x176>
 801f7a2:	9b04      	ldr	r3, [sp, #16]
 801f7a4:	eba0 000a 	sub.w	r0, r0, sl
 801f7a8:	2240      	movs	r2, #64	@ 0x40
 801f7aa:	4082      	lsls	r2, r0
 801f7ac:	4313      	orrs	r3, r2
 801f7ae:	3401      	adds	r4, #1
 801f7b0:	9304      	str	r3, [sp, #16]
 801f7b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f7b6:	4829      	ldr	r0, [pc, #164]	@ (801f85c <_vfiprintf_r+0x220>)
 801f7b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801f7bc:	2206      	movs	r2, #6
 801f7be:	f7e0 fd9f 	bl	8000300 <memchr>
 801f7c2:	2800      	cmp	r0, #0
 801f7c4:	d03f      	beq.n	801f846 <_vfiprintf_r+0x20a>
 801f7c6:	4b26      	ldr	r3, [pc, #152]	@ (801f860 <_vfiprintf_r+0x224>)
 801f7c8:	bb1b      	cbnz	r3, 801f812 <_vfiprintf_r+0x1d6>
 801f7ca:	9b03      	ldr	r3, [sp, #12]
 801f7cc:	3307      	adds	r3, #7
 801f7ce:	f023 0307 	bic.w	r3, r3, #7
 801f7d2:	3308      	adds	r3, #8
 801f7d4:	9303      	str	r3, [sp, #12]
 801f7d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f7d8:	443b      	add	r3, r7
 801f7da:	9309      	str	r3, [sp, #36]	@ 0x24
 801f7dc:	e76a      	b.n	801f6b4 <_vfiprintf_r+0x78>
 801f7de:	fb0c 3202 	mla	r2, ip, r2, r3
 801f7e2:	460c      	mov	r4, r1
 801f7e4:	2001      	movs	r0, #1
 801f7e6:	e7a8      	b.n	801f73a <_vfiprintf_r+0xfe>
 801f7e8:	2300      	movs	r3, #0
 801f7ea:	3401      	adds	r4, #1
 801f7ec:	9305      	str	r3, [sp, #20]
 801f7ee:	4619      	mov	r1, r3
 801f7f0:	f04f 0c0a 	mov.w	ip, #10
 801f7f4:	4620      	mov	r0, r4
 801f7f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f7fa:	3a30      	subs	r2, #48	@ 0x30
 801f7fc:	2a09      	cmp	r2, #9
 801f7fe:	d903      	bls.n	801f808 <_vfiprintf_r+0x1cc>
 801f800:	2b00      	cmp	r3, #0
 801f802:	d0c6      	beq.n	801f792 <_vfiprintf_r+0x156>
 801f804:	9105      	str	r1, [sp, #20]
 801f806:	e7c4      	b.n	801f792 <_vfiprintf_r+0x156>
 801f808:	fb0c 2101 	mla	r1, ip, r1, r2
 801f80c:	4604      	mov	r4, r0
 801f80e:	2301      	movs	r3, #1
 801f810:	e7f0      	b.n	801f7f4 <_vfiprintf_r+0x1b8>
 801f812:	ab03      	add	r3, sp, #12
 801f814:	9300      	str	r3, [sp, #0]
 801f816:	462a      	mov	r2, r5
 801f818:	4b12      	ldr	r3, [pc, #72]	@ (801f864 <_vfiprintf_r+0x228>)
 801f81a:	a904      	add	r1, sp, #16
 801f81c:	4630      	mov	r0, r6
 801f81e:	f7fc fde7 	bl	801c3f0 <_printf_float>
 801f822:	4607      	mov	r7, r0
 801f824:	1c78      	adds	r0, r7, #1
 801f826:	d1d6      	bne.n	801f7d6 <_vfiprintf_r+0x19a>
 801f828:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f82a:	07d9      	lsls	r1, r3, #31
 801f82c:	d405      	bmi.n	801f83a <_vfiprintf_r+0x1fe>
 801f82e:	89ab      	ldrh	r3, [r5, #12]
 801f830:	059a      	lsls	r2, r3, #22
 801f832:	d402      	bmi.n	801f83a <_vfiprintf_r+0x1fe>
 801f834:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f836:	f7e5 fe60 	bl	80054fa <__retarget_lock_release_recursive>
 801f83a:	89ab      	ldrh	r3, [r5, #12]
 801f83c:	065b      	lsls	r3, r3, #25
 801f83e:	f53f af1f 	bmi.w	801f680 <_vfiprintf_r+0x44>
 801f842:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801f844:	e71e      	b.n	801f684 <_vfiprintf_r+0x48>
 801f846:	ab03      	add	r3, sp, #12
 801f848:	9300      	str	r3, [sp, #0]
 801f84a:	462a      	mov	r2, r5
 801f84c:	4b05      	ldr	r3, [pc, #20]	@ (801f864 <_vfiprintf_r+0x228>)
 801f84e:	a904      	add	r1, sp, #16
 801f850:	4630      	mov	r0, r6
 801f852:	f7fd f855 	bl	801c900 <_printf_i>
 801f856:	e7e4      	b.n	801f822 <_vfiprintf_r+0x1e6>
 801f858:	08023561 	.word	0x08023561
 801f85c:	0802356b 	.word	0x0802356b
 801f860:	0801c3f1 	.word	0x0801c3f1
 801f864:	0801f617 	.word	0x0801f617
 801f868:	08023567 	.word	0x08023567

0801f86c <__sflush_r>:
 801f86c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f874:	0716      	lsls	r6, r2, #28
 801f876:	4605      	mov	r5, r0
 801f878:	460c      	mov	r4, r1
 801f87a:	d454      	bmi.n	801f926 <__sflush_r+0xba>
 801f87c:	684b      	ldr	r3, [r1, #4]
 801f87e:	2b00      	cmp	r3, #0
 801f880:	dc02      	bgt.n	801f888 <__sflush_r+0x1c>
 801f882:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801f884:	2b00      	cmp	r3, #0
 801f886:	dd48      	ble.n	801f91a <__sflush_r+0xae>
 801f888:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f88a:	2e00      	cmp	r6, #0
 801f88c:	d045      	beq.n	801f91a <__sflush_r+0xae>
 801f88e:	2300      	movs	r3, #0
 801f890:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801f894:	682f      	ldr	r7, [r5, #0]
 801f896:	6a21      	ldr	r1, [r4, #32]
 801f898:	602b      	str	r3, [r5, #0]
 801f89a:	d030      	beq.n	801f8fe <__sflush_r+0x92>
 801f89c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801f89e:	89a3      	ldrh	r3, [r4, #12]
 801f8a0:	0759      	lsls	r1, r3, #29
 801f8a2:	d505      	bpl.n	801f8b0 <__sflush_r+0x44>
 801f8a4:	6863      	ldr	r3, [r4, #4]
 801f8a6:	1ad2      	subs	r2, r2, r3
 801f8a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801f8aa:	b10b      	cbz	r3, 801f8b0 <__sflush_r+0x44>
 801f8ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801f8ae:	1ad2      	subs	r2, r2, r3
 801f8b0:	2300      	movs	r3, #0
 801f8b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801f8b4:	6a21      	ldr	r1, [r4, #32]
 801f8b6:	4628      	mov	r0, r5
 801f8b8:	47b0      	blx	r6
 801f8ba:	1c43      	adds	r3, r0, #1
 801f8bc:	89a3      	ldrh	r3, [r4, #12]
 801f8be:	d106      	bne.n	801f8ce <__sflush_r+0x62>
 801f8c0:	6829      	ldr	r1, [r5, #0]
 801f8c2:	291d      	cmp	r1, #29
 801f8c4:	d82b      	bhi.n	801f91e <__sflush_r+0xb2>
 801f8c6:	4a2a      	ldr	r2, [pc, #168]	@ (801f970 <__sflush_r+0x104>)
 801f8c8:	40ca      	lsrs	r2, r1
 801f8ca:	07d6      	lsls	r6, r2, #31
 801f8cc:	d527      	bpl.n	801f91e <__sflush_r+0xb2>
 801f8ce:	2200      	movs	r2, #0
 801f8d0:	6062      	str	r2, [r4, #4]
 801f8d2:	04d9      	lsls	r1, r3, #19
 801f8d4:	6922      	ldr	r2, [r4, #16]
 801f8d6:	6022      	str	r2, [r4, #0]
 801f8d8:	d504      	bpl.n	801f8e4 <__sflush_r+0x78>
 801f8da:	1c42      	adds	r2, r0, #1
 801f8dc:	d101      	bne.n	801f8e2 <__sflush_r+0x76>
 801f8de:	682b      	ldr	r3, [r5, #0]
 801f8e0:	b903      	cbnz	r3, 801f8e4 <__sflush_r+0x78>
 801f8e2:	6560      	str	r0, [r4, #84]	@ 0x54
 801f8e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f8e6:	602f      	str	r7, [r5, #0]
 801f8e8:	b1b9      	cbz	r1, 801f91a <__sflush_r+0xae>
 801f8ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f8ee:	4299      	cmp	r1, r3
 801f8f0:	d002      	beq.n	801f8f8 <__sflush_r+0x8c>
 801f8f2:	4628      	mov	r0, r5
 801f8f4:	f7fe fcd6 	bl	801e2a4 <_free_r>
 801f8f8:	2300      	movs	r3, #0
 801f8fa:	6363      	str	r3, [r4, #52]	@ 0x34
 801f8fc:	e00d      	b.n	801f91a <__sflush_r+0xae>
 801f8fe:	2301      	movs	r3, #1
 801f900:	4628      	mov	r0, r5
 801f902:	47b0      	blx	r6
 801f904:	4602      	mov	r2, r0
 801f906:	1c50      	adds	r0, r2, #1
 801f908:	d1c9      	bne.n	801f89e <__sflush_r+0x32>
 801f90a:	682b      	ldr	r3, [r5, #0]
 801f90c:	2b00      	cmp	r3, #0
 801f90e:	d0c6      	beq.n	801f89e <__sflush_r+0x32>
 801f910:	2b1d      	cmp	r3, #29
 801f912:	d001      	beq.n	801f918 <__sflush_r+0xac>
 801f914:	2b16      	cmp	r3, #22
 801f916:	d11e      	bne.n	801f956 <__sflush_r+0xea>
 801f918:	602f      	str	r7, [r5, #0]
 801f91a:	2000      	movs	r0, #0
 801f91c:	e022      	b.n	801f964 <__sflush_r+0xf8>
 801f91e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f922:	b21b      	sxth	r3, r3
 801f924:	e01b      	b.n	801f95e <__sflush_r+0xf2>
 801f926:	690f      	ldr	r7, [r1, #16]
 801f928:	2f00      	cmp	r7, #0
 801f92a:	d0f6      	beq.n	801f91a <__sflush_r+0xae>
 801f92c:	0793      	lsls	r3, r2, #30
 801f92e:	680e      	ldr	r6, [r1, #0]
 801f930:	bf08      	it	eq
 801f932:	694b      	ldreq	r3, [r1, #20]
 801f934:	600f      	str	r7, [r1, #0]
 801f936:	bf18      	it	ne
 801f938:	2300      	movne	r3, #0
 801f93a:	eba6 0807 	sub.w	r8, r6, r7
 801f93e:	608b      	str	r3, [r1, #8]
 801f940:	f1b8 0f00 	cmp.w	r8, #0
 801f944:	dde9      	ble.n	801f91a <__sflush_r+0xae>
 801f946:	6a21      	ldr	r1, [r4, #32]
 801f948:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801f94a:	4643      	mov	r3, r8
 801f94c:	463a      	mov	r2, r7
 801f94e:	4628      	mov	r0, r5
 801f950:	47b0      	blx	r6
 801f952:	2800      	cmp	r0, #0
 801f954:	dc08      	bgt.n	801f968 <__sflush_r+0xfc>
 801f956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f95a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f95e:	81a3      	strh	r3, [r4, #12]
 801f960:	f04f 30ff 	mov.w	r0, #4294967295
 801f964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f968:	4407      	add	r7, r0
 801f96a:	eba8 0800 	sub.w	r8, r8, r0
 801f96e:	e7e7      	b.n	801f940 <__sflush_r+0xd4>
 801f970:	20400001 	.word	0x20400001

0801f974 <_fflush_r>:
 801f974:	b538      	push	{r3, r4, r5, lr}
 801f976:	690b      	ldr	r3, [r1, #16]
 801f978:	4605      	mov	r5, r0
 801f97a:	460c      	mov	r4, r1
 801f97c:	b913      	cbnz	r3, 801f984 <_fflush_r+0x10>
 801f97e:	2500      	movs	r5, #0
 801f980:	4628      	mov	r0, r5
 801f982:	bd38      	pop	{r3, r4, r5, pc}
 801f984:	b118      	cbz	r0, 801f98e <_fflush_r+0x1a>
 801f986:	6a03      	ldr	r3, [r0, #32]
 801f988:	b90b      	cbnz	r3, 801f98e <_fflush_r+0x1a>
 801f98a:	f7fd fb69 	bl	801d060 <__sinit>
 801f98e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f992:	2b00      	cmp	r3, #0
 801f994:	d0f3      	beq.n	801f97e <_fflush_r+0xa>
 801f996:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801f998:	07d0      	lsls	r0, r2, #31
 801f99a:	d404      	bmi.n	801f9a6 <_fflush_r+0x32>
 801f99c:	0599      	lsls	r1, r3, #22
 801f99e:	d402      	bmi.n	801f9a6 <_fflush_r+0x32>
 801f9a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f9a2:	f7e5 fd95 	bl	80054d0 <__retarget_lock_acquire_recursive>
 801f9a6:	4628      	mov	r0, r5
 801f9a8:	4621      	mov	r1, r4
 801f9aa:	f7ff ff5f 	bl	801f86c <__sflush_r>
 801f9ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f9b0:	07da      	lsls	r2, r3, #31
 801f9b2:	4605      	mov	r5, r0
 801f9b4:	d4e4      	bmi.n	801f980 <_fflush_r+0xc>
 801f9b6:	89a3      	ldrh	r3, [r4, #12]
 801f9b8:	059b      	lsls	r3, r3, #22
 801f9ba:	d4e1      	bmi.n	801f980 <_fflush_r+0xc>
 801f9bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f9be:	f7e5 fd9c 	bl	80054fa <__retarget_lock_release_recursive>
 801f9c2:	e7dd      	b.n	801f980 <_fflush_r+0xc>

0801f9c4 <fiprintf>:
 801f9c4:	b40e      	push	{r1, r2, r3}
 801f9c6:	b503      	push	{r0, r1, lr}
 801f9c8:	4601      	mov	r1, r0
 801f9ca:	ab03      	add	r3, sp, #12
 801f9cc:	4805      	ldr	r0, [pc, #20]	@ (801f9e4 <fiprintf+0x20>)
 801f9ce:	f853 2b04 	ldr.w	r2, [r3], #4
 801f9d2:	6800      	ldr	r0, [r0, #0]
 801f9d4:	9301      	str	r3, [sp, #4]
 801f9d6:	f7ff fe31 	bl	801f63c <_vfiprintf_r>
 801f9da:	b002      	add	sp, #8
 801f9dc:	f85d eb04 	ldr.w	lr, [sp], #4
 801f9e0:	b003      	add	sp, #12
 801f9e2:	4770      	bx	lr
 801f9e4:	24000220 	.word	0x24000220

0801f9e8 <__swhatbuf_r>:
 801f9e8:	b570      	push	{r4, r5, r6, lr}
 801f9ea:	460c      	mov	r4, r1
 801f9ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f9f0:	2900      	cmp	r1, #0
 801f9f2:	b096      	sub	sp, #88	@ 0x58
 801f9f4:	4615      	mov	r5, r2
 801f9f6:	461e      	mov	r6, r3
 801f9f8:	da0d      	bge.n	801fa16 <__swhatbuf_r+0x2e>
 801f9fa:	89a3      	ldrh	r3, [r4, #12]
 801f9fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801fa00:	f04f 0100 	mov.w	r1, #0
 801fa04:	bf14      	ite	ne
 801fa06:	2340      	movne	r3, #64	@ 0x40
 801fa08:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801fa0c:	2000      	movs	r0, #0
 801fa0e:	6031      	str	r1, [r6, #0]
 801fa10:	602b      	str	r3, [r5, #0]
 801fa12:	b016      	add	sp, #88	@ 0x58
 801fa14:	bd70      	pop	{r4, r5, r6, pc}
 801fa16:	466a      	mov	r2, sp
 801fa18:	f000 f848 	bl	801faac <_fstat_r>
 801fa1c:	2800      	cmp	r0, #0
 801fa1e:	dbec      	blt.n	801f9fa <__swhatbuf_r+0x12>
 801fa20:	9901      	ldr	r1, [sp, #4]
 801fa22:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801fa26:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801fa2a:	4259      	negs	r1, r3
 801fa2c:	4159      	adcs	r1, r3
 801fa2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801fa32:	e7eb      	b.n	801fa0c <__swhatbuf_r+0x24>

0801fa34 <__smakebuf_r>:
 801fa34:	898b      	ldrh	r3, [r1, #12]
 801fa36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801fa38:	079d      	lsls	r5, r3, #30
 801fa3a:	4606      	mov	r6, r0
 801fa3c:	460c      	mov	r4, r1
 801fa3e:	d507      	bpl.n	801fa50 <__smakebuf_r+0x1c>
 801fa40:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801fa44:	6023      	str	r3, [r4, #0]
 801fa46:	6123      	str	r3, [r4, #16]
 801fa48:	2301      	movs	r3, #1
 801fa4a:	6163      	str	r3, [r4, #20]
 801fa4c:	b003      	add	sp, #12
 801fa4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801fa50:	ab01      	add	r3, sp, #4
 801fa52:	466a      	mov	r2, sp
 801fa54:	f7ff ffc8 	bl	801f9e8 <__swhatbuf_r>
 801fa58:	9f00      	ldr	r7, [sp, #0]
 801fa5a:	4605      	mov	r5, r0
 801fa5c:	4639      	mov	r1, r7
 801fa5e:	4630      	mov	r0, r6
 801fa60:	f7fb fc66 	bl	801b330 <_malloc_r>
 801fa64:	b948      	cbnz	r0, 801fa7a <__smakebuf_r+0x46>
 801fa66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801fa6a:	059a      	lsls	r2, r3, #22
 801fa6c:	d4ee      	bmi.n	801fa4c <__smakebuf_r+0x18>
 801fa6e:	f023 0303 	bic.w	r3, r3, #3
 801fa72:	f043 0302 	orr.w	r3, r3, #2
 801fa76:	81a3      	strh	r3, [r4, #12]
 801fa78:	e7e2      	b.n	801fa40 <__smakebuf_r+0xc>
 801fa7a:	89a3      	ldrh	r3, [r4, #12]
 801fa7c:	6020      	str	r0, [r4, #0]
 801fa7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801fa82:	81a3      	strh	r3, [r4, #12]
 801fa84:	9b01      	ldr	r3, [sp, #4]
 801fa86:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801fa8a:	b15b      	cbz	r3, 801faa4 <__smakebuf_r+0x70>
 801fa8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801fa90:	4630      	mov	r0, r6
 801fa92:	f000 f81d 	bl	801fad0 <_isatty_r>
 801fa96:	b128      	cbz	r0, 801faa4 <__smakebuf_r+0x70>
 801fa98:	89a3      	ldrh	r3, [r4, #12]
 801fa9a:	f023 0303 	bic.w	r3, r3, #3
 801fa9e:	f043 0301 	orr.w	r3, r3, #1
 801faa2:	81a3      	strh	r3, [r4, #12]
 801faa4:	89a3      	ldrh	r3, [r4, #12]
 801faa6:	431d      	orrs	r5, r3
 801faa8:	81a5      	strh	r5, [r4, #12]
 801faaa:	e7cf      	b.n	801fa4c <__smakebuf_r+0x18>

0801faac <_fstat_r>:
 801faac:	b538      	push	{r3, r4, r5, lr}
 801faae:	4d07      	ldr	r5, [pc, #28]	@ (801facc <_fstat_r+0x20>)
 801fab0:	2300      	movs	r3, #0
 801fab2:	4604      	mov	r4, r0
 801fab4:	4608      	mov	r0, r1
 801fab6:	4611      	mov	r1, r2
 801fab8:	602b      	str	r3, [r5, #0]
 801faba:	f7e4 ff0f 	bl	80048dc <_fstat>
 801fabe:	1c43      	adds	r3, r0, #1
 801fac0:	d102      	bne.n	801fac8 <_fstat_r+0x1c>
 801fac2:	682b      	ldr	r3, [r5, #0]
 801fac4:	b103      	cbz	r3, 801fac8 <_fstat_r+0x1c>
 801fac6:	6023      	str	r3, [r4, #0]
 801fac8:	bd38      	pop	{r3, r4, r5, pc}
 801faca:	bf00      	nop
 801facc:	2401c968 	.word	0x2401c968

0801fad0 <_isatty_r>:
 801fad0:	b538      	push	{r3, r4, r5, lr}
 801fad2:	4d06      	ldr	r5, [pc, #24]	@ (801faec <_isatty_r+0x1c>)
 801fad4:	2300      	movs	r3, #0
 801fad6:	4604      	mov	r4, r0
 801fad8:	4608      	mov	r0, r1
 801fada:	602b      	str	r3, [r5, #0]
 801fadc:	f7e4 ff0e 	bl	80048fc <_isatty>
 801fae0:	1c43      	adds	r3, r0, #1
 801fae2:	d102      	bne.n	801faea <_isatty_r+0x1a>
 801fae4:	682b      	ldr	r3, [r5, #0]
 801fae6:	b103      	cbz	r3, 801faea <_isatty_r+0x1a>
 801fae8:	6023      	str	r3, [r4, #0]
 801faea:	bd38      	pop	{r3, r4, r5, pc}
 801faec:	2401c968 	.word	0x2401c968

0801faf0 <abort>:
 801faf0:	b508      	push	{r3, lr}
 801faf2:	2006      	movs	r0, #6
 801faf4:	f000 f86e 	bl	801fbd4 <raise>
 801faf8:	2001      	movs	r0, #1
 801fafa:	f7e4 febb 	bl	8004874 <_exit>

0801fafe <_calloc_r>:
 801fafe:	b570      	push	{r4, r5, r6, lr}
 801fb00:	fba1 5402 	umull	r5, r4, r1, r2
 801fb04:	b934      	cbnz	r4, 801fb14 <_calloc_r+0x16>
 801fb06:	4629      	mov	r1, r5
 801fb08:	f7fb fc12 	bl	801b330 <_malloc_r>
 801fb0c:	4606      	mov	r6, r0
 801fb0e:	b928      	cbnz	r0, 801fb1c <_calloc_r+0x1e>
 801fb10:	4630      	mov	r0, r6
 801fb12:	bd70      	pop	{r4, r5, r6, pc}
 801fb14:	220c      	movs	r2, #12
 801fb16:	6002      	str	r2, [r0, #0]
 801fb18:	2600      	movs	r6, #0
 801fb1a:	e7f9      	b.n	801fb10 <_calloc_r+0x12>
 801fb1c:	462a      	mov	r2, r5
 801fb1e:	4621      	mov	r1, r4
 801fb20:	f7fd fca4 	bl	801d46c <memset>
 801fb24:	e7f4      	b.n	801fb10 <_calloc_r+0x12>

0801fb26 <_realloc_r>:
 801fb26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fb2a:	4607      	mov	r7, r0
 801fb2c:	4614      	mov	r4, r2
 801fb2e:	460d      	mov	r5, r1
 801fb30:	b921      	cbnz	r1, 801fb3c <_realloc_r+0x16>
 801fb32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801fb36:	4611      	mov	r1, r2
 801fb38:	f7fb bbfa 	b.w	801b330 <_malloc_r>
 801fb3c:	b92a      	cbnz	r2, 801fb4a <_realloc_r+0x24>
 801fb3e:	f7fe fbb1 	bl	801e2a4 <_free_r>
 801fb42:	4625      	mov	r5, r4
 801fb44:	4628      	mov	r0, r5
 801fb46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fb4a:	f000 f85f 	bl	801fc0c <_malloc_usable_size_r>
 801fb4e:	4284      	cmp	r4, r0
 801fb50:	4606      	mov	r6, r0
 801fb52:	d802      	bhi.n	801fb5a <_realloc_r+0x34>
 801fb54:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801fb58:	d8f4      	bhi.n	801fb44 <_realloc_r+0x1e>
 801fb5a:	4621      	mov	r1, r4
 801fb5c:	4638      	mov	r0, r7
 801fb5e:	f7fb fbe7 	bl	801b330 <_malloc_r>
 801fb62:	4680      	mov	r8, r0
 801fb64:	b908      	cbnz	r0, 801fb6a <_realloc_r+0x44>
 801fb66:	4645      	mov	r5, r8
 801fb68:	e7ec      	b.n	801fb44 <_realloc_r+0x1e>
 801fb6a:	42b4      	cmp	r4, r6
 801fb6c:	4622      	mov	r2, r4
 801fb6e:	4629      	mov	r1, r5
 801fb70:	bf28      	it	cs
 801fb72:	4632      	movcs	r2, r6
 801fb74:	f7fd fd76 	bl	801d664 <memcpy>
 801fb78:	4629      	mov	r1, r5
 801fb7a:	4638      	mov	r0, r7
 801fb7c:	f7fe fb92 	bl	801e2a4 <_free_r>
 801fb80:	e7f1      	b.n	801fb66 <_realloc_r+0x40>

0801fb82 <_raise_r>:
 801fb82:	291f      	cmp	r1, #31
 801fb84:	b538      	push	{r3, r4, r5, lr}
 801fb86:	4605      	mov	r5, r0
 801fb88:	460c      	mov	r4, r1
 801fb8a:	d904      	bls.n	801fb96 <_raise_r+0x14>
 801fb8c:	2316      	movs	r3, #22
 801fb8e:	6003      	str	r3, [r0, #0]
 801fb90:	f04f 30ff 	mov.w	r0, #4294967295
 801fb94:	bd38      	pop	{r3, r4, r5, pc}
 801fb96:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801fb98:	b112      	cbz	r2, 801fba0 <_raise_r+0x1e>
 801fb9a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801fb9e:	b94b      	cbnz	r3, 801fbb4 <_raise_r+0x32>
 801fba0:	4628      	mov	r0, r5
 801fba2:	f000 f831 	bl	801fc08 <_getpid_r>
 801fba6:	4622      	mov	r2, r4
 801fba8:	4601      	mov	r1, r0
 801fbaa:	4628      	mov	r0, r5
 801fbac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fbb0:	f000 b818 	b.w	801fbe4 <_kill_r>
 801fbb4:	2b01      	cmp	r3, #1
 801fbb6:	d00a      	beq.n	801fbce <_raise_r+0x4c>
 801fbb8:	1c59      	adds	r1, r3, #1
 801fbba:	d103      	bne.n	801fbc4 <_raise_r+0x42>
 801fbbc:	2316      	movs	r3, #22
 801fbbe:	6003      	str	r3, [r0, #0]
 801fbc0:	2001      	movs	r0, #1
 801fbc2:	e7e7      	b.n	801fb94 <_raise_r+0x12>
 801fbc4:	2100      	movs	r1, #0
 801fbc6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801fbca:	4620      	mov	r0, r4
 801fbcc:	4798      	blx	r3
 801fbce:	2000      	movs	r0, #0
 801fbd0:	e7e0      	b.n	801fb94 <_raise_r+0x12>
	...

0801fbd4 <raise>:
 801fbd4:	4b02      	ldr	r3, [pc, #8]	@ (801fbe0 <raise+0xc>)
 801fbd6:	4601      	mov	r1, r0
 801fbd8:	6818      	ldr	r0, [r3, #0]
 801fbda:	f7ff bfd2 	b.w	801fb82 <_raise_r>
 801fbde:	bf00      	nop
 801fbe0:	24000220 	.word	0x24000220

0801fbe4 <_kill_r>:
 801fbe4:	b538      	push	{r3, r4, r5, lr}
 801fbe6:	4d07      	ldr	r5, [pc, #28]	@ (801fc04 <_kill_r+0x20>)
 801fbe8:	2300      	movs	r3, #0
 801fbea:	4604      	mov	r4, r0
 801fbec:	4608      	mov	r0, r1
 801fbee:	4611      	mov	r1, r2
 801fbf0:	602b      	str	r3, [r5, #0]
 801fbf2:	f7e4 fe2d 	bl	8004850 <_kill>
 801fbf6:	1c43      	adds	r3, r0, #1
 801fbf8:	d102      	bne.n	801fc00 <_kill_r+0x1c>
 801fbfa:	682b      	ldr	r3, [r5, #0]
 801fbfc:	b103      	cbz	r3, 801fc00 <_kill_r+0x1c>
 801fbfe:	6023      	str	r3, [r4, #0]
 801fc00:	bd38      	pop	{r3, r4, r5, pc}
 801fc02:	bf00      	nop
 801fc04:	2401c968 	.word	0x2401c968

0801fc08 <_getpid_r>:
 801fc08:	f7e4 be1a 	b.w	8004840 <_getpid>

0801fc0c <_malloc_usable_size_r>:
 801fc0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801fc10:	1f18      	subs	r0, r3, #4
 801fc12:	2b00      	cmp	r3, #0
 801fc14:	bfbc      	itt	lt
 801fc16:	580b      	ldrlt	r3, [r1, r0]
 801fc18:	18c0      	addlt	r0, r0, r3
 801fc1a:	4770      	bx	lr
 801fc1c:	0000      	movs	r0, r0
	...

0801fc20 <sqrt>:
 801fc20:	b508      	push	{r3, lr}
 801fc22:	ed2d 8b04 	vpush	{d8-d9}
 801fc26:	eeb0 8b40 	vmov.f64	d8, d0
 801fc2a:	f000 f8f3 	bl	801fe14 <__ieee754_sqrt>
 801fc2e:	eeb4 8b48 	vcmp.f64	d8, d8
 801fc32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fc36:	d60c      	bvs.n	801fc52 <sqrt+0x32>
 801fc38:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 801fc58 <sqrt+0x38>
 801fc3c:	eeb4 8bc9 	vcmpe.f64	d8, d9
 801fc40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fc44:	d505      	bpl.n	801fc52 <sqrt+0x32>
 801fc46:	f7fd fce3 	bl	801d610 <__errno>
 801fc4a:	ee89 0b09 	vdiv.f64	d0, d9, d9
 801fc4e:	2321      	movs	r3, #33	@ 0x21
 801fc50:	6003      	str	r3, [r0, #0]
 801fc52:	ecbd 8b04 	vpop	{d8-d9}
 801fc56:	bd08      	pop	{r3, pc}
	...

0801fc60 <cos>:
 801fc60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801fc62:	eeb0 7b40 	vmov.f64	d7, d0
 801fc66:	ee17 3a90 	vmov	r3, s15
 801fc6a:	4a21      	ldr	r2, [pc, #132]	@ (801fcf0 <cos+0x90>)
 801fc6c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801fc70:	4293      	cmp	r3, r2
 801fc72:	d806      	bhi.n	801fc82 <cos+0x22>
 801fc74:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 801fce8 <cos+0x88>
 801fc78:	b005      	add	sp, #20
 801fc7a:	f85d eb04 	ldr.w	lr, [sp], #4
 801fc7e:	f000 b8cf 	b.w	801fe20 <__kernel_cos>
 801fc82:	4a1c      	ldr	r2, [pc, #112]	@ (801fcf4 <cos+0x94>)
 801fc84:	4293      	cmp	r3, r2
 801fc86:	d904      	bls.n	801fc92 <cos+0x32>
 801fc88:	ee30 0b40 	vsub.f64	d0, d0, d0
 801fc8c:	b005      	add	sp, #20
 801fc8e:	f85d fb04 	ldr.w	pc, [sp], #4
 801fc92:	4668      	mov	r0, sp
 801fc94:	f000 f984 	bl	801ffa0 <__ieee754_rem_pio2>
 801fc98:	f000 0003 	and.w	r0, r0, #3
 801fc9c:	2801      	cmp	r0, #1
 801fc9e:	d009      	beq.n	801fcb4 <cos+0x54>
 801fca0:	2802      	cmp	r0, #2
 801fca2:	d010      	beq.n	801fcc6 <cos+0x66>
 801fca4:	b9b0      	cbnz	r0, 801fcd4 <cos+0x74>
 801fca6:	ed9d 1b02 	vldr	d1, [sp, #8]
 801fcaa:	ed9d 0b00 	vldr	d0, [sp]
 801fcae:	f000 f8b7 	bl	801fe20 <__kernel_cos>
 801fcb2:	e7eb      	b.n	801fc8c <cos+0x2c>
 801fcb4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801fcb8:	ed9d 0b00 	vldr	d0, [sp]
 801fcbc:	f000 f918 	bl	801fef0 <__kernel_sin>
 801fcc0:	eeb1 0b40 	vneg.f64	d0, d0
 801fcc4:	e7e2      	b.n	801fc8c <cos+0x2c>
 801fcc6:	ed9d 1b02 	vldr	d1, [sp, #8]
 801fcca:	ed9d 0b00 	vldr	d0, [sp]
 801fcce:	f000 f8a7 	bl	801fe20 <__kernel_cos>
 801fcd2:	e7f5      	b.n	801fcc0 <cos+0x60>
 801fcd4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801fcd8:	ed9d 0b00 	vldr	d0, [sp]
 801fcdc:	2001      	movs	r0, #1
 801fcde:	f000 f907 	bl	801fef0 <__kernel_sin>
 801fce2:	e7d3      	b.n	801fc8c <cos+0x2c>
 801fce4:	f3af 8000 	nop.w
	...
 801fcf0:	3fe921fb 	.word	0x3fe921fb
 801fcf4:	7fefffff 	.word	0x7fefffff

0801fcf8 <sin>:
 801fcf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801fcfa:	eeb0 7b40 	vmov.f64	d7, d0
 801fcfe:	ee17 3a90 	vmov	r3, s15
 801fd02:	4a21      	ldr	r2, [pc, #132]	@ (801fd88 <sin+0x90>)
 801fd04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801fd08:	4293      	cmp	r3, r2
 801fd0a:	d807      	bhi.n	801fd1c <sin+0x24>
 801fd0c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 801fd80 <sin+0x88>
 801fd10:	2000      	movs	r0, #0
 801fd12:	b005      	add	sp, #20
 801fd14:	f85d eb04 	ldr.w	lr, [sp], #4
 801fd18:	f000 b8ea 	b.w	801fef0 <__kernel_sin>
 801fd1c:	4a1b      	ldr	r2, [pc, #108]	@ (801fd8c <sin+0x94>)
 801fd1e:	4293      	cmp	r3, r2
 801fd20:	d904      	bls.n	801fd2c <sin+0x34>
 801fd22:	ee30 0b40 	vsub.f64	d0, d0, d0
 801fd26:	b005      	add	sp, #20
 801fd28:	f85d fb04 	ldr.w	pc, [sp], #4
 801fd2c:	4668      	mov	r0, sp
 801fd2e:	f000 f937 	bl	801ffa0 <__ieee754_rem_pio2>
 801fd32:	f000 0003 	and.w	r0, r0, #3
 801fd36:	2801      	cmp	r0, #1
 801fd38:	d00a      	beq.n	801fd50 <sin+0x58>
 801fd3a:	2802      	cmp	r0, #2
 801fd3c:	d00f      	beq.n	801fd5e <sin+0x66>
 801fd3e:	b9c0      	cbnz	r0, 801fd72 <sin+0x7a>
 801fd40:	ed9d 1b02 	vldr	d1, [sp, #8]
 801fd44:	ed9d 0b00 	vldr	d0, [sp]
 801fd48:	2001      	movs	r0, #1
 801fd4a:	f000 f8d1 	bl	801fef0 <__kernel_sin>
 801fd4e:	e7ea      	b.n	801fd26 <sin+0x2e>
 801fd50:	ed9d 1b02 	vldr	d1, [sp, #8]
 801fd54:	ed9d 0b00 	vldr	d0, [sp]
 801fd58:	f000 f862 	bl	801fe20 <__kernel_cos>
 801fd5c:	e7e3      	b.n	801fd26 <sin+0x2e>
 801fd5e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801fd62:	ed9d 0b00 	vldr	d0, [sp]
 801fd66:	2001      	movs	r0, #1
 801fd68:	f000 f8c2 	bl	801fef0 <__kernel_sin>
 801fd6c:	eeb1 0b40 	vneg.f64	d0, d0
 801fd70:	e7d9      	b.n	801fd26 <sin+0x2e>
 801fd72:	ed9d 1b02 	vldr	d1, [sp, #8]
 801fd76:	ed9d 0b00 	vldr	d0, [sp]
 801fd7a:	f000 f851 	bl	801fe20 <__kernel_cos>
 801fd7e:	e7f5      	b.n	801fd6c <sin+0x74>
	...
 801fd88:	3fe921fb 	.word	0x3fe921fb
 801fd8c:	7fefffff 	.word	0x7fefffff

0801fd90 <fmax>:
 801fd90:	b508      	push	{r3, lr}
 801fd92:	ed2d 8b04 	vpush	{d8-d9}
 801fd96:	eeb0 8b40 	vmov.f64	d8, d0
 801fd9a:	eeb0 9b41 	vmov.f64	d9, d1
 801fd9e:	f000 f815 	bl	801fdcc <__fpclassifyd>
 801fda2:	b930      	cbnz	r0, 801fdb2 <fmax+0x22>
 801fda4:	eeb0 8b49 	vmov.f64	d8, d9
 801fda8:	eeb0 0b48 	vmov.f64	d0, d8
 801fdac:	ecbd 8b04 	vpop	{d8-d9}
 801fdb0:	bd08      	pop	{r3, pc}
 801fdb2:	eeb0 0b49 	vmov.f64	d0, d9
 801fdb6:	f000 f809 	bl	801fdcc <__fpclassifyd>
 801fdba:	2800      	cmp	r0, #0
 801fdbc:	d0f4      	beq.n	801fda8 <fmax+0x18>
 801fdbe:	eeb4 8bc9 	vcmpe.f64	d8, d9
 801fdc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fdc6:	dded      	ble.n	801fda4 <fmax+0x14>
 801fdc8:	e7ee      	b.n	801fda8 <fmax+0x18>
	...

0801fdcc <__fpclassifyd>:
 801fdcc:	ec51 0b10 	vmov	r0, r1, d0
 801fdd0:	460b      	mov	r3, r1
 801fdd2:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 801fdd6:	b510      	push	{r4, lr}
 801fdd8:	d104      	bne.n	801fde4 <__fpclassifyd+0x18>
 801fdda:	2800      	cmp	r0, #0
 801fddc:	bf0c      	ite	eq
 801fdde:	2002      	moveq	r0, #2
 801fde0:	2003      	movne	r0, #3
 801fde2:	bd10      	pop	{r4, pc}
 801fde4:	4a09      	ldr	r2, [pc, #36]	@ (801fe0c <__fpclassifyd+0x40>)
 801fde6:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 801fdea:	4294      	cmp	r4, r2
 801fdec:	d908      	bls.n	801fe00 <__fpclassifyd+0x34>
 801fdee:	4a08      	ldr	r2, [pc, #32]	@ (801fe10 <__fpclassifyd+0x44>)
 801fdf0:	4213      	tst	r3, r2
 801fdf2:	d007      	beq.n	801fe04 <__fpclassifyd+0x38>
 801fdf4:	4291      	cmp	r1, r2
 801fdf6:	d107      	bne.n	801fe08 <__fpclassifyd+0x3c>
 801fdf8:	fab0 f080 	clz	r0, r0
 801fdfc:	0940      	lsrs	r0, r0, #5
 801fdfe:	e7f0      	b.n	801fde2 <__fpclassifyd+0x16>
 801fe00:	2004      	movs	r0, #4
 801fe02:	e7ee      	b.n	801fde2 <__fpclassifyd+0x16>
 801fe04:	2003      	movs	r0, #3
 801fe06:	e7ec      	b.n	801fde2 <__fpclassifyd+0x16>
 801fe08:	2000      	movs	r0, #0
 801fe0a:	e7ea      	b.n	801fde2 <__fpclassifyd+0x16>
 801fe0c:	7fdfffff 	.word	0x7fdfffff
 801fe10:	7ff00000 	.word	0x7ff00000

0801fe14 <__ieee754_sqrt>:
 801fe14:	eeb1 0bc0 	vsqrt.f64	d0, d0
 801fe18:	4770      	bx	lr
 801fe1a:	0000      	movs	r0, r0
 801fe1c:	0000      	movs	r0, r0
	...

0801fe20 <__kernel_cos>:
 801fe20:	eeb0 5b40 	vmov.f64	d5, d0
 801fe24:	ee15 1a90 	vmov	r1, s11
 801fe28:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801fe2c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801fe30:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 801fe34:	d204      	bcs.n	801fe40 <__kernel_cos+0x20>
 801fe36:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 801fe3a:	ee17 3a90 	vmov	r3, s15
 801fe3e:	b343      	cbz	r3, 801fe92 <__kernel_cos+0x72>
 801fe40:	ee25 6b05 	vmul.f64	d6, d5, d5
 801fe44:	ee21 1b45 	vnmul.f64	d1, d1, d5
 801fe48:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 801feb8 <__kernel_cos+0x98>
 801fe4c:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801fec0 <__kernel_cos+0xa0>
 801fe50:	eea6 4b07 	vfma.f64	d4, d6, d7
 801fe54:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801fec8 <__kernel_cos+0xa8>
 801fe58:	eea4 7b06 	vfma.f64	d7, d4, d6
 801fe5c:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801fed0 <__kernel_cos+0xb0>
 801fe60:	eea7 4b06 	vfma.f64	d4, d7, d6
 801fe64:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801fed8 <__kernel_cos+0xb8>
 801fe68:	4b1f      	ldr	r3, [pc, #124]	@ (801fee8 <__kernel_cos+0xc8>)
 801fe6a:	eea4 7b06 	vfma.f64	d7, d4, d6
 801fe6e:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801fee0 <__kernel_cos+0xc0>
 801fe72:	4299      	cmp	r1, r3
 801fe74:	eea7 4b06 	vfma.f64	d4, d7, d6
 801fe78:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801fe7c:	ee24 4b06 	vmul.f64	d4, d4, d6
 801fe80:	ee26 7b07 	vmul.f64	d7, d6, d7
 801fe84:	eea6 1b04 	vfma.f64	d1, d6, d4
 801fe88:	d804      	bhi.n	801fe94 <__kernel_cos+0x74>
 801fe8a:	ee37 7b41 	vsub.f64	d7, d7, d1
 801fe8e:	ee30 0b47 	vsub.f64	d0, d0, d7
 801fe92:	4770      	bx	lr
 801fe94:	4b15      	ldr	r3, [pc, #84]	@ (801feec <__kernel_cos+0xcc>)
 801fe96:	4299      	cmp	r1, r3
 801fe98:	d809      	bhi.n	801feae <__kernel_cos+0x8e>
 801fe9a:	2200      	movs	r2, #0
 801fe9c:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 801fea0:	ec43 2b16 	vmov	d6, r2, r3
 801fea4:	ee30 0b46 	vsub.f64	d0, d0, d6
 801fea8:	ee37 7b46 	vsub.f64	d7, d7, d6
 801feac:	e7ed      	b.n	801fe8a <__kernel_cos+0x6a>
 801feae:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 801feb2:	e7f7      	b.n	801fea4 <__kernel_cos+0x84>
 801feb4:	f3af 8000 	nop.w
 801feb8:	be8838d4 	.word	0xbe8838d4
 801febc:	bda8fae9 	.word	0xbda8fae9
 801fec0:	bdb4b1c4 	.word	0xbdb4b1c4
 801fec4:	3e21ee9e 	.word	0x3e21ee9e
 801fec8:	809c52ad 	.word	0x809c52ad
 801fecc:	be927e4f 	.word	0xbe927e4f
 801fed0:	19cb1590 	.word	0x19cb1590
 801fed4:	3efa01a0 	.word	0x3efa01a0
 801fed8:	16c15177 	.word	0x16c15177
 801fedc:	bf56c16c 	.word	0xbf56c16c
 801fee0:	5555554c 	.word	0x5555554c
 801fee4:	3fa55555 	.word	0x3fa55555
 801fee8:	3fd33332 	.word	0x3fd33332
 801feec:	3fe90000 	.word	0x3fe90000

0801fef0 <__kernel_sin>:
 801fef0:	ee10 3a90 	vmov	r3, s1
 801fef4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801fef8:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801fefc:	d204      	bcs.n	801ff08 <__kernel_sin+0x18>
 801fefe:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801ff02:	ee17 3a90 	vmov	r3, s15
 801ff06:	b35b      	cbz	r3, 801ff60 <__kernel_sin+0x70>
 801ff08:	ee20 6b00 	vmul.f64	d6, d0, d0
 801ff0c:	ee20 5b06 	vmul.f64	d5, d0, d6
 801ff10:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 801ff68 <__kernel_sin+0x78>
 801ff14:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801ff70 <__kernel_sin+0x80>
 801ff18:	eea6 4b07 	vfma.f64	d4, d6, d7
 801ff1c:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801ff78 <__kernel_sin+0x88>
 801ff20:	eea4 7b06 	vfma.f64	d7, d4, d6
 801ff24:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801ff80 <__kernel_sin+0x90>
 801ff28:	eea7 4b06 	vfma.f64	d4, d7, d6
 801ff2c:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801ff88 <__kernel_sin+0x98>
 801ff30:	eea4 7b06 	vfma.f64	d7, d4, d6
 801ff34:	b930      	cbnz	r0, 801ff44 <__kernel_sin+0x54>
 801ff36:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801ff90 <__kernel_sin+0xa0>
 801ff3a:	eea6 4b07 	vfma.f64	d4, d6, d7
 801ff3e:	eea4 0b05 	vfma.f64	d0, d4, d5
 801ff42:	4770      	bx	lr
 801ff44:	ee27 7b45 	vnmul.f64	d7, d7, d5
 801ff48:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 801ff4c:	eea1 7b04 	vfma.f64	d7, d1, d4
 801ff50:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801ff54:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801ff98 <__kernel_sin+0xa8>
 801ff58:	eea5 1b07 	vfma.f64	d1, d5, d7
 801ff5c:	ee30 0b41 	vsub.f64	d0, d0, d1
 801ff60:	4770      	bx	lr
 801ff62:	bf00      	nop
 801ff64:	f3af 8000 	nop.w
 801ff68:	5acfd57c 	.word	0x5acfd57c
 801ff6c:	3de5d93a 	.word	0x3de5d93a
 801ff70:	8a2b9ceb 	.word	0x8a2b9ceb
 801ff74:	be5ae5e6 	.word	0xbe5ae5e6
 801ff78:	57b1fe7d 	.word	0x57b1fe7d
 801ff7c:	3ec71de3 	.word	0x3ec71de3
 801ff80:	19c161d5 	.word	0x19c161d5
 801ff84:	bf2a01a0 	.word	0xbf2a01a0
 801ff88:	1110f8a6 	.word	0x1110f8a6
 801ff8c:	3f811111 	.word	0x3f811111
 801ff90:	55555549 	.word	0x55555549
 801ff94:	bfc55555 	.word	0xbfc55555
 801ff98:	55555549 	.word	0x55555549
 801ff9c:	3fc55555 	.word	0x3fc55555

0801ffa0 <__ieee754_rem_pio2>:
 801ffa0:	b570      	push	{r4, r5, r6, lr}
 801ffa2:	eeb0 7b40 	vmov.f64	d7, d0
 801ffa6:	ee17 5a90 	vmov	r5, s15
 801ffaa:	4b99      	ldr	r3, [pc, #612]	@ (8020210 <__ieee754_rem_pio2+0x270>)
 801ffac:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801ffb0:	429e      	cmp	r6, r3
 801ffb2:	b088      	sub	sp, #32
 801ffb4:	4604      	mov	r4, r0
 801ffb6:	d807      	bhi.n	801ffc8 <__ieee754_rem_pio2+0x28>
 801ffb8:	2200      	movs	r2, #0
 801ffba:	2300      	movs	r3, #0
 801ffbc:	ed84 0b00 	vstr	d0, [r4]
 801ffc0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801ffc4:	2000      	movs	r0, #0
 801ffc6:	e01b      	b.n	8020000 <__ieee754_rem_pio2+0x60>
 801ffc8:	4b92      	ldr	r3, [pc, #584]	@ (8020214 <__ieee754_rem_pio2+0x274>)
 801ffca:	429e      	cmp	r6, r3
 801ffcc:	d83b      	bhi.n	8020046 <__ieee754_rem_pio2+0xa6>
 801ffce:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 801ffd2:	2d00      	cmp	r5, #0
 801ffd4:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 80201d0 <__ieee754_rem_pio2+0x230>
 801ffd8:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 801ffdc:	dd19      	ble.n	8020012 <__ieee754_rem_pio2+0x72>
 801ffde:	ee30 7b46 	vsub.f64	d7, d0, d6
 801ffe2:	429e      	cmp	r6, r3
 801ffe4:	d00e      	beq.n	8020004 <__ieee754_rem_pio2+0x64>
 801ffe6:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 80201d8 <__ieee754_rem_pio2+0x238>
 801ffea:	ee37 6b45 	vsub.f64	d6, d7, d5
 801ffee:	ee37 7b46 	vsub.f64	d7, d7, d6
 801fff2:	ed84 6b00 	vstr	d6, [r4]
 801fff6:	ee37 7b45 	vsub.f64	d7, d7, d5
 801fffa:	ed84 7b02 	vstr	d7, [r4, #8]
 801fffe:	2001      	movs	r0, #1
 8020000:	b008      	add	sp, #32
 8020002:	bd70      	pop	{r4, r5, r6, pc}
 8020004:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 80201e0 <__ieee754_rem_pio2+0x240>
 8020008:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 80201e8 <__ieee754_rem_pio2+0x248>
 802000c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8020010:	e7eb      	b.n	801ffea <__ieee754_rem_pio2+0x4a>
 8020012:	429e      	cmp	r6, r3
 8020014:	ee30 7b06 	vadd.f64	d7, d0, d6
 8020018:	d00e      	beq.n	8020038 <__ieee754_rem_pio2+0x98>
 802001a:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 80201d8 <__ieee754_rem_pio2+0x238>
 802001e:	ee37 6b05 	vadd.f64	d6, d7, d5
 8020022:	ee37 7b46 	vsub.f64	d7, d7, d6
 8020026:	ed84 6b00 	vstr	d6, [r4]
 802002a:	ee37 7b05 	vadd.f64	d7, d7, d5
 802002e:	f04f 30ff 	mov.w	r0, #4294967295
 8020032:	ed84 7b02 	vstr	d7, [r4, #8]
 8020036:	e7e3      	b.n	8020000 <__ieee754_rem_pio2+0x60>
 8020038:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 80201e0 <__ieee754_rem_pio2+0x240>
 802003c:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 80201e8 <__ieee754_rem_pio2+0x248>
 8020040:	ee37 7b06 	vadd.f64	d7, d7, d6
 8020044:	e7eb      	b.n	802001e <__ieee754_rem_pio2+0x7e>
 8020046:	4b74      	ldr	r3, [pc, #464]	@ (8020218 <__ieee754_rem_pio2+0x278>)
 8020048:	429e      	cmp	r6, r3
 802004a:	d870      	bhi.n	802012e <__ieee754_rem_pio2+0x18e>
 802004c:	f000 f8ec 	bl	8020228 <fabs>
 8020050:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8020054:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80201f0 <__ieee754_rem_pio2+0x250>
 8020058:	eea0 7b06 	vfma.f64	d7, d0, d6
 802005c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8020060:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8020064:	ee17 0a90 	vmov	r0, s15
 8020068:	eeb1 4b45 	vneg.f64	d4, d5
 802006c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 80201d0 <__ieee754_rem_pio2+0x230>
 8020070:	eea5 0b47 	vfms.f64	d0, d5, d7
 8020074:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 80201d8 <__ieee754_rem_pio2+0x238>
 8020078:	281f      	cmp	r0, #31
 802007a:	ee25 7b07 	vmul.f64	d7, d5, d7
 802007e:	ee30 6b47 	vsub.f64	d6, d0, d7
 8020082:	dc05      	bgt.n	8020090 <__ieee754_rem_pio2+0xf0>
 8020084:	4b65      	ldr	r3, [pc, #404]	@ (802021c <__ieee754_rem_pio2+0x27c>)
 8020086:	1e42      	subs	r2, r0, #1
 8020088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802008c:	42b3      	cmp	r3, r6
 802008e:	d109      	bne.n	80200a4 <__ieee754_rem_pio2+0x104>
 8020090:	ee16 3a90 	vmov	r3, s13
 8020094:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8020098:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 802009c:	2b10      	cmp	r3, #16
 802009e:	ea4f 5226 	mov.w	r2, r6, asr #20
 80200a2:	dc02      	bgt.n	80200aa <__ieee754_rem_pio2+0x10a>
 80200a4:	ed84 6b00 	vstr	d6, [r4]
 80200a8:	e01a      	b.n	80200e0 <__ieee754_rem_pio2+0x140>
 80200aa:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 80201e0 <__ieee754_rem_pio2+0x240>
 80200ae:	eeb0 6b40 	vmov.f64	d6, d0
 80200b2:	eea4 6b03 	vfma.f64	d6, d4, d3
 80200b6:	ee30 7b46 	vsub.f64	d7, d0, d6
 80200ba:	eea4 7b03 	vfma.f64	d7, d4, d3
 80200be:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 80201e8 <__ieee754_rem_pio2+0x248>
 80200c2:	ee95 7b03 	vfnms.f64	d7, d5, d3
 80200c6:	ee36 3b47 	vsub.f64	d3, d6, d7
 80200ca:	ee13 3a90 	vmov	r3, s7
 80200ce:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80200d2:	1ad3      	subs	r3, r2, r3
 80200d4:	2b31      	cmp	r3, #49	@ 0x31
 80200d6:	dc17      	bgt.n	8020108 <__ieee754_rem_pio2+0x168>
 80200d8:	eeb0 0b46 	vmov.f64	d0, d6
 80200dc:	ed84 3b00 	vstr	d3, [r4]
 80200e0:	ed94 6b00 	vldr	d6, [r4]
 80200e4:	2d00      	cmp	r5, #0
 80200e6:	ee30 0b46 	vsub.f64	d0, d0, d6
 80200ea:	ee30 0b47 	vsub.f64	d0, d0, d7
 80200ee:	ed84 0b02 	vstr	d0, [r4, #8]
 80200f2:	da85      	bge.n	8020000 <__ieee754_rem_pio2+0x60>
 80200f4:	eeb1 6b46 	vneg.f64	d6, d6
 80200f8:	eeb1 0b40 	vneg.f64	d0, d0
 80200fc:	ed84 6b00 	vstr	d6, [r4]
 8020100:	ed84 0b02 	vstr	d0, [r4, #8]
 8020104:	4240      	negs	r0, r0
 8020106:	e77b      	b.n	8020000 <__ieee754_rem_pio2+0x60>
 8020108:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 80201f8 <__ieee754_rem_pio2+0x258>
 802010c:	eeb0 0b46 	vmov.f64	d0, d6
 8020110:	eea4 0b07 	vfma.f64	d0, d4, d7
 8020114:	ee36 6b40 	vsub.f64	d6, d6, d0
 8020118:	eea4 6b07 	vfma.f64	d6, d4, d7
 802011c:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 8020200 <__ieee754_rem_pio2+0x260>
 8020120:	eeb0 7b46 	vmov.f64	d7, d6
 8020124:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8020128:	ee30 6b47 	vsub.f64	d6, d0, d7
 802012c:	e7ba      	b.n	80200a4 <__ieee754_rem_pio2+0x104>
 802012e:	4b3c      	ldr	r3, [pc, #240]	@ (8020220 <__ieee754_rem_pio2+0x280>)
 8020130:	429e      	cmp	r6, r3
 8020132:	d906      	bls.n	8020142 <__ieee754_rem_pio2+0x1a2>
 8020134:	ee30 7b40 	vsub.f64	d7, d0, d0
 8020138:	ed80 7b02 	vstr	d7, [r0, #8]
 802013c:	ed80 7b00 	vstr	d7, [r0]
 8020140:	e740      	b.n	801ffc4 <__ieee754_rem_pio2+0x24>
 8020142:	ee10 3a10 	vmov	r3, s0
 8020146:	1532      	asrs	r2, r6, #20
 8020148:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 802014c:	4618      	mov	r0, r3
 802014e:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8020152:	ec41 0b17 	vmov	d7, r0, r1
 8020156:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 802015a:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8020208 <__ieee754_rem_pio2+0x268>
 802015e:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8020162:	ee37 7b46 	vsub.f64	d7, d7, d6
 8020166:	ed8d 6b02 	vstr	d6, [sp, #8]
 802016a:	ee27 7b05 	vmul.f64	d7, d7, d5
 802016e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8020172:	a808      	add	r0, sp, #32
 8020174:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8020178:	ee37 7b46 	vsub.f64	d7, d7, d6
 802017c:	ed8d 6b04 	vstr	d6, [sp, #16]
 8020180:	ee27 7b05 	vmul.f64	d7, d7, d5
 8020184:	ed8d 7b06 	vstr	d7, [sp, #24]
 8020188:	2103      	movs	r1, #3
 802018a:	ed30 7b02 	vldmdb	r0!, {d7}
 802018e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8020192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020196:	460b      	mov	r3, r1
 8020198:	f101 31ff 	add.w	r1, r1, #4294967295
 802019c:	d0f5      	beq.n	802018a <__ieee754_rem_pio2+0x1ea>
 802019e:	4921      	ldr	r1, [pc, #132]	@ (8020224 <__ieee754_rem_pio2+0x284>)
 80201a0:	9101      	str	r1, [sp, #4]
 80201a2:	2102      	movs	r1, #2
 80201a4:	9100      	str	r1, [sp, #0]
 80201a6:	a802      	add	r0, sp, #8
 80201a8:	4621      	mov	r1, r4
 80201aa:	f000 f845 	bl	8020238 <__kernel_rem_pio2>
 80201ae:	2d00      	cmp	r5, #0
 80201b0:	f6bf af26 	bge.w	8020000 <__ieee754_rem_pio2+0x60>
 80201b4:	ed94 7b00 	vldr	d7, [r4]
 80201b8:	eeb1 7b47 	vneg.f64	d7, d7
 80201bc:	ed84 7b00 	vstr	d7, [r4]
 80201c0:	ed94 7b02 	vldr	d7, [r4, #8]
 80201c4:	eeb1 7b47 	vneg.f64	d7, d7
 80201c8:	ed84 7b02 	vstr	d7, [r4, #8]
 80201cc:	e79a      	b.n	8020104 <__ieee754_rem_pio2+0x164>
 80201ce:	bf00      	nop
 80201d0:	54400000 	.word	0x54400000
 80201d4:	3ff921fb 	.word	0x3ff921fb
 80201d8:	1a626331 	.word	0x1a626331
 80201dc:	3dd0b461 	.word	0x3dd0b461
 80201e0:	1a600000 	.word	0x1a600000
 80201e4:	3dd0b461 	.word	0x3dd0b461
 80201e8:	2e037073 	.word	0x2e037073
 80201ec:	3ba3198a 	.word	0x3ba3198a
 80201f0:	6dc9c883 	.word	0x6dc9c883
 80201f4:	3fe45f30 	.word	0x3fe45f30
 80201f8:	2e000000 	.word	0x2e000000
 80201fc:	3ba3198a 	.word	0x3ba3198a
 8020200:	252049c1 	.word	0x252049c1
 8020204:	397b839a 	.word	0x397b839a
 8020208:	00000000 	.word	0x00000000
 802020c:	41700000 	.word	0x41700000
 8020210:	3fe921fb 	.word	0x3fe921fb
 8020214:	4002d97b 	.word	0x4002d97b
 8020218:	413921fb 	.word	0x413921fb
 802021c:	080237c8 	.word	0x080237c8
 8020220:	7fefffff 	.word	0x7fefffff
 8020224:	08023848 	.word	0x08023848

08020228 <fabs>:
 8020228:	ec51 0b10 	vmov	r0, r1, d0
 802022c:	4602      	mov	r2, r0
 802022e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8020232:	ec43 2b10 	vmov	d0, r2, r3
 8020236:	4770      	bx	lr

08020238 <__kernel_rem_pio2>:
 8020238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802023c:	ed2d 8b06 	vpush	{d8-d10}
 8020240:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8020244:	469b      	mov	fp, r3
 8020246:	460f      	mov	r7, r1
 8020248:	4bb9      	ldr	r3, [pc, #740]	@ (8020530 <__kernel_rem_pio2+0x2f8>)
 802024a:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 802024c:	9ea3      	ldr	r6, [sp, #652]	@ 0x28c
 802024e:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8020252:	9001      	str	r0, [sp, #4]
 8020254:	f112 0f14 	cmn.w	r2, #20
 8020258:	bfa8      	it	ge
 802025a:	1ed3      	subge	r3, r2, #3
 802025c:	f10b 3aff 	add.w	sl, fp, #4294967295
 8020260:	bfb8      	it	lt
 8020262:	2300      	movlt	r3, #0
 8020264:	f06f 0517 	mvn.w	r5, #23
 8020268:	ed9f 6bab 	vldr	d6, [pc, #684]	@ 8020518 <__kernel_rem_pio2+0x2e0>
 802026c:	bfa4      	itt	ge
 802026e:	2018      	movge	r0, #24
 8020270:	fb93 f3f0 	sdivge	r3, r3, r0
 8020274:	fb03 5505 	mla	r5, r3, r5, r5
 8020278:	eba3 040a 	sub.w	r4, r3, sl
 802027c:	4415      	add	r5, r2
 802027e:	eb09 0c0a 	add.w	ip, r9, sl
 8020282:	a81a      	add	r0, sp, #104	@ 0x68
 8020284:	eb06 0e84 	add.w	lr, r6, r4, lsl #2
 8020288:	2200      	movs	r2, #0
 802028a:	4562      	cmp	r2, ip
 802028c:	dd0e      	ble.n	80202ac <__kernel_rem_pio2+0x74>
 802028e:	aa1a      	add	r2, sp, #104	@ 0x68
 8020290:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8020294:	f50d 78d4 	add.w	r8, sp, #424	@ 0x1a8
 8020298:	2400      	movs	r4, #0
 802029a:	454c      	cmp	r4, r9
 802029c:	dc23      	bgt.n	80202e6 <__kernel_rem_pio2+0xae>
 802029e:	ed9f 7b9e 	vldr	d7, [pc, #632]	@ 8020518 <__kernel_rem_pio2+0x2e0>
 80202a2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80202a6:	4694      	mov	ip, r2
 80202a8:	2000      	movs	r0, #0
 80202aa:	e015      	b.n	80202d8 <__kernel_rem_pio2+0xa0>
 80202ac:	42d4      	cmn	r4, r2
 80202ae:	d409      	bmi.n	80202c4 <__kernel_rem_pio2+0x8c>
 80202b0:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 80202b4:	ee07 1a90 	vmov	s15, r1
 80202b8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80202bc:	eca0 7b02 	vstmia	r0!, {d7}
 80202c0:	3201      	adds	r2, #1
 80202c2:	e7e2      	b.n	802028a <__kernel_rem_pio2+0x52>
 80202c4:	eeb0 7b46 	vmov.f64	d7, d6
 80202c8:	e7f8      	b.n	80202bc <__kernel_rem_pio2+0x84>
 80202ca:	ecbe 5b02 	vldmia	lr!, {d5}
 80202ce:	ed3c 6b02 	vldmdb	ip!, {d6}
 80202d2:	3001      	adds	r0, #1
 80202d4:	eea5 7b06 	vfma.f64	d7, d5, d6
 80202d8:	4550      	cmp	r0, sl
 80202da:	ddf6      	ble.n	80202ca <__kernel_rem_pio2+0x92>
 80202dc:	eca8 7b02 	vstmia	r8!, {d7}
 80202e0:	3401      	adds	r4, #1
 80202e2:	3208      	adds	r2, #8
 80202e4:	e7d9      	b.n	802029a <__kernel_rem_pio2+0x62>
 80202e6:	aa06      	add	r2, sp, #24
 80202e8:	ed9f 9b8d 	vldr	d9, [pc, #564]	@ 8020520 <__kernel_rem_pio2+0x2e8>
 80202ec:	ed9f ab8e 	vldr	d10, [pc, #568]	@ 8020528 <__kernel_rem_pio2+0x2f0>
 80202f0:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 80202f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80202f8:	9203      	str	r2, [sp, #12]
 80202fa:	9302      	str	r3, [sp, #8]
 80202fc:	464c      	mov	r4, r9
 80202fe:	00e3      	lsls	r3, r4, #3
 8020300:	9304      	str	r3, [sp, #16]
 8020302:	ab92      	add	r3, sp, #584	@ 0x248
 8020304:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8020308:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 802030c:	aa6a      	add	r2, sp, #424	@ 0x1a8
 802030e:	ab06      	add	r3, sp, #24
 8020310:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8020314:	461e      	mov	r6, r3
 8020316:	4620      	mov	r0, r4
 8020318:	2800      	cmp	r0, #0
 802031a:	dc4a      	bgt.n	80203b2 <__kernel_rem_pio2+0x17a>
 802031c:	4628      	mov	r0, r5
 802031e:	9305      	str	r3, [sp, #20]
 8020320:	f000 f9fe 	bl	8020720 <scalbn>
 8020324:	eeb0 8b40 	vmov.f64	d8, d0
 8020328:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 802032c:	ee28 0b00 	vmul.f64	d0, d8, d0
 8020330:	f000 fa72 	bl	8020818 <floor>
 8020334:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 8020338:	eea0 8b47 	vfms.f64	d8, d0, d7
 802033c:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8020340:	2d00      	cmp	r5, #0
 8020342:	ee17 8a90 	vmov	r8, s15
 8020346:	9b05      	ldr	r3, [sp, #20]
 8020348:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 802034c:	ee38 8b47 	vsub.f64	d8, d8, d7
 8020350:	dd41      	ble.n	80203d6 <__kernel_rem_pio2+0x19e>
 8020352:	1e60      	subs	r0, r4, #1
 8020354:	aa06      	add	r2, sp, #24
 8020356:	f1c5 0c18 	rsb	ip, r5, #24
 802035a:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 802035e:	fa46 f20c 	asr.w	r2, r6, ip
 8020362:	4490      	add	r8, r2
 8020364:	fa02 f20c 	lsl.w	r2, r2, ip
 8020368:	1ab6      	subs	r6, r6, r2
 802036a:	aa06      	add	r2, sp, #24
 802036c:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 8020370:	f1c5 0217 	rsb	r2, r5, #23
 8020374:	4116      	asrs	r6, r2
 8020376:	2e00      	cmp	r6, #0
 8020378:	dd3c      	ble.n	80203f4 <__kernel_rem_pio2+0x1bc>
 802037a:	f04f 0c00 	mov.w	ip, #0
 802037e:	f108 0801 	add.w	r8, r8, #1
 8020382:	4660      	mov	r0, ip
 8020384:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 8020388:	4564      	cmp	r4, ip
 802038a:	dc66      	bgt.n	802045a <__kernel_rem_pio2+0x222>
 802038c:	2d00      	cmp	r5, #0
 802038e:	dd03      	ble.n	8020398 <__kernel_rem_pio2+0x160>
 8020390:	2d01      	cmp	r5, #1
 8020392:	d072      	beq.n	802047a <__kernel_rem_pio2+0x242>
 8020394:	2d02      	cmp	r5, #2
 8020396:	d07a      	beq.n	802048e <__kernel_rem_pio2+0x256>
 8020398:	2e02      	cmp	r6, #2
 802039a:	d12b      	bne.n	80203f4 <__kernel_rem_pio2+0x1bc>
 802039c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80203a0:	ee30 8b48 	vsub.f64	d8, d0, d8
 80203a4:	b330      	cbz	r0, 80203f4 <__kernel_rem_pio2+0x1bc>
 80203a6:	4628      	mov	r0, r5
 80203a8:	f000 f9ba 	bl	8020720 <scalbn>
 80203ac:	ee38 8b40 	vsub.f64	d8, d8, d0
 80203b0:	e020      	b.n	80203f4 <__kernel_rem_pio2+0x1bc>
 80203b2:	ee20 7b09 	vmul.f64	d7, d0, d9
 80203b6:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80203ba:	3801      	subs	r0, #1
 80203bc:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80203c0:	eea7 0b4a 	vfms.f64	d0, d7, d10
 80203c4:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80203c8:	eca6 0a01 	vstmia	r6!, {s0}
 80203cc:	ed32 0b02 	vldmdb	r2!, {d0}
 80203d0:	ee37 0b00 	vadd.f64	d0, d7, d0
 80203d4:	e7a0      	b.n	8020318 <__kernel_rem_pio2+0xe0>
 80203d6:	d105      	bne.n	80203e4 <__kernel_rem_pio2+0x1ac>
 80203d8:	1e62      	subs	r2, r4, #1
 80203da:	a906      	add	r1, sp, #24
 80203dc:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 80203e0:	15f6      	asrs	r6, r6, #23
 80203e2:	e7c8      	b.n	8020376 <__kernel_rem_pio2+0x13e>
 80203e4:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 80203e8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80203ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80203f0:	da31      	bge.n	8020456 <__kernel_rem_pio2+0x21e>
 80203f2:	2600      	movs	r6, #0
 80203f4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80203f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80203fc:	f040 809c 	bne.w	8020538 <__kernel_rem_pio2+0x300>
 8020400:	1e62      	subs	r2, r4, #1
 8020402:	2000      	movs	r0, #0
 8020404:	454a      	cmp	r2, r9
 8020406:	da49      	bge.n	802049c <__kernel_rem_pio2+0x264>
 8020408:	2800      	cmp	r0, #0
 802040a:	d062      	beq.n	80204d2 <__kernel_rem_pio2+0x29a>
 802040c:	3c01      	subs	r4, #1
 802040e:	ab06      	add	r3, sp, #24
 8020410:	3d18      	subs	r5, #24
 8020412:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8020416:	2b00      	cmp	r3, #0
 8020418:	d0f8      	beq.n	802040c <__kernel_rem_pio2+0x1d4>
 802041a:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 802041e:	4628      	mov	r0, r5
 8020420:	f000 f97e 	bl	8020720 <scalbn>
 8020424:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 8020520 <__kernel_rem_pio2+0x2e8>
 8020428:	1c62      	adds	r2, r4, #1
 802042a:	a96a      	add	r1, sp, #424	@ 0x1a8
 802042c:	00d3      	lsls	r3, r2, #3
 802042e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8020432:	4622      	mov	r2, r4
 8020434:	2a00      	cmp	r2, #0
 8020436:	f280 80a9 	bge.w	802058c <__kernel_rem_pio2+0x354>
 802043a:	4622      	mov	r2, r4
 802043c:	2a00      	cmp	r2, #0
 802043e:	f2c0 80c7 	blt.w	80205d0 <__kernel_rem_pio2+0x398>
 8020442:	a96a      	add	r1, sp, #424	@ 0x1a8
 8020444:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8020448:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 8020518 <__kernel_rem_pio2+0x2e0>
 802044c:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 8020534 <__kernel_rem_pio2+0x2fc>
 8020450:	2000      	movs	r0, #0
 8020452:	1aa1      	subs	r1, r4, r2
 8020454:	e0b1      	b.n	80205ba <__kernel_rem_pio2+0x382>
 8020456:	2602      	movs	r6, #2
 8020458:	e78f      	b.n	802037a <__kernel_rem_pio2+0x142>
 802045a:	f853 2b04 	ldr.w	r2, [r3], #4
 802045e:	b948      	cbnz	r0, 8020474 <__kernel_rem_pio2+0x23c>
 8020460:	b122      	cbz	r2, 802046c <__kernel_rem_pio2+0x234>
 8020462:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 8020466:	f843 2c04 	str.w	r2, [r3, #-4]
 802046a:	2201      	movs	r2, #1
 802046c:	f10c 0c01 	add.w	ip, ip, #1
 8020470:	4610      	mov	r0, r2
 8020472:	e789      	b.n	8020388 <__kernel_rem_pio2+0x150>
 8020474:	ebae 0202 	sub.w	r2, lr, r2
 8020478:	e7f5      	b.n	8020466 <__kernel_rem_pio2+0x22e>
 802047a:	1e62      	subs	r2, r4, #1
 802047c:	ab06      	add	r3, sp, #24
 802047e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8020482:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8020486:	a906      	add	r1, sp, #24
 8020488:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 802048c:	e784      	b.n	8020398 <__kernel_rem_pio2+0x160>
 802048e:	1e62      	subs	r2, r4, #1
 8020490:	ab06      	add	r3, sp, #24
 8020492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8020496:	f3c3 0315 	ubfx	r3, r3, #0, #22
 802049a:	e7f4      	b.n	8020486 <__kernel_rem_pio2+0x24e>
 802049c:	ab06      	add	r3, sp, #24
 802049e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80204a2:	3a01      	subs	r2, #1
 80204a4:	4318      	orrs	r0, r3
 80204a6:	e7ad      	b.n	8020404 <__kernel_rem_pio2+0x1cc>
 80204a8:	3301      	adds	r3, #1
 80204aa:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 80204ae:	2800      	cmp	r0, #0
 80204b0:	d0fa      	beq.n	80204a8 <__kernel_rem_pio2+0x270>
 80204b2:	9a04      	ldr	r2, [sp, #16]
 80204b4:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 80204b8:	446a      	add	r2, sp
 80204ba:	eb04 000b 	add.w	r0, r4, fp
 80204be:	a91a      	add	r1, sp, #104	@ 0x68
 80204c0:	1c66      	adds	r6, r4, #1
 80204c2:	3a98      	subs	r2, #152	@ 0x98
 80204c4:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80204c8:	4423      	add	r3, r4
 80204ca:	42b3      	cmp	r3, r6
 80204cc:	da04      	bge.n	80204d8 <__kernel_rem_pio2+0x2a0>
 80204ce:	461c      	mov	r4, r3
 80204d0:	e715      	b.n	80202fe <__kernel_rem_pio2+0xc6>
 80204d2:	9a03      	ldr	r2, [sp, #12]
 80204d4:	2301      	movs	r3, #1
 80204d6:	e7e8      	b.n	80204aa <__kernel_rem_pio2+0x272>
 80204d8:	9902      	ldr	r1, [sp, #8]
 80204da:	f8dd c004 	ldr.w	ip, [sp, #4]
 80204de:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 80204e2:	9104      	str	r1, [sp, #16]
 80204e4:	ee07 1a90 	vmov	s15, r1
 80204e8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80204ec:	2400      	movs	r4, #0
 80204ee:	eca0 7b02 	vstmia	r0!, {d7}
 80204f2:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8020518 <__kernel_rem_pio2+0x2e0>
 80204f6:	4686      	mov	lr, r0
 80204f8:	4554      	cmp	r4, sl
 80204fa:	dd03      	ble.n	8020504 <__kernel_rem_pio2+0x2cc>
 80204fc:	eca2 7b02 	vstmia	r2!, {d7}
 8020500:	3601      	adds	r6, #1
 8020502:	e7e2      	b.n	80204ca <__kernel_rem_pio2+0x292>
 8020504:	ecbc 5b02 	vldmia	ip!, {d5}
 8020508:	ed3e 6b02 	vldmdb	lr!, {d6}
 802050c:	3401      	adds	r4, #1
 802050e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8020512:	e7f1      	b.n	80204f8 <__kernel_rem_pio2+0x2c0>
 8020514:	f3af 8000 	nop.w
	...
 8020524:	3e700000 	.word	0x3e700000
 8020528:	00000000 	.word	0x00000000
 802052c:	41700000 	.word	0x41700000
 8020530:	08023990 	.word	0x08023990
 8020534:	08023950 	.word	0x08023950
 8020538:	4268      	negs	r0, r5
 802053a:	eeb0 0b48 	vmov.f64	d0, d8
 802053e:	f000 f8ef 	bl	8020720 <scalbn>
 8020542:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 8020708 <__kernel_rem_pio2+0x4d0>
 8020546:	eeb4 0bc6 	vcmpe.f64	d0, d6
 802054a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802054e:	db17      	blt.n	8020580 <__kernel_rem_pio2+0x348>
 8020550:	ed9f 7b6f 	vldr	d7, [pc, #444]	@ 8020710 <__kernel_rem_pio2+0x4d8>
 8020554:	ee20 7b07 	vmul.f64	d7, d0, d7
 8020558:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 802055c:	aa06      	add	r2, sp, #24
 802055e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8020562:	eea5 0b46 	vfms.f64	d0, d5, d6
 8020566:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 802056a:	3518      	adds	r5, #24
 802056c:	ee10 3a10 	vmov	r3, s0
 8020570:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8020574:	ee17 3a10 	vmov	r3, s14
 8020578:	3401      	adds	r4, #1
 802057a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 802057e:	e74c      	b.n	802041a <__kernel_rem_pio2+0x1e2>
 8020580:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8020584:	aa06      	add	r2, sp, #24
 8020586:	ee10 3a10 	vmov	r3, s0
 802058a:	e7f6      	b.n	802057a <__kernel_rem_pio2+0x342>
 802058c:	a806      	add	r0, sp, #24
 802058e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8020592:	9001      	str	r0, [sp, #4]
 8020594:	ee07 0a90 	vmov	s15, r0
 8020598:	3a01      	subs	r2, #1
 802059a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 802059e:	ee27 7b00 	vmul.f64	d7, d7, d0
 80205a2:	ee20 0b06 	vmul.f64	d0, d0, d6
 80205a6:	ed21 7b02 	vstmdb	r1!, {d7}
 80205aa:	e743      	b.n	8020434 <__kernel_rem_pio2+0x1fc>
 80205ac:	ecbc 5b02 	vldmia	ip!, {d5}
 80205b0:	ecb5 6b02 	vldmia	r5!, {d6}
 80205b4:	3001      	adds	r0, #1
 80205b6:	eea5 7b06 	vfma.f64	d7, d5, d6
 80205ba:	4548      	cmp	r0, r9
 80205bc:	dc01      	bgt.n	80205c2 <__kernel_rem_pio2+0x38a>
 80205be:	4288      	cmp	r0, r1
 80205c0:	ddf4      	ble.n	80205ac <__kernel_rem_pio2+0x374>
 80205c2:	a842      	add	r0, sp, #264	@ 0x108
 80205c4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80205c8:	ed81 7b00 	vstr	d7, [r1]
 80205cc:	3a01      	subs	r2, #1
 80205ce:	e735      	b.n	802043c <__kernel_rem_pio2+0x204>
 80205d0:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 80205d2:	2a02      	cmp	r2, #2
 80205d4:	dc0a      	bgt.n	80205ec <__kernel_rem_pio2+0x3b4>
 80205d6:	2a00      	cmp	r2, #0
 80205d8:	dc29      	bgt.n	802062e <__kernel_rem_pio2+0x3f6>
 80205da:	d042      	beq.n	8020662 <__kernel_rem_pio2+0x42a>
 80205dc:	f008 0007 	and.w	r0, r8, #7
 80205e0:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 80205e4:	ecbd 8b06 	vpop	{d8-d10}
 80205e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80205ec:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 80205ee:	2a03      	cmp	r2, #3
 80205f0:	d1f4      	bne.n	80205dc <__kernel_rem_pio2+0x3a4>
 80205f2:	a942      	add	r1, sp, #264	@ 0x108
 80205f4:	f1a3 0208 	sub.w	r2, r3, #8
 80205f8:	440a      	add	r2, r1
 80205fa:	4611      	mov	r1, r2
 80205fc:	4620      	mov	r0, r4
 80205fe:	2800      	cmp	r0, #0
 8020600:	dc50      	bgt.n	80206a4 <__kernel_rem_pio2+0x46c>
 8020602:	4621      	mov	r1, r4
 8020604:	2901      	cmp	r1, #1
 8020606:	dc5d      	bgt.n	80206c4 <__kernel_rem_pio2+0x48c>
 8020608:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 8020718 <__kernel_rem_pio2+0x4e0>
 802060c:	aa42      	add	r2, sp, #264	@ 0x108
 802060e:	4413      	add	r3, r2
 8020610:	2c01      	cmp	r4, #1
 8020612:	dc67      	bgt.n	80206e4 <__kernel_rem_pio2+0x4ac>
 8020614:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 8020618:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 802061c:	2e00      	cmp	r6, #0
 802061e:	d167      	bne.n	80206f0 <__kernel_rem_pio2+0x4b8>
 8020620:	ed87 5b00 	vstr	d5, [r7]
 8020624:	ed87 6b02 	vstr	d6, [r7, #8]
 8020628:	ed87 7b04 	vstr	d7, [r7, #16]
 802062c:	e7d6      	b.n	80205dc <__kernel_rem_pio2+0x3a4>
 802062e:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 8020718 <__kernel_rem_pio2+0x4e0>
 8020632:	aa42      	add	r2, sp, #264	@ 0x108
 8020634:	4413      	add	r3, r2
 8020636:	4622      	mov	r2, r4
 8020638:	2a00      	cmp	r2, #0
 802063a:	da24      	bge.n	8020686 <__kernel_rem_pio2+0x44e>
 802063c:	b34e      	cbz	r6, 8020692 <__kernel_rem_pio2+0x45a>
 802063e:	eeb1 7b46 	vneg.f64	d7, d6
 8020642:	ed87 7b00 	vstr	d7, [r7]
 8020646:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 802064a:	aa44      	add	r2, sp, #272	@ 0x110
 802064c:	2301      	movs	r3, #1
 802064e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8020652:	429c      	cmp	r4, r3
 8020654:	da20      	bge.n	8020698 <__kernel_rem_pio2+0x460>
 8020656:	b10e      	cbz	r6, 802065c <__kernel_rem_pio2+0x424>
 8020658:	eeb1 7b47 	vneg.f64	d7, d7
 802065c:	ed87 7b02 	vstr	d7, [r7, #8]
 8020660:	e7bc      	b.n	80205dc <__kernel_rem_pio2+0x3a4>
 8020662:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 8020718 <__kernel_rem_pio2+0x4e0>
 8020666:	aa42      	add	r2, sp, #264	@ 0x108
 8020668:	4413      	add	r3, r2
 802066a:	2c00      	cmp	r4, #0
 802066c:	da05      	bge.n	802067a <__kernel_rem_pio2+0x442>
 802066e:	b10e      	cbz	r6, 8020674 <__kernel_rem_pio2+0x43c>
 8020670:	eeb1 7b47 	vneg.f64	d7, d7
 8020674:	ed87 7b00 	vstr	d7, [r7]
 8020678:	e7b0      	b.n	80205dc <__kernel_rem_pio2+0x3a4>
 802067a:	ed33 6b02 	vldmdb	r3!, {d6}
 802067e:	3c01      	subs	r4, #1
 8020680:	ee37 7b06 	vadd.f64	d7, d7, d6
 8020684:	e7f1      	b.n	802066a <__kernel_rem_pio2+0x432>
 8020686:	ed33 7b02 	vldmdb	r3!, {d7}
 802068a:	3a01      	subs	r2, #1
 802068c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8020690:	e7d2      	b.n	8020638 <__kernel_rem_pio2+0x400>
 8020692:	eeb0 7b46 	vmov.f64	d7, d6
 8020696:	e7d4      	b.n	8020642 <__kernel_rem_pio2+0x40a>
 8020698:	ecb2 6b02 	vldmia	r2!, {d6}
 802069c:	3301      	adds	r3, #1
 802069e:	ee37 7b06 	vadd.f64	d7, d7, d6
 80206a2:	e7d6      	b.n	8020652 <__kernel_rem_pio2+0x41a>
 80206a4:	ed31 7b02 	vldmdb	r1!, {d7}
 80206a8:	ed91 5b02 	vldr	d5, [r1, #8]
 80206ac:	3801      	subs	r0, #1
 80206ae:	ee37 6b05 	vadd.f64	d6, d7, d5
 80206b2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80206b6:	ed81 6b00 	vstr	d6, [r1]
 80206ba:	ee37 7b05 	vadd.f64	d7, d7, d5
 80206be:	ed81 7b02 	vstr	d7, [r1, #8]
 80206c2:	e79c      	b.n	80205fe <__kernel_rem_pio2+0x3c6>
 80206c4:	ed32 7b02 	vldmdb	r2!, {d7}
 80206c8:	ed92 5b02 	vldr	d5, [r2, #8]
 80206cc:	3901      	subs	r1, #1
 80206ce:	ee37 6b05 	vadd.f64	d6, d7, d5
 80206d2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80206d6:	ed82 6b00 	vstr	d6, [r2]
 80206da:	ee37 7b05 	vadd.f64	d7, d7, d5
 80206de:	ed82 7b02 	vstr	d7, [r2, #8]
 80206e2:	e78f      	b.n	8020604 <__kernel_rem_pio2+0x3cc>
 80206e4:	ed33 6b02 	vldmdb	r3!, {d6}
 80206e8:	3c01      	subs	r4, #1
 80206ea:	ee37 7b06 	vadd.f64	d7, d7, d6
 80206ee:	e78f      	b.n	8020610 <__kernel_rem_pio2+0x3d8>
 80206f0:	eeb1 5b45 	vneg.f64	d5, d5
 80206f4:	eeb1 6b46 	vneg.f64	d6, d6
 80206f8:	ed87 5b00 	vstr	d5, [r7]
 80206fc:	eeb1 7b47 	vneg.f64	d7, d7
 8020700:	ed87 6b02 	vstr	d6, [r7, #8]
 8020704:	e790      	b.n	8020628 <__kernel_rem_pio2+0x3f0>
 8020706:	bf00      	nop
 8020708:	00000000 	.word	0x00000000
 802070c:	41700000 	.word	0x41700000
 8020710:	00000000 	.word	0x00000000
 8020714:	3e700000 	.word	0x3e700000
	...

08020720 <scalbn>:
 8020720:	ee10 1a90 	vmov	r1, s1
 8020724:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8020728:	b98b      	cbnz	r3, 802074e <scalbn+0x2e>
 802072a:	ee10 3a10 	vmov	r3, s0
 802072e:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8020732:	4319      	orrs	r1, r3
 8020734:	d00a      	beq.n	802074c <scalbn+0x2c>
 8020736:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80207e0 <scalbn+0xc0>
 802073a:	4b35      	ldr	r3, [pc, #212]	@ (8020810 <scalbn+0xf0>)
 802073c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8020740:	4298      	cmp	r0, r3
 8020742:	da0b      	bge.n	802075c <scalbn+0x3c>
 8020744:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 80207e8 <scalbn+0xc8>
 8020748:	ee20 0b07 	vmul.f64	d0, d0, d7
 802074c:	4770      	bx	lr
 802074e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8020752:	4293      	cmp	r3, r2
 8020754:	d107      	bne.n	8020766 <scalbn+0x46>
 8020756:	ee30 0b00 	vadd.f64	d0, d0, d0
 802075a:	4770      	bx	lr
 802075c:	ee10 1a90 	vmov	r1, s1
 8020760:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8020764:	3b36      	subs	r3, #54	@ 0x36
 8020766:	f24c 3250 	movw	r2, #50000	@ 0xc350
 802076a:	4290      	cmp	r0, r2
 802076c:	dd0d      	ble.n	802078a <scalbn+0x6a>
 802076e:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 80207f0 <scalbn+0xd0>
 8020772:	ee10 3a90 	vmov	r3, s1
 8020776:	eeb0 6b47 	vmov.f64	d6, d7
 802077a:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 80207f8 <scalbn+0xd8>
 802077e:	2b00      	cmp	r3, #0
 8020780:	fe27 7b05 	vselge.f64	d7, d7, d5
 8020784:	ee27 0b06 	vmul.f64	d0, d7, d6
 8020788:	4770      	bx	lr
 802078a:	4418      	add	r0, r3
 802078c:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 8020790:	4298      	cmp	r0, r3
 8020792:	dcec      	bgt.n	802076e <scalbn+0x4e>
 8020794:	2800      	cmp	r0, #0
 8020796:	dd08      	ble.n	80207aa <scalbn+0x8a>
 8020798:	ec53 2b10 	vmov	r2, r3, d0
 802079c:	f36f 511e 	bfc	r1, #20, #11
 80207a0:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80207a4:	ec43 2b10 	vmov	d0, r2, r3
 80207a8:	4770      	bx	lr
 80207aa:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 80207ae:	da09      	bge.n	80207c4 <scalbn+0xa4>
 80207b0:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80207e8 <scalbn+0xc8>
 80207b4:	ee10 3a90 	vmov	r3, s1
 80207b8:	eeb0 6b47 	vmov.f64	d6, d7
 80207bc:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 8020800 <scalbn+0xe0>
 80207c0:	2b00      	cmp	r3, #0
 80207c2:	e7dd      	b.n	8020780 <scalbn+0x60>
 80207c4:	ec53 2b10 	vmov	r2, r3, d0
 80207c8:	3036      	adds	r0, #54	@ 0x36
 80207ca:	f36f 511e 	bfc	r1, #20, #11
 80207ce:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80207d2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8020808 <scalbn+0xe8>
 80207d6:	ec43 2b10 	vmov	d0, r2, r3
 80207da:	e7b5      	b.n	8020748 <scalbn+0x28>
 80207dc:	f3af 8000 	nop.w
 80207e0:	00000000 	.word	0x00000000
 80207e4:	43500000 	.word	0x43500000
 80207e8:	c2f8f359 	.word	0xc2f8f359
 80207ec:	01a56e1f 	.word	0x01a56e1f
 80207f0:	8800759c 	.word	0x8800759c
 80207f4:	7e37e43c 	.word	0x7e37e43c
 80207f8:	8800759c 	.word	0x8800759c
 80207fc:	fe37e43c 	.word	0xfe37e43c
 8020800:	c2f8f359 	.word	0xc2f8f359
 8020804:	81a56e1f 	.word	0x81a56e1f
 8020808:	00000000 	.word	0x00000000
 802080c:	3c900000 	.word	0x3c900000
 8020810:	ffff3cb0 	.word	0xffff3cb0
 8020814:	00000000 	.word	0x00000000

08020818 <floor>:
 8020818:	ee10 3a90 	vmov	r3, s1
 802081c:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8020820:	ee10 2a10 	vmov	r2, s0
 8020824:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8020828:	2913      	cmp	r1, #19
 802082a:	b530      	push	{r4, r5, lr}
 802082c:	4615      	mov	r5, r2
 802082e:	dc33      	bgt.n	8020898 <floor+0x80>
 8020830:	2900      	cmp	r1, #0
 8020832:	da18      	bge.n	8020866 <floor+0x4e>
 8020834:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 80208f8 <floor+0xe0>
 8020838:	ee30 0b07 	vadd.f64	d0, d0, d7
 802083c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8020840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020844:	dd0a      	ble.n	802085c <floor+0x44>
 8020846:	2b00      	cmp	r3, #0
 8020848:	da50      	bge.n	80208ec <floor+0xd4>
 802084a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 802084e:	4313      	orrs	r3, r2
 8020850:	2200      	movs	r2, #0
 8020852:	4293      	cmp	r3, r2
 8020854:	4b2a      	ldr	r3, [pc, #168]	@ (8020900 <floor+0xe8>)
 8020856:	bf08      	it	eq
 8020858:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 802085c:	4619      	mov	r1, r3
 802085e:	4610      	mov	r0, r2
 8020860:	ec41 0b10 	vmov	d0, r0, r1
 8020864:	e01f      	b.n	80208a6 <floor+0x8e>
 8020866:	4827      	ldr	r0, [pc, #156]	@ (8020904 <floor+0xec>)
 8020868:	4108      	asrs	r0, r1
 802086a:	ea03 0400 	and.w	r4, r3, r0
 802086e:	4314      	orrs	r4, r2
 8020870:	d019      	beq.n	80208a6 <floor+0x8e>
 8020872:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80208f8 <floor+0xe0>
 8020876:	ee30 0b07 	vadd.f64	d0, d0, d7
 802087a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 802087e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020882:	ddeb      	ble.n	802085c <floor+0x44>
 8020884:	2b00      	cmp	r3, #0
 8020886:	bfbe      	ittt	lt
 8020888:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 802088c:	410a      	asrlt	r2, r1
 802088e:	189b      	addlt	r3, r3, r2
 8020890:	ea23 0300 	bic.w	r3, r3, r0
 8020894:	2200      	movs	r2, #0
 8020896:	e7e1      	b.n	802085c <floor+0x44>
 8020898:	2933      	cmp	r1, #51	@ 0x33
 802089a:	dd05      	ble.n	80208a8 <floor+0x90>
 802089c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80208a0:	d101      	bne.n	80208a6 <floor+0x8e>
 80208a2:	ee30 0b00 	vadd.f64	d0, d0, d0
 80208a6:	bd30      	pop	{r4, r5, pc}
 80208a8:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 80208ac:	f04f 30ff 	mov.w	r0, #4294967295
 80208b0:	40e0      	lsrs	r0, r4
 80208b2:	4210      	tst	r0, r2
 80208b4:	d0f7      	beq.n	80208a6 <floor+0x8e>
 80208b6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80208f8 <floor+0xe0>
 80208ba:	ee30 0b07 	vadd.f64	d0, d0, d7
 80208be:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80208c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80208c6:	ddc9      	ble.n	802085c <floor+0x44>
 80208c8:	2b00      	cmp	r3, #0
 80208ca:	da02      	bge.n	80208d2 <floor+0xba>
 80208cc:	2914      	cmp	r1, #20
 80208ce:	d103      	bne.n	80208d8 <floor+0xc0>
 80208d0:	3301      	adds	r3, #1
 80208d2:	ea22 0200 	bic.w	r2, r2, r0
 80208d6:	e7c1      	b.n	802085c <floor+0x44>
 80208d8:	2401      	movs	r4, #1
 80208da:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 80208de:	fa04 f101 	lsl.w	r1, r4, r1
 80208e2:	440a      	add	r2, r1
 80208e4:	42aa      	cmp	r2, r5
 80208e6:	bf38      	it	cc
 80208e8:	191b      	addcc	r3, r3, r4
 80208ea:	e7f2      	b.n	80208d2 <floor+0xba>
 80208ec:	2200      	movs	r2, #0
 80208ee:	4613      	mov	r3, r2
 80208f0:	e7b4      	b.n	802085c <floor+0x44>
 80208f2:	bf00      	nop
 80208f4:	f3af 8000 	nop.w
 80208f8:	8800759c 	.word	0x8800759c
 80208fc:	7e37e43c 	.word	0x7e37e43c
 8020900:	bff00000 	.word	0xbff00000
 8020904:	000fffff 	.word	0x000fffff

08020908 <_init>:
 8020908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802090a:	bf00      	nop
 802090c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802090e:	bc08      	pop	{r3}
 8020910:	469e      	mov	lr, r3
 8020912:	4770      	bx	lr

08020914 <_fini>:
 8020914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020916:	bf00      	nop
 8020918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802091a:	bc08      	pop	{r3}
 802091c:	469e      	mov	lr, r3
 802091e:	4770      	bx	lr
