Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'seedinput' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'seedinput' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'seedinput' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'seedinput' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'seedinput' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'seedinput' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'seedinput' [C:/Users/corey/UIUC/ECE/ECE385/Lab6/lab6/lab6.srcs/sources_1/imports/Downloads/make_shape_random.sv:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
