-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

-- DATE "07/16/2024 23:15:56"

-- 
-- Device: Altera 5CSXFC6D6F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	SCOMP_System IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	clock_50 : IN std_logic;
	KEY0 : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	TPs : OUT std_logic_vector(3 DOWNTO 0)
	);
END SCOMP_System;

ARCHITECTURE structure OF SCOMP_System IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_clock_50 : std_logic;
SIGNAL ww_KEY0 : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_TPs : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|clk0bad\ : std_logic;
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|blockselect\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \clock_50~input_o\ : std_logic;
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_extswitchbuf_wire\ : std_logic;
SIGNAL \KEY0~input_o\ : std_logic;
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_clkout_wire\ : std_logic;
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire\ : std_logic;
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_shiftenm_wire\ : std_logic;
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift\ : std_logic;
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen\ : std_logic;
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|tclk\ : std_logic;
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ : std_logic;
SIGNAL \inst5|state.init~q\ : std_logic;
SIGNAL \inst5|state~38_combout\ : std_logic;
SIGNAL \inst5|state~39_combout\ : std_logic;
SIGNAL \inst5|state.ex_addi~q\ : std_logic;
SIGNAL \inst5|state~45_combout\ : std_logic;
SIGNAL \inst5|state.ex_iload~q\ : std_logic;
SIGNAL \inst5|WideNor0~combout\ : std_logic;
SIGNAL \inst5|Add1~80_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \inst3|Add1~29_sumout\ : std_logic;
SIGNAL \inst3|LessThan1~0_combout\ : std_logic;
SIGNAL \inst3|LessThan1~1_combout\ : std_logic;
SIGNAL \inst3|LessThan1~2_combout\ : std_logic;
SIGNAL \inst3|LessThan1~3_combout\ : std_logic;
SIGNAL \inst3|LessThan1~4_combout\ : std_logic;
SIGNAL \inst3|LessThan1~5_combout\ : std_logic;
SIGNAL \inst3|Add1~30\ : std_logic;
SIGNAL \inst3|Add1~25_sumout\ : std_logic;
SIGNAL \inst3|Add1~26\ : std_logic;
SIGNAL \inst3|Add1~33_sumout\ : std_logic;
SIGNAL \inst3|Add1~34\ : std_logic;
SIGNAL \inst3|Add1~37_sumout\ : std_logic;
SIGNAL \inst3|Add1~38\ : std_logic;
SIGNAL \inst3|Add1~41_sumout\ : std_logic;
SIGNAL \inst3|Add1~42\ : std_logic;
SIGNAL \inst3|Add1~45_sumout\ : std_logic;
SIGNAL \inst3|Add1~46\ : std_logic;
SIGNAL \inst3|Add1~21_sumout\ : std_logic;
SIGNAL \inst3|Add1~22\ : std_logic;
SIGNAL \inst3|Add1~49_sumout\ : std_logic;
SIGNAL \inst3|Add1~50\ : std_logic;
SIGNAL \inst3|Add1~53_sumout\ : std_logic;
SIGNAL \inst3|Add1~54\ : std_logic;
SIGNAL \inst3|Add1~57_sumout\ : std_logic;
SIGNAL \inst3|Add1~58\ : std_logic;
SIGNAL \inst3|Add1~61_sumout\ : std_logic;
SIGNAL \inst3|Add1~62\ : std_logic;
SIGNAL \inst3|Add1~13_sumout\ : std_logic;
SIGNAL \inst3|Add1~14\ : std_logic;
SIGNAL \inst3|Add1~17_sumout\ : std_logic;
SIGNAL \inst3|Add1~18\ : std_logic;
SIGNAL \inst3|Add1~9_sumout\ : std_logic;
SIGNAL \inst3|Add1~10\ : std_logic;
SIGNAL \inst3|Add1~65_sumout\ : std_logic;
SIGNAL \inst3|Add1~66\ : std_logic;
SIGNAL \inst3|Add1~69_sumout\ : std_logic;
SIGNAL \inst3|Add1~70\ : std_logic;
SIGNAL \inst3|Add1~5_sumout\ : std_logic;
SIGNAL \inst3|Add1~6\ : std_logic;
SIGNAL \inst3|Add1~73_sumout\ : std_logic;
SIGNAL \inst3|Add1~74\ : std_logic;
SIGNAL \inst3|Add1~77_sumout\ : std_logic;
SIGNAL \inst3|Add1~78\ : std_logic;
SIGNAL \inst3|Add1~1_sumout\ : std_logic;
SIGNAL \inst3|clock_10Hz_int~0_combout\ : std_logic;
SIGNAL \inst3|clock_10Hz_int~q\ : std_logic;
SIGNAL \inst3|clock_10Hz~q\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \inst5|state~33_combout\ : std_logic;
SIGNAL \inst5|state~35_combout\ : std_logic;
SIGNAL \inst5|state.ex_in~q\ : std_logic;
SIGNAL \inst5|state.ex_in2~q\ : std_logic;
SIGNAL \inst5|operand[0]~0_combout\ : std_logic;
SIGNAL \inst5|state~41_combout\ : std_logic;
SIGNAL \inst5|state~56_combout\ : std_logic;
SIGNAL \inst5|state.ex_call~q\ : std_logic;
SIGNAL \inst5|PC_stack[9][0]~1_combout\ : std_logic;
SIGNAL \inst5|PC_stack[9][0]~q\ : std_logic;
SIGNAL \inst5|state~52_combout\ : std_logic;
SIGNAL \inst5|state.ex_return~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][0]~0_combout\ : std_logic;
SIGNAL \inst5|PC_stack[8][0]~q\ : std_logic;
SIGNAL \inst5|PC_stack[7][0]~q\ : std_logic;
SIGNAL \inst5|PC_stack[6][0]~q\ : std_logic;
SIGNAL \inst5|PC_stack[5][0]~q\ : std_logic;
SIGNAL \inst5|PC_stack[4][0]~q\ : std_logic;
SIGNAL \inst5|PC_stack[3][0]~q\ : std_logic;
SIGNAL \inst5|PC_stack[2][0]~q\ : std_logic;
SIGNAL \inst5|PC_stack[1][0]~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][0]~q\ : std_logic;
SIGNAL \inst5|Add0~1_sumout\ : std_logic;
SIGNAL \inst5|Selector11~0_combout\ : std_logic;
SIGNAL \inst5|state~49_combout\ : std_logic;
SIGNAL \inst5|state.ex_reti~q\ : std_logic;
SIGNAL \inst5|WideOr3~1_combout\ : std_logic;
SIGNAL \inst5|state~53_combout\ : std_logic;
SIGNAL \inst5|state.ex_jneg~q\ : std_logic;
SIGNAL \inst5|state~54_combout\ : std_logic;
SIGNAL \inst5|state.ex_jzero~q\ : std_logic;
SIGNAL \inst5|state~55_combout\ : std_logic;
SIGNAL \inst5|state.ex_jpos~q\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \inst4|Add0~1_sumout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \IO_DATA[2]~2_combout\ : std_logic;
SIGNAL \inst5|Add1~64_combout\ : std_logic;
SIGNAL \inst5|Add1~65_combout\ : std_logic;
SIGNAL \inst5|Add1~72_combout\ : std_logic;
SIGNAL \inst5|operand[1]~1_combout\ : std_logic;
SIGNAL \inst5|PC_stack[9][1]~q\ : std_logic;
SIGNAL \inst5|PC_stack[8][1]~q\ : std_logic;
SIGNAL \inst5|PC_stack[7][1]~q\ : std_logic;
SIGNAL \inst5|PC_stack[6][1]~q\ : std_logic;
SIGNAL \inst5|PC_stack[5][1]~q\ : std_logic;
SIGNAL \inst5|PC_stack[4][1]~q\ : std_logic;
SIGNAL \inst5|PC_stack[3][1]~q\ : std_logic;
SIGNAL \inst5|PC_stack[2][1]~q\ : std_logic;
SIGNAL \inst5|PC_stack[1][1]~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][1]~q\ : std_logic;
SIGNAL \inst5|Add0~2\ : std_logic;
SIGNAL \inst5|Add0~5_sumout\ : std_logic;
SIGNAL \inst5|Selector10~0_combout\ : std_logic;
SIGNAL \inst5|next_mem_addr[1]~1_combout\ : std_logic;
SIGNAL \inst5|operand[2]~2_combout\ : std_logic;
SIGNAL \inst5|PC_stack[9][2]~q\ : std_logic;
SIGNAL \inst5|PC_stack[8][2]~q\ : std_logic;
SIGNAL \inst5|PC_stack[7][2]~q\ : std_logic;
SIGNAL \inst5|PC_stack[6][2]~q\ : std_logic;
SIGNAL \inst5|PC_stack[5][2]~q\ : std_logic;
SIGNAL \inst5|PC_stack[4][2]~q\ : std_logic;
SIGNAL \inst5|PC_stack[3][2]~q\ : std_logic;
SIGNAL \inst5|PC_stack[2][2]~q\ : std_logic;
SIGNAL \inst5|PC_stack[1][2]~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][2]~q\ : std_logic;
SIGNAL \inst5|Add0~6\ : std_logic;
SIGNAL \inst5|Add0~9_sumout\ : std_logic;
SIGNAL \inst5|Selector9~0_combout\ : std_logic;
SIGNAL \inst5|next_mem_addr[2]~2_combout\ : std_logic;
SIGNAL \inst5|operand[3]~3_combout\ : std_logic;
SIGNAL \inst5|PC_stack[9][3]~q\ : std_logic;
SIGNAL \inst5|PC_stack[8][3]~q\ : std_logic;
SIGNAL \inst5|PC_stack[7][3]~q\ : std_logic;
SIGNAL \inst5|PC_stack[6][3]~q\ : std_logic;
SIGNAL \inst5|PC_stack[5][3]~q\ : std_logic;
SIGNAL \inst5|PC_stack[4][3]~q\ : std_logic;
SIGNAL \inst5|PC_stack[3][3]~q\ : std_logic;
SIGNAL \inst5|PC_stack[2][3]~q\ : std_logic;
SIGNAL \inst5|PC_stack[1][3]~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][3]~q\ : std_logic;
SIGNAL \inst5|Add0~10\ : std_logic;
SIGNAL \inst5|Add0~13_sumout\ : std_logic;
SIGNAL \inst5|Selector8~0_combout\ : std_logic;
SIGNAL \inst5|next_mem_addr[3]~3_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \inst4|Add0~10\ : std_logic;
SIGNAL \inst4|Add0~13_sumout\ : std_logic;
SIGNAL \inst4|COUNT[4]~17_combout\ : std_logic;
SIGNAL \inst4|COUNT[4]~19_combout\ : std_logic;
SIGNAL \inst4|COUNT[0]~0_combout\ : std_logic;
SIGNAL \inst4|COUNT[4]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[4]~18_combout\ : std_logic;
SIGNAL \IO_DATA[4]~4_combout\ : std_logic;
SIGNAL \inst5|Add1~74_combout\ : std_logic;
SIGNAL \inst5|Add1~73_combout\ : std_logic;
SIGNAL \inst5|Add1~10\ : std_logic;
SIGNAL \inst5|Add1~14\ : std_logic;
SIGNAL \inst5|Add1~17_sumout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \inst4|Add0~14\ : std_logic;
SIGNAL \inst4|Add0~17_sumout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \inst5|operand[5]~5_combout\ : std_logic;
SIGNAL \inst5|PC_stack[9][5]~q\ : std_logic;
SIGNAL \inst5|PC_stack[8][5]~q\ : std_logic;
SIGNAL \inst5|PC_stack[7][5]~q\ : std_logic;
SIGNAL \inst5|PC_stack[6][5]~q\ : std_logic;
SIGNAL \inst5|PC_stack[5][5]~q\ : std_logic;
SIGNAL \inst5|PC_stack[4][5]~q\ : std_logic;
SIGNAL \inst5|PC_stack[3][5]~q\ : std_logic;
SIGNAL \inst5|PC_stack[2][5]~q\ : std_logic;
SIGNAL \inst5|PC_stack[1][5]~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][5]~q\ : std_logic;
SIGNAL \inst5|operand[4]~4_combout\ : std_logic;
SIGNAL \inst5|PC_stack[9][4]~q\ : std_logic;
SIGNAL \inst5|PC_stack[8][4]~q\ : std_logic;
SIGNAL \inst5|PC_stack[7][4]~q\ : std_logic;
SIGNAL \inst5|PC_stack[6][4]~q\ : std_logic;
SIGNAL \inst5|PC_stack[5][4]~q\ : std_logic;
SIGNAL \inst5|PC_stack[4][4]~q\ : std_logic;
SIGNAL \inst5|PC_stack[3][4]~q\ : std_logic;
SIGNAL \inst5|PC_stack[2][4]~q\ : std_logic;
SIGNAL \inst5|PC_stack[1][4]~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][4]~q\ : std_logic;
SIGNAL \inst5|Add0~14\ : std_logic;
SIGNAL \inst5|Add0~17_sumout\ : std_logic;
SIGNAL \inst5|Selector7~0_combout\ : std_logic;
SIGNAL \inst5|Add0~18\ : std_logic;
SIGNAL \inst5|Add0~21_sumout\ : std_logic;
SIGNAL \inst5|Selector6~0_combout\ : std_logic;
SIGNAL \inst5|next_mem_addr[5]~5_combout\ : std_logic;
SIGNAL \inst5|operand[6]~6_combout\ : std_logic;
SIGNAL \inst5|PC_stack[9][6]~q\ : std_logic;
SIGNAL \inst5|PC_stack[8][6]~q\ : std_logic;
SIGNAL \inst5|PC_stack[7][6]~q\ : std_logic;
SIGNAL \inst5|PC_stack[6][6]~q\ : std_logic;
SIGNAL \inst5|PC_stack[5][6]~q\ : std_logic;
SIGNAL \inst5|PC_stack[4][6]~q\ : std_logic;
SIGNAL \inst5|PC_stack[3][6]~q\ : std_logic;
SIGNAL \inst5|PC_stack[2][6]~q\ : std_logic;
SIGNAL \inst5|PC_stack[1][6]~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][6]~q\ : std_logic;
SIGNAL \inst5|Add0~22\ : std_logic;
SIGNAL \inst5|Add0~25_sumout\ : std_logic;
SIGNAL \inst5|Selector5~0_combout\ : std_logic;
SIGNAL \inst5|next_mem_addr[6]~6_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \inst4|Add0~26\ : std_logic;
SIGNAL \inst4|Add0~29_sumout\ : std_logic;
SIGNAL \inst4|COUNT[8]~33_combout\ : std_logic;
SIGNAL \inst4|COUNT[8]~35_combout\ : std_logic;
SIGNAL \inst4|COUNT[8]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[8]~34_combout\ : std_logic;
SIGNAL \IO_DATA[8]~8_combout\ : std_logic;
SIGNAL \inst5|Add1~78_combout\ : std_logic;
SIGNAL \inst5|Add1~77_combout\ : std_logic;
SIGNAL \inst5|Add1~76_combout\ : std_logic;
SIGNAL \inst5|Add1~18\ : std_logic;
SIGNAL \inst5|Add1~22\ : std_logic;
SIGNAL \inst5|Add1~26\ : std_logic;
SIGNAL \inst5|Add1~30\ : std_logic;
SIGNAL \inst5|Add1~33_sumout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[26]~1_combout\ : std_logic;
SIGNAL \inst5|Add1~83_combout\ : std_logic;
SIGNAL \inst5|Add1~82_combout\ : std_logic;
SIGNAL \inst5|Add1~81_combout\ : std_logic;
SIGNAL \inst5|Add1~42\ : std_logic;
SIGNAL \inst5|Add1~46\ : std_logic;
SIGNAL \inst5|Add1~50\ : std_logic;
SIGNAL \inst5|Add1~53_sumout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[25]~13_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[27]~14_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[23]~15_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[41]~16_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[29]~17_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[45]~18_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[61]~36_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[21]~19_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[19]~20_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[37]~21_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[17]~23_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[53]~37_combout\ : std_logic;
SIGNAL \inst5|Selector14~0_combout\ : std_logic;
SIGNAL \inst4|Add0~30\ : std_logic;
SIGNAL \inst4|Add0~33_sumout\ : std_logic;
SIGNAL \inst4|COUNT[9]~37_combout\ : std_logic;
SIGNAL \inst4|COUNT[9]~39_combout\ : std_logic;
SIGNAL \inst4|COUNT[9]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[9]~38_combout\ : std_logic;
SIGNAL \inst4|Add0~34\ : std_logic;
SIGNAL \inst4|Add0~37_sumout\ : std_logic;
SIGNAL \IO_DATA[10]~10_combout\ : std_logic;
SIGNAL \inst4|COUNT[10]~41_combout\ : std_logic;
SIGNAL \inst4|COUNT[10]~43_combout\ : std_logic;
SIGNAL \inst4|COUNT[10]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[10]~42_combout\ : std_logic;
SIGNAL \inst4|Add0~38\ : std_logic;
SIGNAL \inst4|Add0~41_sumout\ : std_logic;
SIGNAL \IO_DATA[11]~11_combout\ : std_logic;
SIGNAL \inst4|COUNT[11]~45_combout\ : std_logic;
SIGNAL \inst4|COUNT[11]~47_combout\ : std_logic;
SIGNAL \inst4|COUNT[11]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[11]~46_combout\ : std_logic;
SIGNAL \inst4|Add0~42\ : std_logic;
SIGNAL \inst4|Add0~45_sumout\ : std_logic;
SIGNAL \IO_DATA[12]~12_combout\ : std_logic;
SIGNAL \inst4|COUNT[12]~49_combout\ : std_logic;
SIGNAL \inst4|COUNT[12]~51_combout\ : std_logic;
SIGNAL \inst4|COUNT[12]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[12]~50_combout\ : std_logic;
SIGNAL \inst4|Add0~46\ : std_logic;
SIGNAL \inst4|Add0~49_sumout\ : std_logic;
SIGNAL \inst4|COUNT[13]~53_combout\ : std_logic;
SIGNAL \inst4|COUNT[13]~55_combout\ : std_logic;
SIGNAL \inst4|COUNT[13]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[13]~54_combout\ : std_logic;
SIGNAL \IO_DATA[13]~13_combout\ : std_logic;
SIGNAL \inst5|state~44_combout\ : std_logic;
SIGNAL \inst5|state.ex_loadi~q\ : std_logic;
SIGNAL \inst5|state~46_combout\ : std_logic;
SIGNAL \inst5|state.ex_xor~q\ : std_logic;
SIGNAL \inst5|state~47_combout\ : std_logic;
SIGNAL \inst5|state.ex_or~q\ : std_logic;
SIGNAL \inst5|state~48_combout\ : std_logic;
SIGNAL \inst5|state.ex_and~q\ : std_logic;
SIGNAL \inst5|Selector31~0_combout\ : std_logic;
SIGNAL \inst5|state.ex_load~q\ : std_logic;
SIGNAL \inst5|Selector14~1_combout\ : std_logic;
SIGNAL \inst5|Selector14~2_combout\ : std_logic;
SIGNAL \inst5|Selector14~3_combout\ : std_logic;
SIGNAL \inst5|WideOr3~2_combout\ : std_logic;
SIGNAL \inst5|AC[14]~0_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[28]~4_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[30]~5_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[44]~6_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[22]~2_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[20]~7_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[18]~8_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[36]~9_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[56]~10_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[32]~11_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[48]~12_combout\ : std_logic;
SIGNAL \inst5|Selector19~0_combout\ : std_logic;
SIGNAL \inst5|operand[8]~8_combout\ : std_logic;
SIGNAL \inst5|Selector19~1_combout\ : std_logic;
SIGNAL \inst5|Selector19~2_combout\ : std_logic;
SIGNAL \inst5|Selector19~3_combout\ : std_logic;
SIGNAL \inst5|operand[9]~9_combout\ : std_logic;
SIGNAL \inst5|PC_stack[9][9]~q\ : std_logic;
SIGNAL \inst5|PC_stack[8][9]~q\ : std_logic;
SIGNAL \inst5|PC_stack[7][9]~q\ : std_logic;
SIGNAL \inst5|PC_stack[6][9]~q\ : std_logic;
SIGNAL \inst5|PC_stack[5][9]~q\ : std_logic;
SIGNAL \inst5|PC_stack[4][9]~q\ : std_logic;
SIGNAL \inst5|PC_stack[3][9]~q\ : std_logic;
SIGNAL \inst5|PC_stack[2][9]~q\ : std_logic;
SIGNAL \inst5|PC_stack[1][9]~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][9]~q\ : std_logic;
SIGNAL \inst5|PC_stack[9][8]~q\ : std_logic;
SIGNAL \inst5|PC_stack[8][8]~q\ : std_logic;
SIGNAL \inst5|PC_stack[7][8]~q\ : std_logic;
SIGNAL \inst5|PC_stack[6][8]~q\ : std_logic;
SIGNAL \inst5|PC_stack[5][8]~q\ : std_logic;
SIGNAL \inst5|PC_stack[4][8]~q\ : std_logic;
SIGNAL \inst5|PC_stack[3][8]~q\ : std_logic;
SIGNAL \inst5|PC_stack[2][8]~q\ : std_logic;
SIGNAL \inst5|PC_stack[1][8]~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][8]~q\ : std_logic;
SIGNAL \inst5|operand[7]~7_combout\ : std_logic;
SIGNAL \inst5|PC_stack[9][7]~q\ : std_logic;
SIGNAL \inst5|PC_stack[8][7]~q\ : std_logic;
SIGNAL \inst5|PC_stack[7][7]~q\ : std_logic;
SIGNAL \inst5|PC_stack[6][7]~q\ : std_logic;
SIGNAL \inst5|PC_stack[5][7]~q\ : std_logic;
SIGNAL \inst5|PC_stack[4][7]~q\ : std_logic;
SIGNAL \inst5|PC_stack[3][7]~q\ : std_logic;
SIGNAL \inst5|PC_stack[2][7]~q\ : std_logic;
SIGNAL \inst5|PC_stack[1][7]~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][7]~q\ : std_logic;
SIGNAL \inst5|Add0~26\ : std_logic;
SIGNAL \inst5|Add0~29_sumout\ : std_logic;
SIGNAL \inst5|Selector4~0_combout\ : std_logic;
SIGNAL \inst5|Add0~30\ : std_logic;
SIGNAL \inst5|Add0~33_sumout\ : std_logic;
SIGNAL \inst5|Selector3~0_combout\ : std_logic;
SIGNAL \inst5|Add0~34\ : std_logic;
SIGNAL \inst5|Add0~37_sumout\ : std_logic;
SIGNAL \inst5|Selector2~0_combout\ : std_logic;
SIGNAL \inst5|next_mem_addr[9]~9_combout\ : std_logic;
SIGNAL \inst5|PC_stack[9][10]~q\ : std_logic;
SIGNAL \inst5|PC_stack[8][10]~q\ : std_logic;
SIGNAL \inst5|PC_stack[7][10]~q\ : std_logic;
SIGNAL \inst5|PC_stack[6][10]~q\ : std_logic;
SIGNAL \inst5|PC_stack[5][10]~q\ : std_logic;
SIGNAL \inst5|PC_stack[4][10]~q\ : std_logic;
SIGNAL \inst5|PC_stack[3][10]~q\ : std_logic;
SIGNAL \inst5|PC_stack[2][10]~q\ : std_logic;
SIGNAL \inst5|PC_stack[1][10]~q\ : std_logic;
SIGNAL \inst5|PC_stack[0][10]~q\ : std_logic;
SIGNAL \inst5|Add0~38\ : std_logic;
SIGNAL \inst5|Add0~41_sumout\ : std_logic;
SIGNAL \inst5|Selector1~0_combout\ : std_logic;
SIGNAL \inst5|next_mem_addr[10]~10_combout\ : std_logic;
SIGNAL \inst5|IR[8]~0_combout\ : std_logic;
SIGNAL \inst5|next_mem_addr[8]~8_combout\ : std_logic;
SIGNAL \inst5|next_mem_addr[7]~7_combout\ : std_logic;
SIGNAL \inst5|Add1~75_combout\ : std_logic;
SIGNAL \inst5|Add1~21_sumout\ : std_logic;
SIGNAL \inst5|Selector22~0_combout\ : std_logic;
SIGNAL \inst5|Selector22~1_combout\ : std_logic;
SIGNAL \inst5|Selector22~2_combout\ : std_logic;
SIGNAL \inst5|Selector22~3_combout\ : std_logic;
SIGNAL \IO_DATA[5]~5_combout\ : std_logic;
SIGNAL \inst4|COUNT[5]~21_combout\ : std_logic;
SIGNAL \inst4|COUNT[5]~23_combout\ : std_logic;
SIGNAL \inst4|COUNT[5]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[5]~22_combout\ : std_logic;
SIGNAL \inst4|Add0~18\ : std_logic;
SIGNAL \inst4|Add0~21_sumout\ : std_logic;
SIGNAL \inst4|COUNT[6]~25_combout\ : std_logic;
SIGNAL \inst4|COUNT[6]~27_combout\ : std_logic;
SIGNAL \inst4|COUNT[6]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[6]~26_combout\ : std_logic;
SIGNAL \inst4|Add0~22\ : std_logic;
SIGNAL \inst4|Add0~25_sumout\ : std_logic;
SIGNAL \inst4|COUNT[7]~29_combout\ : std_logic;
SIGNAL \inst4|COUNT[7]~31_combout\ : std_logic;
SIGNAL \inst4|COUNT[7]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[7]~30_combout\ : std_logic;
SIGNAL \IO_DATA[7]~7_combout\ : std_logic;
SIGNAL \inst5|Add1~29_sumout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[43]~30_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[39]~31_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[55]~40_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[55]~41_combout\ : std_logic;
SIGNAL \inst5|Selector20~0_combout\ : std_logic;
SIGNAL \inst5|Selector20~1_combout\ : std_logic;
SIGNAL \inst5|Selector20~2_combout\ : std_logic;
SIGNAL \inst5|Selector20~3_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[24]~0_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[40]~3_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[60]~34_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[52]~35_combout\ : std_logic;
SIGNAL \inst5|Selector23~0_combout\ : std_logic;
SIGNAL \inst5|Selector23~1_combout\ : std_logic;
SIGNAL \inst5|Selector23~2_combout\ : std_logic;
SIGNAL \inst5|Selector23~3_combout\ : std_logic;
SIGNAL \inst5|next_mem_addr[4]~4_combout\ : std_logic;
SIGNAL \inst5|Add1~71_combout\ : std_logic;
SIGNAL \inst5|Add1~69_cout\ : std_logic;
SIGNAL \inst5|Add1~2\ : std_logic;
SIGNAL \inst5|Add1~6\ : std_logic;
SIGNAL \inst5|Add1~9_sumout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[42]~25_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[46]~26_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[38]~27_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[58]~28_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[34]~29_combout\ : std_logic;
SIGNAL \inst5|Selector25~3_combout\ : std_logic;
SIGNAL \inst5|Selector25~0_combout\ : std_logic;
SIGNAL \inst5|Selector25~1_combout\ : std_logic;
SIGNAL \inst5|Selector25~2_combout\ : std_logic;
SIGNAL \inst6|TIMER2_EN~0_combout\ : std_logic;
SIGNAL \inst4|COUNT[15]~82_combout\ : std_logic;
SIGNAL \inst4|COUNT[1]~5_combout\ : std_logic;
SIGNAL \inst4|COUNT[1]~7_combout\ : std_logic;
SIGNAL \inst4|COUNT[1]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[1]~6_combout\ : std_logic;
SIGNAL \IO_DATA[1]~1_combout\ : std_logic;
SIGNAL \inst5|Add1~5_sumout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[57]~22_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[49]~24_combout\ : std_logic;
SIGNAL \inst5|Selector26~0_combout\ : std_logic;
SIGNAL \inst5|Selector26~1_combout\ : std_logic;
SIGNAL \inst5|Selector26~2_combout\ : std_logic;
SIGNAL \inst5|Selector26~3_combout\ : std_logic;
SIGNAL \inst5|Equal1~0_combout\ : std_logic;
SIGNAL \inst5|Equal1~1_combout\ : std_logic;
SIGNAL \inst5|Equal1~2_combout\ : std_logic;
SIGNAL \inst5|PC[0]~0_combout\ : std_logic;
SIGNAL \inst5|PC[0]~1_combout\ : std_logic;
SIGNAL \inst5|state~57_combout\ : std_logic;
SIGNAL \inst5|state.ex_jump~q\ : std_logic;
SIGNAL \inst5|WideOr2~0_combout\ : std_logic;
SIGNAL \inst5|WideOr2~1_combout\ : std_logic;
SIGNAL \inst5|PC[0]~2_combout\ : std_logic;
SIGNAL \inst5|next_mem_addr[0]~0_combout\ : std_logic;
SIGNAL \inst5|Add1~66_combout\ : std_logic;
SIGNAL \inst5|Add1~1_sumout\ : std_logic;
SIGNAL \inst5|Selector27~0_combout\ : std_logic;
SIGNAL \inst5|Selector27~1_combout\ : std_logic;
SIGNAL \inst5|Selector27~2_combout\ : std_logic;
SIGNAL \inst5|Selector27~3_combout\ : std_logic;
SIGNAL \IO_DATA[0]~0_combout\ : std_logic;
SIGNAL \inst4|COUNT[0]~1_combout\ : std_logic;
SIGNAL \inst4|COUNT[0]~3_combout\ : std_logic;
SIGNAL \inst4|COUNT[0]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[0]~2_combout\ : std_logic;
SIGNAL \inst4|Add0~2\ : std_logic;
SIGNAL \inst4|Add0~5_sumout\ : std_logic;
SIGNAL \inst4|COUNT[2]~9_combout\ : std_logic;
SIGNAL \inst4|COUNT[2]~11_combout\ : std_logic;
SIGNAL \inst4|COUNT[2]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[2]~10_combout\ : std_logic;
SIGNAL \inst4|Add0~6\ : std_logic;
SIGNAL \inst4|Add0~9_sumout\ : std_logic;
SIGNAL \inst4|COUNT[3]~13_combout\ : std_logic;
SIGNAL \inst4|COUNT[3]~15_combout\ : std_logic;
SIGNAL \inst4|COUNT[3]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[3]~14_combout\ : std_logic;
SIGNAL \IO_DATA[3]~3_combout\ : std_logic;
SIGNAL \inst5|Add1~13_sumout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[59]~32_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[35]~33_combout\ : std_logic;
SIGNAL \inst5|Selector24~3_combout\ : std_logic;
SIGNAL \inst5|Selector24~0_combout\ : std_logic;
SIGNAL \inst5|Selector24~1_combout\ : std_logic;
SIGNAL \inst5|Selector24~2_combout\ : std_logic;
SIGNAL \inst6|LED_EN~1_combout\ : std_logic;
SIGNAL \inst6|TIMER2_EN~combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \IO_DATA[6]~6_combout\ : std_logic;
SIGNAL \inst5|Add1~25_sumout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[62]~38_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|sbit_w[54]~39_combout\ : std_logic;
SIGNAL \inst5|Selector21~0_combout\ : std_logic;
SIGNAL \inst5|Selector21~1_combout\ : std_logic;
SIGNAL \inst5|Selector21~2_combout\ : std_logic;
SIGNAL \inst5|Selector21~3_combout\ : std_logic;
SIGNAL \inst5|state~34_combout\ : std_logic;
SIGNAL \inst5|state.ex_out~q\ : std_logic;
SIGNAL \inst5|state.ex_out2~q\ : std_logic;
SIGNAL \inst5|Selector29~0_combout\ : std_logic;
SIGNAL \inst5|Selector29~1_combout\ : std_logic;
SIGNAL \inst5|IO_CYCLE~q\ : std_logic;
SIGNAL \inst6|LED_EN~0_combout\ : std_logic;
SIGNAL \inst6|SWITCH_EN~0_combout\ : std_logic;
SIGNAL \inst6|SWITCH_EN~combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \IO_DATA[9]~9_combout\ : std_logic;
SIGNAL \inst5|Add1~34\ : std_logic;
SIGNAL \inst5|Add1~37_sumout\ : std_logic;
SIGNAL \inst5|Selector18~0_combout\ : std_logic;
SIGNAL \inst5|Selector18~1_combout\ : std_logic;
SIGNAL \inst5|Selector18~2_combout\ : std_logic;
SIGNAL \inst5|Selector18~3_combout\ : std_logic;
SIGNAL \inst5|Add1~79_combout\ : std_logic;
SIGNAL \inst5|Add1~38\ : std_logic;
SIGNAL \inst5|Add1~41_sumout\ : std_logic;
SIGNAL \inst5|Selector17~3_combout\ : std_logic;
SIGNAL \inst5|Selector17~0_combout\ : std_logic;
SIGNAL \inst5|Selector17~1_combout\ : std_logic;
SIGNAL \inst5|Selector17~2_combout\ : std_logic;
SIGNAL \inst5|operand[10]~10_combout\ : std_logic;
SIGNAL \inst5|Add1~85_combout\ : std_logic;
SIGNAL \inst5|Add1~84_combout\ : std_logic;
SIGNAL \inst5|Add1~54\ : std_logic;
SIGNAL \inst5|Add1~58\ : std_logic;
SIGNAL \inst5|Add1~61_sumout\ : std_logic;
SIGNAL \inst5|Selector12~4_combout\ : std_logic;
SIGNAL \inst5|Selector12~0_combout\ : std_logic;
SIGNAL \inst4|Add0~50\ : std_logic;
SIGNAL \inst4|Add0~53_sumout\ : std_logic;
SIGNAL \IO_DATA[14]~14_combout\ : std_logic;
SIGNAL \inst4|COUNT[14]~57_combout\ : std_logic;
SIGNAL \inst4|COUNT[14]~59_combout\ : std_logic;
SIGNAL \inst4|COUNT[14]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[14]~58_combout\ : std_logic;
SIGNAL \inst4|Add0~54\ : std_logic;
SIGNAL \inst4|Add0~57_sumout\ : std_logic;
SIGNAL \inst4|COUNT[15]~61_combout\ : std_logic;
SIGNAL \inst4|COUNT[15]~63_combout\ : std_logic;
SIGNAL \inst4|COUNT[15]~_emulated_q\ : std_logic;
SIGNAL \inst4|COUNT[15]~62_combout\ : std_logic;
SIGNAL \IO_DATA[15]~15_combout\ : std_logic;
SIGNAL \inst5|Selector12~1_combout\ : std_logic;
SIGNAL \inst5|Selector12~2_combout\ : std_logic;
SIGNAL \inst5|Selector12~3_combout\ : std_logic;
SIGNAL \inst5|state~36_combout\ : std_logic;
SIGNAL \inst5|state~43_combout\ : std_logic;
SIGNAL \inst5|state.ex_shift~q\ : std_logic;
SIGNAL \inst5|Add1~49_sumout\ : std_logic;
SIGNAL \inst5|Selector15~0_combout\ : std_logic;
SIGNAL \inst5|Selector15~1_combout\ : std_logic;
SIGNAL \inst5|Selector15~2_combout\ : std_logic;
SIGNAL \inst5|Selector15~3_combout\ : std_logic;
SIGNAL \inst5|state~40_combout\ : std_logic;
SIGNAL \inst5|state~42_combout\ : std_logic;
SIGNAL \inst5|state.ex_add~q\ : std_logic;
SIGNAL \inst5|Add1~45_sumout\ : std_logic;
SIGNAL \inst5|Selector16~0_combout\ : std_logic;
SIGNAL \inst5|Selector16~1_combout\ : std_logic;
SIGNAL \inst5|Selector16~2_combout\ : std_logic;
SIGNAL \inst5|Selector16~3_combout\ : std_logic;
SIGNAL \inst5|Selector16~4_combout\ : std_logic;
SIGNAL \inst5|state~37_combout\ : std_logic;
SIGNAL \inst5|state.ex_sub~q\ : std_logic;
SIGNAL \inst5|WideOr3~0_combout\ : std_logic;
SIGNAL \inst5|Add1~57_sumout\ : std_logic;
SIGNAL \inst5|Selector13~0_combout\ : std_logic;
SIGNAL \inst5|Selector13~1_combout\ : std_logic;
SIGNAL \inst5|Selector13~2_combout\ : std_logic;
SIGNAL \inst5|Selector13~3_combout\ : std_logic;
SIGNAL \inst5|state~51_combout\ : std_logic;
SIGNAL \inst5|state.ex_istore~q\ : std_logic;
SIGNAL \inst5|state.ex_istore2~q\ : std_logic;
SIGNAL \inst5|state~50_combout\ : std_logic;
SIGNAL \inst5|state.ex_store~q\ : std_logic;
SIGNAL \inst5|state.ex_store2~q\ : std_logic;
SIGNAL \inst5|Selector0~0_combout\ : std_logic;
SIGNAL \inst5|MW~q\ : std_logic;
SIGNAL \inst5|Selector30~0_combout\ : std_logic;
SIGNAL \inst5|WideOr7~0_combout\ : std_logic;
SIGNAL \inst5|Selector30~1_combout\ : std_logic;
SIGNAL \inst5|state.fetch~q\ : std_logic;
SIGNAL \inst5|state.decode~q\ : std_logic;
SIGNAL \inst5|Selector28~0_combout\ : std_logic;
SIGNAL \inst5|IO_WRITE_int~q\ : std_logic;
SIGNAL \inst9|inst7~combout\ : std_logic;
SIGNAL \inst9|inst1|Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst1|Mux1~0_combout\ : std_logic;
SIGNAL \inst9|inst1|Mux2~0_combout\ : std_logic;
SIGNAL \inst9|inst1|Mux3~0_combout\ : std_logic;
SIGNAL \inst9|inst1|Mux4~0_combout\ : std_logic;
SIGNAL \inst9|inst1|Mux5~0_combout\ : std_logic;
SIGNAL \inst9|inst1|Mux6~0_combout\ : std_logic;
SIGNAL \inst9|inst2|Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst2|Mux1~0_combout\ : std_logic;
SIGNAL \inst9|inst2|Mux2~0_combout\ : std_logic;
SIGNAL \inst9|inst2|Mux3~0_combout\ : std_logic;
SIGNAL \inst9|inst2|Mux4~0_combout\ : std_logic;
SIGNAL \inst9|inst2|Mux5~0_combout\ : std_logic;
SIGNAL \inst9|inst2|Mux6~0_combout\ : std_logic;
SIGNAL \inst9|inst3|Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst3|Mux1~0_combout\ : std_logic;
SIGNAL \inst9|inst3|Mux2~0_combout\ : std_logic;
SIGNAL \inst9|inst3|Mux3~0_combout\ : std_logic;
SIGNAL \inst9|inst3|Mux4~0_combout\ : std_logic;
SIGNAL \inst9|inst3|Mux5~0_combout\ : std_logic;
SIGNAL \inst9|inst3|Mux6~0_combout\ : std_logic;
SIGNAL \inst9|inst4|Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst4|Mux1~0_combout\ : std_logic;
SIGNAL \inst9|inst4|Mux2~0_combout\ : std_logic;
SIGNAL \inst9|inst4|Mux3~0_combout\ : std_logic;
SIGNAL \inst9|inst4|Mux4~0_combout\ : std_logic;
SIGNAL \inst9|inst4|Mux5~0_combout\ : std_logic;
SIGNAL \inst9|inst4|Mux6~0_combout\ : std_logic;
SIGNAL \inst9|inst8~combout\ : std_logic;
SIGNAL \inst9|inst5|Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst5|Mux1~0_combout\ : std_logic;
SIGNAL \inst9|inst5|Mux2~0_combout\ : std_logic;
SIGNAL \inst9|inst5|Mux3~0_combout\ : std_logic;
SIGNAL \inst9|inst5|Mux4~0_combout\ : std_logic;
SIGNAL \inst9|inst5|Mux5~0_combout\ : std_logic;
SIGNAL \inst9|inst5|Mux6~0_combout\ : std_logic;
SIGNAL \inst9|inst6|Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst6|Mux1~0_combout\ : std_logic;
SIGNAL \inst9|inst6|Mux2~0_combout\ : std_logic;
SIGNAL \inst9|inst6|Mux3~0_combout\ : std_logic;
SIGNAL \inst9|inst6|Mux4~0_combout\ : std_logic;
SIGNAL \inst9|inst6|Mux5~0_combout\ : std_logic;
SIGNAL \inst9|inst6|Mux6~0_combout\ : std_logic;
SIGNAL \inst6|LED_EN~combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \QIC_SIGNALTAP_GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~VCC~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fboutclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst5|PC\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst3|count_10Hz\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_data_in_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst9|inst1|latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|inst2|latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst21|DATA\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst9|inst3|latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst9|inst4|latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst9|inst5|latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|inst6|latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst7|B_DI\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst5|IR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst5|AC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|IO_COUNT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_trigger_in_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ : std_logic_vector(24 DOWNTO 24);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~49_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[0]~1_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[15]~61_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[14]~57_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[13]~53_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[12]~49_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[11]~45_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[10]~41_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[9]~37_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[8]~33_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[7]~29_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[6]~25_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[5]~21_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[4]~17_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[3]~13_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[2]~9_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[1]~5_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_IO_COUNT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst3|ALT_INV_LessThan1~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_clock_10Hz_int~q\ : std_logic;
SIGNAL \inst5|ALT_INV_WideOr2~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_jump~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_call~q\ : std_logic;
SIGNAL \inst5|ALT_INV_PC[0]~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC[0]~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_jpos~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_jzero~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_jneg~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector20~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector20~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_operand[7]~7_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[55]~41_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[55]~40_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[7]~30_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[7]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector21~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_operand[6]~6_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector21~0_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[54]~39_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[62]~38_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[6]~26_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[6]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector22~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_operand[5]~5_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector22~0_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[53]~37_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[61]~36_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[5]~22_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[5]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector23~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector23~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_operand[4]~4_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[52]~35_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[60]~34_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[4]~18_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[4]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector24~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector24~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_operand[3]~3_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[35]~33_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[59]~32_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[39]~31_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[43]~30_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[3]~14_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[3]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector25~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_operand[2]~2_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[34]~29_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[58]~28_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[38]~27_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[46]~26_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[42]~25_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[2]~10_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[2]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector26~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector26~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_operand[1]~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector26~0_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[49]~24_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[17]~23_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[57]~22_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[37]~21_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[19]~20_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[21]~19_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[45]~18_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[29]~17_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[41]~16_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[23]~15_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[27]~14_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[25]~13_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[1]~6_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[1]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_WideOr3~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_WideOr3~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_reti~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector27~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector27~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_load~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_and~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_or~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_xor~q\ : std_logic;
SIGNAL \inst5|ALT_INV_operand[0]~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_iload~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_istore2~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_loadi~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector27~0_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[48]~12_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[32]~11_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[56]~10_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[36]~9_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[18]~8_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[20]~7_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[44]~6_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[30]~5_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[28]~4_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[40]~3_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[22]~2_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[26]~1_combout\ : std_logic;
SIGNAL \inst5|shifter|auto_generated|ALT_INV_sbit_w[24]~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_shift~q\ : std_logic;
SIGNAL \inst5|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_add~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_addi~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_sub~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector29~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_out2~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_in2~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_out~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_in~q\ : std_logic;
SIGNAL \inst6|ALT_INV_SWITCH_EN~combout\ : std_logic;
SIGNAL \inst6|ALT_INV_SWITCH_EN~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state.fetch~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.init~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state~34_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state~33_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state.decode~q\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[15]~15_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_AC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_IO_DATA[14]~14_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[13]~13_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[12]~12_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[11]~11_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[10]~10_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[9]~9_combout\ : std_logic;
SIGNAL \inst7|ALT_INV_B_DI\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ALT_INV_IO_DATA[8]~8_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[7]~7_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[6]~6_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[5]~5_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[4]~4_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[3]~3_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_IO_DATA[0]~0_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_TIMER2_EN~combout\ : std_logic;
SIGNAL \inst6|ALT_INV_TIMER2_EN~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_IR\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst6|ALT_INV_LED_EN~1_combout\ : std_logic;
SIGNAL \inst6|ALT_INV_LED_EN~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_IO_CYCLE~q\ : std_logic;
SIGNAL \inst5|ALT_INV_IO_WRITE_int~q\ : std_logic;
SIGNAL \inst9|inst6|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst6|ALT_INV_latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|inst5|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst5|ALT_INV_latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|inst4|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst4|ALT_INV_latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|inst3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst3|ALT_INV_latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|inst2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst2|ALT_INV_latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|inst1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst9|inst1|ALT_INV_latched_hex\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5|ALT_INV_Selector25~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector24~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector17~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector12~4_combout\ : std_logic;
SIGNAL \inst3|ALT_INV_count_10Hz\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \inst5|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC_stack[0][10]~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC_stack[0][9]~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC_stack[0][8]~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC_stack[0][7]~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC_stack[0][6]~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC_stack[0][5]~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC_stack[0][4]~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC_stack[0][3]~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC_stack[0][2]~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC_stack[0][1]~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC_stack[0][0]~q\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst4|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_PC\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst5|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_return~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_store2~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~85_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~84_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~83_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~82_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~81_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~80_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~79_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~78_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~77_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~76_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~75_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~74_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~73_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~72_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~71_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[15]~82_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[0]~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~66_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~65_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Add1~64_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state~41_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state~40_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state~38_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state~36_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[0]~2_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[0]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_WideOr7~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_istore~q\ : std_logic;
SIGNAL \inst5|ALT_INV_state.ex_store~q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector30~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_WideNor0~combout\ : std_logic;
SIGNAL \inst5|ALT_INV_MW~q\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[15]~62_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[15]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector12~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector12~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector12~0_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[14]~58_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[14]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector13~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector13~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector13~0_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[13]~54_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[13]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector14~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector14~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector14~0_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[12]~50_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[12]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector15~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector15~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[11]~46_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[11]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector16~3_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector16~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector16~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[10]~42_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[10]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector17~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector17~0_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_operand[10]~10_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector18~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector18~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_operand[9]~9_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector18~0_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[9]~38_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[9]~_emulated_q\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector19~2_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector19~1_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_operand[8]~8_combout\ : std_logic;
SIGNAL \inst5|ALT_INV_Selector19~0_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[8]~34_combout\ : std_logic;
SIGNAL \inst4|ALT_INV_COUNT[8]~_emulated_q\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_~VCC~combout\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_~GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\ : std_logic_vector(2 DOWNTO 1);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
HEX0 <= ww_HEX0;
ww_clock_50 <= clock_50;
ww_KEY0 <= KEY0;
ww_SW <= SW;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
LEDR <= ww_LEDR;
TPs <= ww_TPs;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(0) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\(0);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(1) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\(1);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(2) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\(2);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(3) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\(3);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(4) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\(4);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(5) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\(5);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(6) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\(6);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(7) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\(7);

\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(0) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\(0);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(1) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\(1);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(2) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\(2);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(3) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\(3);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(4) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\(4);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(5) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\(5);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(6) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\(6);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(7) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\(7);

\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clock_50~input_o\);

\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\ <= (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(7) & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(6) & 
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(5) & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(4) & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(3) & 
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(2) & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(1) & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus\(0));

\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\(0) <= \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \inst5|AC\(13);

\inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(13) <= \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \inst5|AC\(11);

\inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(11) <= \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \inst5|AC\(15);

\inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(15) <= \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \inst5|AC\(12);

\inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(12) <= \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \inst5|AC\(14);

\inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(14) <= \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\ <= (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(7) & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(6) & 
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(5) & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(4) & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(3) & 
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(2) & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(1) & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph\(0));

\inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst5|AC\(6);

\inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(6) <= \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \inst5|AC\(7);

\inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(7) <= \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \inst5|AC\(8);

\inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(8) <= \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \inst5|AC\(9);

\inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(9) <= \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \inst5|AC\(10);

\inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(10) <= \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst5|AC\(3);

\inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(3) <= \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst5|AC\(5);

\inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(5) <= \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst5|AC\(4);

\inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(4) <= \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst5|AC\(2);

\inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(2) <= \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst5|AC\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(0) <= \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst5|AC\(1);

\inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst5|next_mem_addr[10]~10_combout\ & \inst5|next_mem_addr[9]~9_combout\ & \inst5|next_mem_addr[8]~8_combout\ & \inst5|next_mem_addr[7]~7_combout\ & 
\inst5|next_mem_addr[6]~6_combout\ & \inst5|next_mem_addr[5]~5_combout\ & \inst5|next_mem_addr[4]~4_combout\ & \inst5|next_mem_addr[3]~3_combout\ & \inst5|next_mem_addr[2]~2_combout\ & \inst5|next_mem_addr[1]~1_combout\ & 
\inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|q_a\(1) <= \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\;
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(2) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(2);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(1) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(1);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(0) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(24) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[11]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~49_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~45_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~45_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\inst4|ALT_INV_COUNT[0]~1_combout\ <= NOT \inst4|COUNT[0]~1_combout\;
\inst4|ALT_INV_COUNT[15]~61_combout\ <= NOT \inst4|COUNT[15]~61_combout\;
\inst4|ALT_INV_COUNT[14]~57_combout\ <= NOT \inst4|COUNT[14]~57_combout\;
\inst4|ALT_INV_COUNT[13]~53_combout\ <= NOT \inst4|COUNT[13]~53_combout\;
\inst4|ALT_INV_COUNT[12]~49_combout\ <= NOT \inst4|COUNT[12]~49_combout\;
\inst4|ALT_INV_COUNT[11]~45_combout\ <= NOT \inst4|COUNT[11]~45_combout\;
\inst4|ALT_INV_COUNT[10]~41_combout\ <= NOT \inst4|COUNT[10]~41_combout\;
\inst4|ALT_INV_COUNT[9]~37_combout\ <= NOT \inst4|COUNT[9]~37_combout\;
\inst4|ALT_INV_COUNT[8]~33_combout\ <= NOT \inst4|COUNT[8]~33_combout\;
\inst4|ALT_INV_COUNT[7]~29_combout\ <= NOT \inst4|COUNT[7]~29_combout\;
\inst4|ALT_INV_COUNT[6]~25_combout\ <= NOT \inst4|COUNT[6]~25_combout\;
\inst4|ALT_INV_COUNT[5]~21_combout\ <= NOT \inst4|COUNT[5]~21_combout\;
\inst4|ALT_INV_COUNT[4]~17_combout\ <= NOT \inst4|COUNT[4]~17_combout\;
\inst4|ALT_INV_COUNT[3]~13_combout\ <= NOT \inst4|COUNT[3]~13_combout\;
\inst4|ALT_INV_COUNT[2]~9_combout\ <= NOT \inst4|COUNT[2]~9_combout\;
\inst4|ALT_INV_COUNT[1]~5_combout\ <= NOT \inst4|COUNT[1]~5_combout\;
\inst4|ALT_INV_IO_COUNT\(15) <= NOT \inst4|IO_COUNT\(15);
\inst4|ALT_INV_IO_COUNT\(14) <= NOT \inst4|IO_COUNT\(14);
\inst4|ALT_INV_IO_COUNT\(13) <= NOT \inst4|IO_COUNT\(13);
\inst4|ALT_INV_IO_COUNT\(12) <= NOT \inst4|IO_COUNT\(12);
\inst4|ALT_INV_IO_COUNT\(11) <= NOT \inst4|IO_COUNT\(11);
\inst4|ALT_INV_IO_COUNT\(10) <= NOT \inst4|IO_COUNT\(10);
\inst4|ALT_INV_IO_COUNT\(9) <= NOT \inst4|IO_COUNT\(9);
\inst4|ALT_INV_IO_COUNT\(8) <= NOT \inst4|IO_COUNT\(8);
\inst4|ALT_INV_IO_COUNT\(7) <= NOT \inst4|IO_COUNT\(7);
\inst4|ALT_INV_IO_COUNT\(6) <= NOT \inst4|IO_COUNT\(6);
\inst4|ALT_INV_IO_COUNT\(5) <= NOT \inst4|IO_COUNT\(5);
\inst4|ALT_INV_IO_COUNT\(4) <= NOT \inst4|IO_COUNT\(4);
\inst4|ALT_INV_IO_COUNT\(3) <= NOT \inst4|IO_COUNT\(3);
\inst4|ALT_INV_IO_COUNT\(2) <= NOT \inst4|IO_COUNT\(2);
\inst4|ALT_INV_IO_COUNT\(1) <= NOT \inst4|IO_COUNT\(1);
\inst4|ALT_INV_IO_COUNT\(0) <= NOT \inst4|IO_COUNT\(0);
\inst3|ALT_INV_LessThan1~4_combout\ <= NOT \inst3|LessThan1~4_combout\;
\inst3|ALT_INV_LessThan1~3_combout\ <= NOT \inst3|LessThan1~3_combout\;
\inst3|ALT_INV_LessThan1~2_combout\ <= NOT \inst3|LessThan1~2_combout\;
\inst3|ALT_INV_LessThan1~1_combout\ <= NOT \inst3|LessThan1~1_combout\;
\inst3|ALT_INV_LessThan1~0_combout\ <= NOT \inst3|LessThan1~0_combout\;
\inst3|ALT_INV_clock_10Hz_int~q\ <= NOT \inst3|clock_10Hz_int~q\;
\inst5|ALT_INV_WideOr2~1_combout\ <= NOT \inst5|WideOr2~1_combout\;
\inst5|ALT_INV_WideOr2~0_combout\ <= NOT \inst5|WideOr2~0_combout\;
\inst5|ALT_INV_state.ex_jump~q\ <= NOT \inst5|state.ex_jump~q\;
\inst5|ALT_INV_state.ex_call~q\ <= NOT \inst5|state.ex_call~q\;
\inst5|ALT_INV_PC[0]~1_combout\ <= NOT \inst5|PC[0]~1_combout\;
\inst5|ALT_INV_PC[0]~0_combout\ <= NOT \inst5|PC[0]~0_combout\;
\inst5|ALT_INV_Equal1~2_combout\ <= NOT \inst5|Equal1~2_combout\;
\inst5|ALT_INV_Equal1~1_combout\ <= NOT \inst5|Equal1~1_combout\;
\inst5|ALT_INV_Equal1~0_combout\ <= NOT \inst5|Equal1~0_combout\;
\inst5|ALT_INV_state.ex_jpos~q\ <= NOT \inst5|state.ex_jpos~q\;
\inst5|ALT_INV_state.ex_jzero~q\ <= NOT \inst5|state.ex_jzero~q\;
\inst5|ALT_INV_state.ex_jneg~q\ <= NOT \inst5|state.ex_jneg~q\;
\inst5|ALT_INV_Selector20~2_combout\ <= NOT \inst5|Selector20~2_combout\;
\inst5|ALT_INV_Selector20~1_combout\ <= NOT \inst5|Selector20~1_combout\;
\inst5|ALT_INV_operand[7]~7_combout\ <= NOT \inst5|operand[7]~7_combout\;
\inst5|ALT_INV_Selector20~0_combout\ <= NOT \inst5|Selector20~0_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[55]~41_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[55]~41_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[55]~40_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[55]~40_combout\;
\inst4|ALT_INV_COUNT[7]~30_combout\ <= NOT \inst4|COUNT[7]~30_combout\;
\inst4|ALT_INV_COUNT[7]~_emulated_q\ <= NOT \inst4|COUNT[7]~_emulated_q\;
\inst5|ALT_INV_Selector21~2_combout\ <= NOT \inst5|Selector21~2_combout\;
\inst5|ALT_INV_Selector21~1_combout\ <= NOT \inst5|Selector21~1_combout\;
\inst5|ALT_INV_operand[6]~6_combout\ <= NOT \inst5|operand[6]~6_combout\;
\inst5|ALT_INV_Selector21~0_combout\ <= NOT \inst5|Selector21~0_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[54]~39_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[54]~39_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[62]~38_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[62]~38_combout\;
\inst4|ALT_INV_COUNT[6]~26_combout\ <= NOT \inst4|COUNT[6]~26_combout\;
\inst4|ALT_INV_COUNT[6]~_emulated_q\ <= NOT \inst4|COUNT[6]~_emulated_q\;
\inst5|ALT_INV_Selector22~2_combout\ <= NOT \inst5|Selector22~2_combout\;
\inst5|ALT_INV_Selector22~1_combout\ <= NOT \inst5|Selector22~1_combout\;
\inst5|ALT_INV_operand[5]~5_combout\ <= NOT \inst5|operand[5]~5_combout\;
\inst5|ALT_INV_Selector22~0_combout\ <= NOT \inst5|Selector22~0_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[53]~37_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[53]~37_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[61]~36_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[61]~36_combout\;
\inst4|ALT_INV_COUNT[5]~22_combout\ <= NOT \inst4|COUNT[5]~22_combout\;
\inst4|ALT_INV_COUNT[5]~_emulated_q\ <= NOT \inst4|COUNT[5]~_emulated_q\;
\inst5|ALT_INV_Selector23~2_combout\ <= NOT \inst5|Selector23~2_combout\;
\inst5|ALT_INV_Selector23~1_combout\ <= NOT \inst5|Selector23~1_combout\;
\inst5|ALT_INV_operand[4]~4_combout\ <= NOT \inst5|operand[4]~4_combout\;
\inst5|ALT_INV_Selector23~0_combout\ <= NOT \inst5|Selector23~0_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[52]~35_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[52]~35_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[60]~34_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[60]~34_combout\;
\inst4|ALT_INV_COUNT[4]~18_combout\ <= NOT \inst4|COUNT[4]~18_combout\;
\inst4|ALT_INV_COUNT[4]~_emulated_q\ <= NOT \inst4|COUNT[4]~_emulated_q\;
\inst5|ALT_INV_Selector24~1_combout\ <= NOT \inst5|Selector24~1_combout\;
\inst5|ALT_INV_Selector24~0_combout\ <= NOT \inst5|Selector24~0_combout\;
\inst5|ALT_INV_operand[3]~3_combout\ <= NOT \inst5|operand[3]~3_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[35]~33_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[35]~33_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[59]~32_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[59]~32_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[39]~31_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[39]~31_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[43]~30_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[43]~30_combout\;
\inst4|ALT_INV_COUNT[3]~14_combout\ <= NOT \inst4|COUNT[3]~14_combout\;
\inst4|ALT_INV_COUNT[3]~_emulated_q\ <= NOT \inst4|COUNT[3]~_emulated_q\;
\inst5|ALT_INV_Selector25~1_combout\ <= NOT \inst5|Selector25~1_combout\;
\inst5|ALT_INV_Selector25~0_combout\ <= NOT \inst5|Selector25~0_combout\;
\inst5|ALT_INV_operand[2]~2_combout\ <= NOT \inst5|operand[2]~2_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[34]~29_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[34]~29_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[58]~28_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[58]~28_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[38]~27_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[38]~27_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[46]~26_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[46]~26_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[42]~25_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[42]~25_combout\;
\inst4|ALT_INV_COUNT[2]~10_combout\ <= NOT \inst4|COUNT[2]~10_combout\;
\inst4|ALT_INV_COUNT[2]~_emulated_q\ <= NOT \inst4|COUNT[2]~_emulated_q\;
\inst5|ALT_INV_Selector26~2_combout\ <= NOT \inst5|Selector26~2_combout\;
\inst5|ALT_INV_Selector26~1_combout\ <= NOT \inst5|Selector26~1_combout\;
\inst5|ALT_INV_operand[1]~1_combout\ <= NOT \inst5|operand[1]~1_combout\;
\inst5|ALT_INV_Selector26~0_combout\ <= NOT \inst5|Selector26~0_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[49]~24_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[49]~24_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[17]~23_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[17]~23_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[57]~22_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[57]~22_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[37]~21_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[37]~21_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[19]~20_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[19]~20_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[21]~19_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[21]~19_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[45]~18_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[45]~18_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[29]~17_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[29]~17_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[41]~16_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[41]~16_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[23]~15_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[23]~15_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[27]~14_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[27]~14_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[25]~13_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[25]~13_combout\;
\inst4|ALT_INV_COUNT[1]~6_combout\ <= NOT \inst4|COUNT[1]~6_combout\;
\inst4|ALT_INV_COUNT[1]~_emulated_q\ <= NOT \inst4|COUNT[1]~_emulated_q\;
\inst5|ALT_INV_WideOr3~2_combout\ <= NOT \inst5|WideOr3~2_combout\;
\inst5|ALT_INV_WideOr3~1_combout\ <= NOT \inst5|WideOr3~1_combout\;
\inst5|ALT_INV_state.ex_reti~q\ <= NOT \inst5|state.ex_reti~q\;
\inst5|ALT_INV_Selector27~2_combout\ <= NOT \inst5|Selector27~2_combout\;
\inst5|ALT_INV_Selector27~1_combout\ <= NOT \inst5|Selector27~1_combout\;
\inst5|ALT_INV_state.ex_load~q\ <= NOT \inst5|state.ex_load~q\;
\inst5|ALT_INV_state.ex_and~q\ <= NOT \inst5|state.ex_and~q\;
\inst5|ALT_INV_state.ex_or~q\ <= NOT \inst5|state.ex_or~q\;
\inst5|ALT_INV_state.ex_xor~q\ <= NOT \inst5|state.ex_xor~q\;
\inst5|ALT_INV_operand[0]~0_combout\ <= NOT \inst5|operand[0]~0_combout\;
\inst5|ALT_INV_state.ex_iload~q\ <= NOT \inst5|state.ex_iload~q\;
\inst5|ALT_INV_state.ex_istore2~q\ <= NOT \inst5|state.ex_istore2~q\;
\inst5|ALT_INV_state.ex_loadi~q\ <= NOT \inst5|state.ex_loadi~q\;
\inst5|ALT_INV_Selector27~0_combout\ <= NOT \inst5|Selector27~0_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[48]~12_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[48]~12_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[32]~11_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[32]~11_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[56]~10_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[56]~10_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[36]~9_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[36]~9_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[18]~8_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[18]~8_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[20]~7_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[20]~7_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[44]~6_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[44]~6_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[30]~5_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[30]~5_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[28]~4_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[28]~4_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[40]~3_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[40]~3_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[22]~2_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[22]~2_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[26]~1_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[26]~1_combout\;
\inst5|shifter|auto_generated|ALT_INV_sbit_w[24]~0_combout\ <= NOT \inst5|shifter|auto_generated|sbit_w[24]~0_combout\;
\inst5|ALT_INV_state.ex_shift~q\ <= NOT \inst5|state.ex_shift~q\;
\inst5|ALT_INV_WideOr3~0_combout\ <= NOT \inst5|WideOr3~0_combout\;
\inst5|ALT_INV_state.ex_add~q\ <= NOT \inst5|state.ex_add~q\;
\inst5|ALT_INV_state.ex_addi~q\ <= NOT \inst5|state.ex_addi~q\;
\inst5|ALT_INV_state.ex_sub~q\ <= NOT \inst5|state.ex_sub~q\;
\inst5|ALT_INV_Selector29~0_combout\ <= NOT \inst5|Selector29~0_combout\;
\inst5|ALT_INV_state.ex_out2~q\ <= NOT \inst5|state.ex_out2~q\;
\inst5|ALT_INV_state.ex_in2~q\ <= NOT \inst5|state.ex_in2~q\;
\inst5|ALT_INV_state.ex_out~q\ <= NOT \inst5|state.ex_out~q\;
\inst5|ALT_INV_state.ex_in~q\ <= NOT \inst5|state.ex_in~q\;
\inst6|ALT_INV_SWITCH_EN~combout\ <= NOT \inst6|SWITCH_EN~combout\;
\inst6|ALT_INV_SWITCH_EN~0_combout\ <= NOT \inst6|SWITCH_EN~0_combout\;
\inst5|ALT_INV_state.fetch~q\ <= NOT \inst5|state.fetch~q\;
\inst5|ALT_INV_state.init~q\ <= NOT \inst5|state.init~q\;
\inst5|ALT_INV_state~34_combout\ <= NOT \inst5|state~34_combout\;
\inst5|ALT_INV_state~33_combout\ <= NOT \inst5|state~33_combout\;
\inst5|ALT_INV_state.decode~q\ <= NOT \inst5|state.decode~q\;
\ALT_INV_IO_DATA[15]~15_combout\ <= NOT \IO_DATA[15]~15_combout\;
\inst5|ALT_INV_AC\(15) <= NOT \inst5|AC\(15);
\ALT_INV_IO_DATA[14]~14_combout\ <= NOT \IO_DATA[14]~14_combout\;
\inst5|ALT_INV_AC\(14) <= NOT \inst5|AC\(14);
\ALT_INV_IO_DATA[13]~13_combout\ <= NOT \IO_DATA[13]~13_combout\;
\inst5|ALT_INV_AC\(13) <= NOT \inst5|AC\(13);
\ALT_INV_IO_DATA[12]~12_combout\ <= NOT \IO_DATA[12]~12_combout\;
\inst5|ALT_INV_AC\(12) <= NOT \inst5|AC\(12);
\ALT_INV_IO_DATA[11]~11_combout\ <= NOT \IO_DATA[11]~11_combout\;
\inst5|ALT_INV_AC\(11) <= NOT \inst5|AC\(11);
\ALT_INV_IO_DATA[10]~10_combout\ <= NOT \IO_DATA[10]~10_combout\;
\inst5|ALT_INV_AC\(10) <= NOT \inst5|AC\(10);
\ALT_INV_IO_DATA[9]~9_combout\ <= NOT \IO_DATA[9]~9_combout\;
\inst5|ALT_INV_AC\(9) <= NOT \inst5|AC\(9);
\inst7|ALT_INV_B_DI\(9) <= NOT \inst7|B_DI\(9);
\ALT_INV_IO_DATA[8]~8_combout\ <= NOT \IO_DATA[8]~8_combout\;
\inst5|ALT_INV_AC\(8) <= NOT \inst5|AC\(8);
\inst7|ALT_INV_B_DI\(8) <= NOT \inst7|B_DI\(8);
\ALT_INV_IO_DATA[7]~7_combout\ <= NOT \IO_DATA[7]~7_combout\;
\inst5|ALT_INV_AC\(7) <= NOT \inst5|AC\(7);
\inst7|ALT_INV_B_DI\(7) <= NOT \inst7|B_DI\(7);
\ALT_INV_IO_DATA[6]~6_combout\ <= NOT \IO_DATA[6]~6_combout\;
\inst5|ALT_INV_AC\(6) <= NOT \inst5|AC\(6);
\inst7|ALT_INV_B_DI\(6) <= NOT \inst7|B_DI\(6);
\ALT_INV_IO_DATA[5]~5_combout\ <= NOT \IO_DATA[5]~5_combout\;
\inst5|ALT_INV_AC\(5) <= NOT \inst5|AC\(5);
\inst7|ALT_INV_B_DI\(5) <= NOT \inst7|B_DI\(5);
\ALT_INV_IO_DATA[4]~4_combout\ <= NOT \IO_DATA[4]~4_combout\;
\inst5|ALT_INV_AC\(4) <= NOT \inst5|AC\(4);
\inst7|ALT_INV_B_DI\(4) <= NOT \inst7|B_DI\(4);
\ALT_INV_IO_DATA[3]~3_combout\ <= NOT \IO_DATA[3]~3_combout\;
\inst5|ALT_INV_AC\(3) <= NOT \inst5|AC\(3);
\inst7|ALT_INV_B_DI\(3) <= NOT \inst7|B_DI\(3);
\ALT_INV_IO_DATA[2]~2_combout\ <= NOT \IO_DATA[2]~2_combout\;
\inst5|ALT_INV_AC\(2) <= NOT \inst5|AC\(2);
\inst7|ALT_INV_B_DI\(2) <= NOT \inst7|B_DI\(2);
\ALT_INV_IO_DATA[1]~1_combout\ <= NOT \IO_DATA[1]~1_combout\;
\inst5|ALT_INV_AC\(1) <= NOT \inst5|AC\(1);
\inst7|ALT_INV_B_DI\(1) <= NOT \inst7|B_DI\(1);
\ALT_INV_IO_DATA[0]~0_combout\ <= NOT \IO_DATA[0]~0_combout\;
\inst5|ALT_INV_AC\(0) <= NOT \inst5|AC\(0);
\inst6|ALT_INV_TIMER2_EN~combout\ <= NOT \inst6|TIMER2_EN~combout\;
\inst6|ALT_INV_TIMER2_EN~0_combout\ <= NOT \inst6|TIMER2_EN~0_combout\;
\inst5|ALT_INV_IR\(1) <= NOT \inst5|IR\(1);
\inst5|ALT_INV_IR\(0) <= NOT \inst5|IR\(0);
\inst5|ALT_INV_IR\(2) <= NOT \inst5|IR\(2);
\inst6|ALT_INV_LED_EN~1_combout\ <= NOT \inst6|LED_EN~1_combout\;
\inst5|ALT_INV_IR\(4) <= NOT \inst5|IR\(4);
\inst5|ALT_INV_IR\(5) <= NOT \inst5|IR\(5);
\inst5|ALT_INV_IR\(3) <= NOT \inst5|IR\(3);
\inst6|ALT_INV_LED_EN~0_combout\ <= NOT \inst6|LED_EN~0_combout\;
\inst5|ALT_INV_IR\(10) <= NOT \inst5|IR\(10);
\inst5|ALT_INV_IO_CYCLE~q\ <= NOT \inst5|IO_CYCLE~q\;
\inst5|ALT_INV_IR\(9) <= NOT \inst5|IR\(9);
\inst5|ALT_INV_IR\(8) <= NOT \inst5|IR\(8);
\inst5|ALT_INV_IR\(7) <= NOT \inst5|IR\(7);
\inst5|ALT_INV_IR\(6) <= NOT \inst5|IR\(6);
\inst7|ALT_INV_B_DI\(0) <= NOT \inst7|B_DI\(0);
\inst5|ALT_INV_IO_WRITE_int~q\ <= NOT \inst5|IO_WRITE_int~q\;
\inst9|inst6|ALT_INV_Mux0~0_combout\ <= NOT \inst9|inst6|Mux0~0_combout\;
\inst9|inst6|ALT_INV_latched_hex\(3) <= NOT \inst9|inst6|latched_hex\(3);
\inst9|inst6|ALT_INV_latched_hex\(2) <= NOT \inst9|inst6|latched_hex\(2);
\inst9|inst6|ALT_INV_latched_hex\(1) <= NOT \inst9|inst6|latched_hex\(1);
\inst9|inst6|ALT_INV_latched_hex\(0) <= NOT \inst9|inst6|latched_hex\(0);
\inst9|inst5|ALT_INV_Mux0~0_combout\ <= NOT \inst9|inst5|Mux0~0_combout\;
\inst9|inst5|ALT_INV_latched_hex\(3) <= NOT \inst9|inst5|latched_hex\(3);
\inst9|inst5|ALT_INV_latched_hex\(2) <= NOT \inst9|inst5|latched_hex\(2);
\inst9|inst5|ALT_INV_latched_hex\(1) <= NOT \inst9|inst5|latched_hex\(1);
\inst9|inst5|ALT_INV_latched_hex\(0) <= NOT \inst9|inst5|latched_hex\(0);
\inst9|inst4|ALT_INV_Mux0~0_combout\ <= NOT \inst9|inst4|Mux0~0_combout\;
\inst9|inst4|ALT_INV_latched_hex\(3) <= NOT \inst9|inst4|latched_hex\(3);
\inst9|inst4|ALT_INV_latched_hex\(2) <= NOT \inst9|inst4|latched_hex\(2);
\inst9|inst4|ALT_INV_latched_hex\(1) <= NOT \inst9|inst4|latched_hex\(1);
\inst9|inst4|ALT_INV_latched_hex\(0) <= NOT \inst9|inst4|latched_hex\(0);
\inst9|inst3|ALT_INV_Mux0~0_combout\ <= NOT \inst9|inst3|Mux0~0_combout\;
\inst9|inst3|ALT_INV_latched_hex\(3) <= NOT \inst9|inst3|latched_hex\(3);
\inst9|inst3|ALT_INV_latched_hex\(2) <= NOT \inst9|inst3|latched_hex\(2);
\inst9|inst3|ALT_INV_latched_hex\(1) <= NOT \inst9|inst3|latched_hex\(1);
\inst9|inst3|ALT_INV_latched_hex\(0) <= NOT \inst9|inst3|latched_hex\(0);
\inst9|inst2|ALT_INV_Mux0~0_combout\ <= NOT \inst9|inst2|Mux0~0_combout\;
\inst9|inst2|ALT_INV_latched_hex\(3) <= NOT \inst9|inst2|latched_hex\(3);
\inst9|inst2|ALT_INV_latched_hex\(2) <= NOT \inst9|inst2|latched_hex\(2);
\inst9|inst2|ALT_INV_latched_hex\(1) <= NOT \inst9|inst2|latched_hex\(1);
\inst9|inst2|ALT_INV_latched_hex\(0) <= NOT \inst9|inst2|latched_hex\(0);
\inst9|inst1|ALT_INV_Mux0~0_combout\ <= NOT \inst9|inst1|Mux0~0_combout\;
\inst9|inst1|ALT_INV_latched_hex\(3) <= NOT \inst9|inst1|latched_hex\(3);
\inst9|inst1|ALT_INV_latched_hex\(2) <= NOT \inst9|inst1|latched_hex\(2);
\inst9|inst1|ALT_INV_latched_hex\(1) <= NOT \inst9|inst1|latched_hex\(1);
\inst9|inst1|ALT_INV_latched_hex\(0) <= NOT \inst9|inst1|latched_hex\(0);
\inst5|ALT_INV_Selector25~3_combout\ <= NOT \inst5|Selector25~3_combout\;
\inst5|ALT_INV_Selector24~3_combout\ <= NOT \inst5|Selector24~3_combout\;
\inst5|ALT_INV_Selector17~3_combout\ <= NOT \inst5|Selector17~3_combout\;
\inst5|ALT_INV_Selector12~4_combout\ <= NOT \inst5|Selector12~4_combout\;
\inst3|ALT_INV_count_10Hz\(18) <= NOT \inst3|count_10Hz\(18);
\inst3|ALT_INV_count_10Hz\(17) <= NOT \inst3|count_10Hz\(17);
\inst3|ALT_INV_count_10Hz\(15) <= NOT \inst3|count_10Hz\(15);
\inst3|ALT_INV_count_10Hz\(14) <= NOT \inst3|count_10Hz\(14);
\inst3|ALT_INV_count_10Hz\(10) <= NOT \inst3|count_10Hz\(10);
\inst3|ALT_INV_count_10Hz\(9) <= NOT \inst3|count_10Hz\(9);
\inst3|ALT_INV_count_10Hz\(8) <= NOT \inst3|count_10Hz\(8);
\inst3|ALT_INV_count_10Hz\(7) <= NOT \inst3|count_10Hz\(7);
\inst3|ALT_INV_count_10Hz\(5) <= NOT \inst3|count_10Hz\(5);
\inst3|ALT_INV_count_10Hz\(4) <= NOT \inst3|count_10Hz\(4);
\inst3|ALT_INV_count_10Hz\(3) <= NOT \inst3|count_10Hz\(3);
\inst3|ALT_INV_count_10Hz\(2) <= NOT \inst3|count_10Hz\(2);
\inst3|ALT_INV_count_10Hz\(0) <= NOT \inst3|count_10Hz\(0);
\inst3|ALT_INV_count_10Hz\(1) <= NOT \inst3|count_10Hz\(1);
\inst3|ALT_INV_count_10Hz\(6) <= NOT \inst3|count_10Hz\(6);
\inst3|ALT_INV_count_10Hz\(12) <= NOT \inst3|count_10Hz\(12);
\inst3|ALT_INV_count_10Hz\(11) <= NOT \inst3|count_10Hz\(11);
\inst3|ALT_INV_count_10Hz\(13) <= NOT \inst3|count_10Hz\(13);
\inst3|ALT_INV_count_10Hz\(16) <= NOT \inst3|count_10Hz\(16);
\inst3|ALT_INV_count_10Hz\(19) <= NOT \inst3|count_10Hz\(19);
\inst5|ALT_INV_Add0~41_sumout\ <= NOT \inst5|Add0~41_sumout\;
\inst5|ALT_INV_PC_stack[0][10]~q\ <= NOT \inst5|PC_stack[0][10]~q\;
\inst5|ALT_INV_Add0~37_sumout\ <= NOT \inst5|Add0~37_sumout\;
\inst5|ALT_INV_PC_stack[0][9]~q\ <= NOT \inst5|PC_stack[0][9]~q\;
\inst5|ALT_INV_Add0~33_sumout\ <= NOT \inst5|Add0~33_sumout\;
\inst5|ALT_INV_PC_stack[0][8]~q\ <= NOT \inst5|PC_stack[0][8]~q\;
\inst5|ALT_INV_Add0~29_sumout\ <= NOT \inst5|Add0~29_sumout\;
\inst5|ALT_INV_PC_stack[0][7]~q\ <= NOT \inst5|PC_stack[0][7]~q\;
\inst5|ALT_INV_Add0~25_sumout\ <= NOT \inst5|Add0~25_sumout\;
\inst5|ALT_INV_PC_stack[0][6]~q\ <= NOT \inst5|PC_stack[0][6]~q\;
\inst5|ALT_INV_Add0~21_sumout\ <= NOT \inst5|Add0~21_sumout\;
\inst5|ALT_INV_PC_stack[0][5]~q\ <= NOT \inst5|PC_stack[0][5]~q\;
\inst5|ALT_INV_Add0~17_sumout\ <= NOT \inst5|Add0~17_sumout\;
\inst5|ALT_INV_PC_stack[0][4]~q\ <= NOT \inst5|PC_stack[0][4]~q\;
\inst5|ALT_INV_Add0~13_sumout\ <= NOT \inst5|Add0~13_sumout\;
\inst5|ALT_INV_PC_stack[0][3]~q\ <= NOT \inst5|PC_stack[0][3]~q\;
\inst5|ALT_INV_Add0~9_sumout\ <= NOT \inst5|Add0~9_sumout\;
\inst5|ALT_INV_PC_stack[0][2]~q\ <= NOT \inst5|PC_stack[0][2]~q\;
\inst5|ALT_INV_Add0~5_sumout\ <= NOT \inst5|Add0~5_sumout\;
\inst5|ALT_INV_PC_stack[0][1]~q\ <= NOT \inst5|PC_stack[0][1]~q\;
\inst5|ALT_INV_Add0~1_sumout\ <= NOT \inst5|Add0~1_sumout\;
\inst5|ALT_INV_PC_stack[0][0]~q\ <= NOT \inst5|PC_stack[0][0]~q\;
\inst4|ALT_INV_Add0~57_sumout\ <= NOT \inst4|Add0~57_sumout\;
\inst4|ALT_INV_Add0~53_sumout\ <= NOT \inst4|Add0~53_sumout\;
\inst4|ALT_INV_Add0~49_sumout\ <= NOT \inst4|Add0~49_sumout\;
\inst4|ALT_INV_Add0~45_sumout\ <= NOT \inst4|Add0~45_sumout\;
\inst4|ALT_INV_Add0~41_sumout\ <= NOT \inst4|Add0~41_sumout\;
\inst4|ALT_INV_Add0~37_sumout\ <= NOT \inst4|Add0~37_sumout\;
\inst4|ALT_INV_Add0~33_sumout\ <= NOT \inst4|Add0~33_sumout\;
\inst4|ALT_INV_Add0~29_sumout\ <= NOT \inst4|Add0~29_sumout\;
\inst4|ALT_INV_Add0~25_sumout\ <= NOT \inst4|Add0~25_sumout\;
\inst4|ALT_INV_Add0~21_sumout\ <= NOT \inst4|Add0~21_sumout\;
\inst4|ALT_INV_Add0~17_sumout\ <= NOT \inst4|Add0~17_sumout\;
\inst4|ALT_INV_Add0~13_sumout\ <= NOT \inst4|Add0~13_sumout\;
\inst4|ALT_INV_Add0~9_sumout\ <= NOT \inst4|Add0~9_sumout\;
\inst4|ALT_INV_Add0~5_sumout\ <= NOT \inst4|Add0~5_sumout\;
\inst4|ALT_INV_Add0~1_sumout\ <= NOT \inst4|Add0~1_sumout\;
\inst5|ALT_INV_PC\(10) <= NOT \inst5|PC\(10);
\inst5|ALT_INV_PC\(9) <= NOT \inst5|PC\(9);
\inst5|ALT_INV_PC\(8) <= NOT \inst5|PC\(8);
\inst5|ALT_INV_PC\(7) <= NOT \inst5|PC\(7);
\inst5|ALT_INV_PC\(6) <= NOT \inst5|PC\(6);
\inst5|ALT_INV_PC\(5) <= NOT \inst5|PC\(5);
\inst5|ALT_INV_PC\(4) <= NOT \inst5|PC\(4);
\inst5|ALT_INV_PC\(3) <= NOT \inst5|PC\(3);
\inst5|ALT_INV_PC\(2) <= NOT \inst5|PC\(2);
\inst5|ALT_INV_PC\(1) <= NOT \inst5|PC\(1);
\inst5|ALT_INV_PC\(0) <= NOT \inst5|PC\(0);
\inst5|ALT_INV_Add1~61_sumout\ <= NOT \inst5|Add1~61_sumout\;
\inst5|ALT_INV_Add1~57_sumout\ <= NOT \inst5|Add1~57_sumout\;
\inst5|ALT_INV_Add1~53_sumout\ <= NOT \inst5|Add1~53_sumout\;
\inst5|ALT_INV_Add1~49_sumout\ <= NOT \inst5|Add1~49_sumout\;
\inst5|ALT_INV_Add1~45_sumout\ <= NOT \inst5|Add1~45_sumout\;
\inst5|ALT_INV_Add1~41_sumout\ <= NOT \inst5|Add1~41_sumout\;
\inst5|ALT_INV_Add1~37_sumout\ <= NOT \inst5|Add1~37_sumout\;
\inst5|ALT_INV_Add1~33_sumout\ <= NOT \inst5|Add1~33_sumout\;
\inst5|ALT_INV_Add1~29_sumout\ <= NOT \inst5|Add1~29_sumout\;
\inst5|ALT_INV_Add1~25_sumout\ <= NOT \inst5|Add1~25_sumout\;
\inst5|ALT_INV_Add1~21_sumout\ <= NOT \inst5|Add1~21_sumout\;
\inst5|ALT_INV_Add1~17_sumout\ <= NOT \inst5|Add1~17_sumout\;
\inst5|ALT_INV_Add1~13_sumout\ <= NOT \inst5|Add1~13_sumout\;
\inst5|ALT_INV_Add1~9_sumout\ <= NOT \inst5|Add1~9_sumout\;
\inst5|ALT_INV_Add1~5_sumout\ <= NOT \inst5|Add1~5_sumout\;
\inst5|ALT_INV_Add1~1_sumout\ <= NOT \inst5|Add1~1_sumout\;
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(1);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(0);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(2);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(4);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(5);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(3);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(10);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(9);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(8);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(7);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(6);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(14);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(12);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(15);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(11);
\inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst5|altsyncram_component|auto_generated|q_a\(13);
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\ <= NOT \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\;
\inst5|ALT_INV_state.ex_return~q\ <= NOT \inst5|state.ex_return~q\;
\inst5|ALT_INV_state.ex_store2~q\ <= NOT \inst5|state.ex_store2~q\;
\inst5|ALT_INV_Add1~85_combout\ <= NOT \inst5|Add1~85_combout\;
\inst5|ALT_INV_Add1~84_combout\ <= NOT \inst5|Add1~84_combout\;
\inst5|ALT_INV_Add1~83_combout\ <= NOT \inst5|Add1~83_combout\;
\inst5|ALT_INV_Add1~82_combout\ <= NOT \inst5|Add1~82_combout\;
\inst5|ALT_INV_Add1~81_combout\ <= NOT \inst5|Add1~81_combout\;
\inst5|ALT_INV_Add1~80_combout\ <= NOT \inst5|Add1~80_combout\;
\inst5|ALT_INV_Add1~79_combout\ <= NOT \inst5|Add1~79_combout\;
\inst5|ALT_INV_Add1~78_combout\ <= NOT \inst5|Add1~78_combout\;
\inst5|ALT_INV_Add1~77_combout\ <= NOT \inst5|Add1~77_combout\;
\inst5|ALT_INV_Add1~76_combout\ <= NOT \inst5|Add1~76_combout\;
\inst5|ALT_INV_Add1~75_combout\ <= NOT \inst5|Add1~75_combout\;
\inst5|ALT_INV_Add1~74_combout\ <= NOT \inst5|Add1~74_combout\;
\inst5|ALT_INV_Add1~73_combout\ <= NOT \inst5|Add1~73_combout\;
\inst5|ALT_INV_Add1~72_combout\ <= NOT \inst5|Add1~72_combout\;
\inst5|ALT_INV_Add1~71_combout\ <= NOT \inst5|Add1~71_combout\;
\inst4|ALT_INV_COUNT[15]~82_combout\ <= NOT \inst4|COUNT[15]~82_combout\;
\inst4|ALT_INV_COUNT[0]~0_combout\ <= NOT \inst4|COUNT[0]~0_combout\;
\inst5|ALT_INV_Add1~66_combout\ <= NOT \inst5|Add1~66_combout\;
\inst5|ALT_INV_Add1~65_combout\ <= NOT \inst5|Add1~65_combout\;
\inst5|ALT_INV_Add1~64_combout\ <= NOT \inst5|Add1~64_combout\;
\inst5|ALT_INV_state~41_combout\ <= NOT \inst5|state~41_combout\;
\inst5|ALT_INV_state~40_combout\ <= NOT \inst5|state~40_combout\;
\inst5|ALT_INV_state~38_combout\ <= NOT \inst5|state~38_combout\;
\inst5|ALT_INV_state~36_combout\ <= NOT \inst5|state~36_combout\;
\inst4|ALT_INV_COUNT[0]~2_combout\ <= NOT \inst4|COUNT[0]~2_combout\;
\inst4|ALT_INV_COUNT[0]~_emulated_q\ <= NOT \inst4|COUNT[0]~_emulated_q\;
\inst5|ALT_INV_WideOr7~0_combout\ <= NOT \inst5|WideOr7~0_combout\;
\inst5|ALT_INV_state.ex_istore~q\ <= NOT \inst5|state.ex_istore~q\;
\inst5|ALT_INV_state.ex_store~q\ <= NOT \inst5|state.ex_store~q\;
\inst5|ALT_INV_Selector30~0_combout\ <= NOT \inst5|Selector30~0_combout\;
\inst5|ALT_INV_WideNor0~combout\ <= NOT \inst5|WideNor0~combout\;
\inst5|ALT_INV_MW~q\ <= NOT \inst5|MW~q\;
\inst4|ALT_INV_COUNT[15]~62_combout\ <= NOT \inst4|COUNT[15]~62_combout\;
\inst4|ALT_INV_COUNT[15]~_emulated_q\ <= NOT \inst4|COUNT[15]~_emulated_q\;
\inst5|ALT_INV_Selector12~2_combout\ <= NOT \inst5|Selector12~2_combout\;
\inst5|ALT_INV_Selector12~1_combout\ <= NOT \inst5|Selector12~1_combout\;
\inst5|ALT_INV_Selector12~0_combout\ <= NOT \inst5|Selector12~0_combout\;
\inst4|ALT_INV_COUNT[14]~58_combout\ <= NOT \inst4|COUNT[14]~58_combout\;
\inst4|ALT_INV_COUNT[14]~_emulated_q\ <= NOT \inst4|COUNT[14]~_emulated_q\;
\inst5|ALT_INV_Selector13~2_combout\ <= NOT \inst5|Selector13~2_combout\;
\inst5|ALT_INV_Selector13~1_combout\ <= NOT \inst5|Selector13~1_combout\;
\inst5|ALT_INV_Selector13~0_combout\ <= NOT \inst5|Selector13~0_combout\;
\inst4|ALT_INV_COUNT[13]~54_combout\ <= NOT \inst4|COUNT[13]~54_combout\;
\inst4|ALT_INV_COUNT[13]~_emulated_q\ <= NOT \inst4|COUNT[13]~_emulated_q\;
\inst5|ALT_INV_Selector14~2_combout\ <= NOT \inst5|Selector14~2_combout\;
\inst5|ALT_INV_Selector14~1_combout\ <= NOT \inst5|Selector14~1_combout\;
\inst5|ALT_INV_Selector14~0_combout\ <= NOT \inst5|Selector14~0_combout\;
\inst4|ALT_INV_COUNT[12]~50_combout\ <= NOT \inst4|COUNT[12]~50_combout\;
\inst4|ALT_INV_COUNT[12]~_emulated_q\ <= NOT \inst4|COUNT[12]~_emulated_q\;
\inst5|ALT_INV_Selector15~2_combout\ <= NOT \inst5|Selector15~2_combout\;
\inst5|ALT_INV_Selector15~1_combout\ <= NOT \inst5|Selector15~1_combout\;
\inst5|ALT_INV_Selector15~0_combout\ <= NOT \inst5|Selector15~0_combout\;
\inst4|ALT_INV_COUNT[11]~46_combout\ <= NOT \inst4|COUNT[11]~46_combout\;
\inst4|ALT_INV_COUNT[11]~_emulated_q\ <= NOT \inst4|COUNT[11]~_emulated_q\;
\inst5|ALT_INV_Selector16~3_combout\ <= NOT \inst5|Selector16~3_combout\;
\inst5|ALT_INV_Selector16~2_combout\ <= NOT \inst5|Selector16~2_combout\;
\inst5|ALT_INV_Selector16~1_combout\ <= NOT \inst5|Selector16~1_combout\;
\inst5|ALT_INV_Selector16~0_combout\ <= NOT \inst5|Selector16~0_combout\;
\inst4|ALT_INV_COUNT[10]~42_combout\ <= NOT \inst4|COUNT[10]~42_combout\;
\inst4|ALT_INV_COUNT[10]~_emulated_q\ <= NOT \inst4|COUNT[10]~_emulated_q\;
\inst5|ALT_INV_Selector17~1_combout\ <= NOT \inst5|Selector17~1_combout\;
\inst5|ALT_INV_Selector17~0_combout\ <= NOT \inst5|Selector17~0_combout\;
\inst5|ALT_INV_operand[10]~10_combout\ <= NOT \inst5|operand[10]~10_combout\;
\inst5|ALT_INV_Selector18~2_combout\ <= NOT \inst5|Selector18~2_combout\;
\inst5|ALT_INV_Selector18~1_combout\ <= NOT \inst5|Selector18~1_combout\;
\inst5|ALT_INV_operand[9]~9_combout\ <= NOT \inst5|operand[9]~9_combout\;
\inst5|ALT_INV_Selector18~0_combout\ <= NOT \inst5|Selector18~0_combout\;
\inst4|ALT_INV_COUNT[9]~38_combout\ <= NOT \inst4|COUNT[9]~38_combout\;
\inst4|ALT_INV_COUNT[9]~_emulated_q\ <= NOT \inst4|COUNT[9]~_emulated_q\;
\inst5|ALT_INV_Selector19~2_combout\ <= NOT \inst5|Selector19~2_combout\;
\inst5|ALT_INV_Selector19~1_combout\ <= NOT \inst5|Selector19~1_combout\;
\inst5|ALT_INV_operand[8]~8_combout\ <= NOT \inst5|operand[8]~8_combout\;
\inst5|ALT_INV_Selector19~0_combout\ <= NOT \inst5|Selector19~0_combout\;
\inst4|ALT_INV_COUNT[8]~34_combout\ <= NOT \inst4|COUNT[8]~34_combout\;
\inst4|ALT_INV_COUNT[8]~_emulated_q\ <= NOT \inst4|COUNT[8]~_emulated_q\;
\auto_signaltap_0|ALT_INV_~VCC~combout\ <= NOT \auto_signaltap_0|~VCC~combout\;
\auto_signaltap_0|ALT_INV_~GND~combout\ <= NOT \auto_signaltap_0|~GND~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_base_address~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001101010011110000111100001111000011010100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001001110010011100100111001001110010011100100111001001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst2|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst3|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst3|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst4|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst4|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst4|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst4|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst4|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst4|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst4|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst5|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|inst6|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|DATA\(9),
	devoe => ww_devoe,
	o => ww_LEDR(9));

\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|DATA\(8),
	devoe => ww_devoe,
	o => ww_LEDR(8));

\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|DATA\(7),
	devoe => ww_devoe,
	o => ww_LEDR(7));

\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|DATA\(6),
	devoe => ww_devoe,
	o => ww_LEDR(6));

\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|DATA\(5),
	devoe => ww_devoe,
	o => ww_LEDR(5));

\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|DATA\(4),
	devoe => ww_devoe,
	o => ww_LEDR(4));

\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|DATA\(3),
	devoe => ww_devoe,
	o => ww_LEDR(3));

\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|DATA\(2),
	devoe => ww_devoe,
	o => ww_LEDR(2));

\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|DATA\(1),
	devoe => ww_devoe,
	o => ww_LEDR(1));

\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst21|DATA\(0),
	devoe => ww_devoe,
	o => ww_LEDR(0));

\TPs[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_TPs(3));

\TPs[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_TPs(2));

\TPs[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_TPs(1));

\TPs[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_TPs(0));

\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

\clock_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock_50,
	o => \clock_50~input_o\);

\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "clk_0",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT_CLKIN_bus\,
	clk0bad => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|clk0bad\,
	clkout => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_clkout_wire\,
	extswitchbuf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_extswitchbuf_wire\);

\KEY0~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY0,
	o => \KEY0~input_o\);

\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "false",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 2000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 20,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "1",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 3,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 3,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "true",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 256,
	pll_n_cnt_lo_div => 256,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fboutclk_wire\(0),
	ecnc1test => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_extswitchbuf_wire\,
	fbclkfpll => GND,
	lvdsfbin => GND,
	nresync => \KEY0~input_o\,
	pfden => VCC,
	refclkin => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_clkout_wire\,
	shift => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift\,
	shiftdonein => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift\,
	shiften => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_shiftenm_wire\,
	up => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire\,
	zdb => GND,
	cntnen => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen\,
	fbclk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fboutclk_wire\(0),
	lock => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	tclk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|tclk\,
	vcoph => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus\,
	mhi => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus_1\);

\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen\,
	iocsrclkin => GND,
	iocsrdatain => GND,
	mdiodis => VCC,
	rstn => VCC,
	sershiftload => VCC,
	shiftdonei => GND,
	mhi => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_MHI_bus\,
	blockselect => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|blockselect\,
	shift => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift\,
	shiftenm => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_shiftenm_wire\,
	up => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire\,
	shiften => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus\);

\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 13,
	dprio0_cnt_lo_div => 12,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "12.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 0)
-- pragma translate_on
PORT MAP (
	cascadein => GND,
	nen0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen\,
	shift0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift\,
	shiften => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften\(0),
	tclk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|tclk\,
	up0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire\,
	vco0ph => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter_VCO0PH_bus\,
	cascadeout => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire\(0),
	divclk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0));

\inst5|state.init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => VCC,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.init~q\);

\inst5|state~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~38_combout\ = (\inst5|altsyncram_component|auto_generated|q_a\(11) & (!\inst5|altsyncram_component|auto_generated|q_a\(12) & \inst5|state~36_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst5|ALT_INV_state~36_combout\,
	combout => \inst5|state~38_combout\);

\inst5|state~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~39_combout\ = (\inst5|altsyncram_component|auto_generated|q_a\(13) & (\inst5|altsyncram_component|auto_generated|q_a\(14) & \inst5|state~38_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst5|ALT_INV_state~38_combout\,
	combout => \inst5|state~39_combout\);

\inst5|state.ex_addi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~39_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_addi~q\);

\inst5|state~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~45_combout\ = ( \inst5|state~36_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(11) & (\inst5|altsyncram_component|auto_generated|q_a\(12) & 
-- \inst5|altsyncram_component|auto_generated|q_a\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datae => \inst5|ALT_INV_state~36_combout\,
	combout => \inst5|state~45_combout\);

\inst5|state.ex_iload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~45_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_iload~q\);

\inst5|WideNor0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|WideNor0~combout\ = (!\inst5|state.decode~q\ & (!\inst5|state.ex_istore2~q\ & !\inst5|state.ex_iload~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.decode~q\,
	datab => \inst5|ALT_INV_state.ex_istore2~q\,
	datac => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|WideNor0~combout\);

\inst5|Add1~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~80_combout\ = ( \inst5|state.ex_addi~q\ & ( \inst5|state.ex_add~q\ & ( (!\inst5|state.ex_sub~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(10)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(10))))) # 
-- (\inst5|state.ex_sub~q\ & (((!\inst5|altsyncram_component|auto_generated|q_a\(10))))) ) ) ) # ( !\inst5|state.ex_addi~q\ & ( \inst5|state.ex_add~q\ & ( !\inst5|altsyncram_component|auto_generated|q_a\(10) $ (!\inst5|state.ex_sub~q\) ) ) ) # ( 
-- \inst5|state.ex_addi~q\ & ( !\inst5|state.ex_add~q\ & ( (!\inst5|state.ex_sub~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(10)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(10))))) # (\inst5|state.ex_sub~q\ & 
-- (((!\inst5|altsyncram_component|auto_generated|q_a\(10))))) ) ) ) # ( !\inst5|state.ex_addi~q\ & ( !\inst5|state.ex_add~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(10) & \inst5|state.ex_sub~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001101011100110000110011110011000011010111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(10),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \inst5|ALT_INV_WideNor0~combout\,
	datad => \inst5|ALT_INV_state.ex_sub~q\,
	datae => \inst5|ALT_INV_state.ex_addi~q\,
	dataf => \inst5|ALT_INV_state.ex_add~q\,
	combout => \inst5|Add1~80_combout\);

\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

\inst7|B_DI[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|SWITCH_EN~combout\,
	d => \SW[3]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|B_DI\(3));

\inst3|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~29_sumout\ = SUM(( \inst3|count_10Hz\(0) ) + ( VCC ) + ( !VCC ))
-- \inst3|Add1~30\ = CARRY(( \inst3|count_10Hz\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(0),
	cin => GND,
	sumout => \inst3|Add1~29_sumout\,
	cout => \inst3|Add1~30\);

\inst3|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan1~0_combout\ = ( \inst3|count_10Hz\(4) & ( \inst3|count_10Hz\(5) & ( (\inst3|count_10Hz\(1) & (\inst3|count_10Hz\(0) & (\inst3|count_10Hz\(2) & \inst3|count_10Hz\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_count_10Hz\(1),
	datab => \inst3|ALT_INV_count_10Hz\(0),
	datac => \inst3|ALT_INV_count_10Hz\(2),
	datad => \inst3|ALT_INV_count_10Hz\(3),
	datae => \inst3|ALT_INV_count_10Hz\(4),
	dataf => \inst3|ALT_INV_count_10Hz\(5),
	combout => \inst3|LessThan1~0_combout\);

\inst3|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan1~1_combout\ = (\inst3|count_10Hz\(7) & (\inst3|count_10Hz\(8) & (\inst3|count_10Hz\(9) & \inst3|count_10Hz\(10))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_count_10Hz\(7),
	datab => \inst3|ALT_INV_count_10Hz\(8),
	datac => \inst3|ALT_INV_count_10Hz\(9),
	datad => \inst3|ALT_INV_count_10Hz\(10),
	combout => \inst3|LessThan1~1_combout\);

\inst3|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan1~2_combout\ = ( \inst3|LessThan1~0_combout\ & ( \inst3|LessThan1~1_combout\ & ( \inst3|count_10Hz\(13) ) ) ) # ( !\inst3|LessThan1~0_combout\ & ( \inst3|LessThan1~1_combout\ & ( (\inst3|count_10Hz\(13) & (((\inst3|count_10Hz\(6)) # 
-- (\inst3|count_10Hz\(12))) # (\inst3|count_10Hz\(11)))) ) ) ) # ( \inst3|LessThan1~0_combout\ & ( !\inst3|LessThan1~1_combout\ & ( (\inst3|count_10Hz\(13) & ((\inst3|count_10Hz\(12)) # (\inst3|count_10Hz\(11)))) ) ) ) # ( !\inst3|LessThan1~0_combout\ & ( 
-- !\inst3|LessThan1~1_combout\ & ( (\inst3|count_10Hz\(13) & ((\inst3|count_10Hz\(12)) # (\inst3|count_10Hz\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_count_10Hz\(13),
	datab => \inst3|ALT_INV_count_10Hz\(11),
	datac => \inst3|ALT_INV_count_10Hz\(12),
	datad => \inst3|ALT_INV_count_10Hz\(6),
	datae => \inst3|ALT_INV_LessThan1~0_combout\,
	dataf => \inst3|ALT_INV_LessThan1~1_combout\,
	combout => \inst3|LessThan1~2_combout\);

\inst3|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan1~3_combout\ = (!\inst3|count_10Hz\(14) & !\inst3|count_10Hz\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_count_10Hz\(14),
	datab => \inst3|ALT_INV_count_10Hz\(15),
	combout => \inst3|LessThan1~3_combout\);

\inst3|LessThan1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan1~4_combout\ = (!\inst3|count_10Hz\(17) & !\inst3|count_10Hz\(18))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_count_10Hz\(17),
	datab => \inst3|ALT_INV_count_10Hz\(18),
	combout => \inst3|LessThan1~4_combout\);

\inst3|LessThan1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|LessThan1~5_combout\ = ( \inst3|LessThan1~4_combout\ & ( (\inst3|count_10Hz\(19) & (\inst3|count_10Hz\(16) & ((!\inst3|LessThan1~3_combout\) # (\inst3|LessThan1~2_combout\)))) ) ) # ( !\inst3|LessThan1~4_combout\ & ( \inst3|count_10Hz\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000100010000000101010101010101010001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_count_10Hz\(19),
	datab => \inst3|ALT_INV_count_10Hz\(16),
	datac => \inst3|ALT_INV_LessThan1~2_combout\,
	datad => \inst3|ALT_INV_LessThan1~3_combout\,
	datae => \inst3|ALT_INV_LessThan1~4_combout\,
	combout => \inst3|LessThan1~5_combout\);

\inst3|count_10Hz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~29_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(0));

\inst3|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~25_sumout\ = SUM(( \inst3|count_10Hz\(1) ) + ( GND ) + ( \inst3|Add1~30\ ))
-- \inst3|Add1~26\ = CARRY(( \inst3|count_10Hz\(1) ) + ( GND ) + ( \inst3|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(1),
	cin => \inst3|Add1~30\,
	sumout => \inst3|Add1~25_sumout\,
	cout => \inst3|Add1~26\);

\inst3|count_10Hz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~25_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(1));

\inst3|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~33_sumout\ = SUM(( \inst3|count_10Hz\(2) ) + ( GND ) + ( \inst3|Add1~26\ ))
-- \inst3|Add1~34\ = CARRY(( \inst3|count_10Hz\(2) ) + ( GND ) + ( \inst3|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(2),
	cin => \inst3|Add1~26\,
	sumout => \inst3|Add1~33_sumout\,
	cout => \inst3|Add1~34\);

\inst3|count_10Hz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~33_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(2));

\inst3|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~37_sumout\ = SUM(( \inst3|count_10Hz\(3) ) + ( GND ) + ( \inst3|Add1~34\ ))
-- \inst3|Add1~38\ = CARRY(( \inst3|count_10Hz\(3) ) + ( GND ) + ( \inst3|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(3),
	cin => \inst3|Add1~34\,
	sumout => \inst3|Add1~37_sumout\,
	cout => \inst3|Add1~38\);

\inst3|count_10Hz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~37_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(3));

\inst3|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~41_sumout\ = SUM(( \inst3|count_10Hz\(4) ) + ( GND ) + ( \inst3|Add1~38\ ))
-- \inst3|Add1~42\ = CARRY(( \inst3|count_10Hz\(4) ) + ( GND ) + ( \inst3|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(4),
	cin => \inst3|Add1~38\,
	sumout => \inst3|Add1~41_sumout\,
	cout => \inst3|Add1~42\);

\inst3|count_10Hz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~41_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(4));

\inst3|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~45_sumout\ = SUM(( \inst3|count_10Hz\(5) ) + ( GND ) + ( \inst3|Add1~42\ ))
-- \inst3|Add1~46\ = CARRY(( \inst3|count_10Hz\(5) ) + ( GND ) + ( \inst3|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(5),
	cin => \inst3|Add1~42\,
	sumout => \inst3|Add1~45_sumout\,
	cout => \inst3|Add1~46\);

\inst3|count_10Hz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~45_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(5));

\inst3|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~21_sumout\ = SUM(( \inst3|count_10Hz\(6) ) + ( GND ) + ( \inst3|Add1~46\ ))
-- \inst3|Add1~22\ = CARRY(( \inst3|count_10Hz\(6) ) + ( GND ) + ( \inst3|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(6),
	cin => \inst3|Add1~46\,
	sumout => \inst3|Add1~21_sumout\,
	cout => \inst3|Add1~22\);

\inst3|count_10Hz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~21_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(6));

\inst3|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~49_sumout\ = SUM(( \inst3|count_10Hz\(7) ) + ( GND ) + ( \inst3|Add1~22\ ))
-- \inst3|Add1~50\ = CARRY(( \inst3|count_10Hz\(7) ) + ( GND ) + ( \inst3|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(7),
	cin => \inst3|Add1~22\,
	sumout => \inst3|Add1~49_sumout\,
	cout => \inst3|Add1~50\);

\inst3|count_10Hz[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~49_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(7));

\inst3|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~53_sumout\ = SUM(( \inst3|count_10Hz\(8) ) + ( GND ) + ( \inst3|Add1~50\ ))
-- \inst3|Add1~54\ = CARRY(( \inst3|count_10Hz\(8) ) + ( GND ) + ( \inst3|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(8),
	cin => \inst3|Add1~50\,
	sumout => \inst3|Add1~53_sumout\,
	cout => \inst3|Add1~54\);

\inst3|count_10Hz[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~53_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(8));

\inst3|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~57_sumout\ = SUM(( \inst3|count_10Hz\(9) ) + ( GND ) + ( \inst3|Add1~54\ ))
-- \inst3|Add1~58\ = CARRY(( \inst3|count_10Hz\(9) ) + ( GND ) + ( \inst3|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(9),
	cin => \inst3|Add1~54\,
	sumout => \inst3|Add1~57_sumout\,
	cout => \inst3|Add1~58\);

\inst3|count_10Hz[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~57_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(9));

\inst3|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~61_sumout\ = SUM(( \inst3|count_10Hz\(10) ) + ( GND ) + ( \inst3|Add1~58\ ))
-- \inst3|Add1~62\ = CARRY(( \inst3|count_10Hz\(10) ) + ( GND ) + ( \inst3|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(10),
	cin => \inst3|Add1~58\,
	sumout => \inst3|Add1~61_sumout\,
	cout => \inst3|Add1~62\);

\inst3|count_10Hz[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~61_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(10));

\inst3|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~13_sumout\ = SUM(( \inst3|count_10Hz\(11) ) + ( GND ) + ( \inst3|Add1~62\ ))
-- \inst3|Add1~14\ = CARRY(( \inst3|count_10Hz\(11) ) + ( GND ) + ( \inst3|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(11),
	cin => \inst3|Add1~62\,
	sumout => \inst3|Add1~13_sumout\,
	cout => \inst3|Add1~14\);

\inst3|count_10Hz[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~13_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(11));

\inst3|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~17_sumout\ = SUM(( \inst3|count_10Hz\(12) ) + ( GND ) + ( \inst3|Add1~14\ ))
-- \inst3|Add1~18\ = CARRY(( \inst3|count_10Hz\(12) ) + ( GND ) + ( \inst3|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(12),
	cin => \inst3|Add1~14\,
	sumout => \inst3|Add1~17_sumout\,
	cout => \inst3|Add1~18\);

\inst3|count_10Hz[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~17_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(12));

\inst3|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~9_sumout\ = SUM(( \inst3|count_10Hz\(13) ) + ( GND ) + ( \inst3|Add1~18\ ))
-- \inst3|Add1~10\ = CARRY(( \inst3|count_10Hz\(13) ) + ( GND ) + ( \inst3|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(13),
	cin => \inst3|Add1~18\,
	sumout => \inst3|Add1~9_sumout\,
	cout => \inst3|Add1~10\);

\inst3|count_10Hz[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~9_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(13));

\inst3|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~65_sumout\ = SUM(( \inst3|count_10Hz\(14) ) + ( GND ) + ( \inst3|Add1~10\ ))
-- \inst3|Add1~66\ = CARRY(( \inst3|count_10Hz\(14) ) + ( GND ) + ( \inst3|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(14),
	cin => \inst3|Add1~10\,
	sumout => \inst3|Add1~65_sumout\,
	cout => \inst3|Add1~66\);

\inst3|count_10Hz[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~65_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(14));

\inst3|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~69_sumout\ = SUM(( \inst3|count_10Hz\(15) ) + ( GND ) + ( \inst3|Add1~66\ ))
-- \inst3|Add1~70\ = CARRY(( \inst3|count_10Hz\(15) ) + ( GND ) + ( \inst3|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(15),
	cin => \inst3|Add1~66\,
	sumout => \inst3|Add1~69_sumout\,
	cout => \inst3|Add1~70\);

\inst3|count_10Hz[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~69_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(15));

\inst3|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~5_sumout\ = SUM(( \inst3|count_10Hz\(16) ) + ( GND ) + ( \inst3|Add1~70\ ))
-- \inst3|Add1~6\ = CARRY(( \inst3|count_10Hz\(16) ) + ( GND ) + ( \inst3|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(16),
	cin => \inst3|Add1~70\,
	sumout => \inst3|Add1~5_sumout\,
	cout => \inst3|Add1~6\);

\inst3|count_10Hz[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~5_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(16));

\inst3|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~73_sumout\ = SUM(( \inst3|count_10Hz\(17) ) + ( GND ) + ( \inst3|Add1~6\ ))
-- \inst3|Add1~74\ = CARRY(( \inst3|count_10Hz\(17) ) + ( GND ) + ( \inst3|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(17),
	cin => \inst3|Add1~6\,
	sumout => \inst3|Add1~73_sumout\,
	cout => \inst3|Add1~74\);

\inst3|count_10Hz[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~73_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(17));

\inst3|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~77_sumout\ = SUM(( \inst3|count_10Hz\(18) ) + ( GND ) + ( \inst3|Add1~74\ ))
-- \inst3|Add1~78\ = CARRY(( \inst3|count_10Hz\(18) ) + ( GND ) + ( \inst3|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(18),
	cin => \inst3|Add1~74\,
	sumout => \inst3|Add1~77_sumout\,
	cout => \inst3|Add1~78\);

\inst3|count_10Hz[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~77_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(18));

\inst3|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|Add1~1_sumout\ = SUM(( \inst3|count_10Hz\(19) ) + ( GND ) + ( \inst3|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst3|ALT_INV_count_10Hz\(19),
	cin => \inst3|Add1~78\,
	sumout => \inst3|Add1~1_sumout\);

\inst3|count_10Hz[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|Add1~1_sumout\,
	sclr => \inst3|LessThan1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|count_10Hz\(19));

\inst3|clock_10Hz_int~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst3|clock_10Hz_int~0_combout\ = ( \inst3|LessThan1~3_combout\ & ( \inst3|LessThan1~4_combout\ & ( !\inst3|clock_10Hz_int~q\ $ (((!\inst3|count_10Hz\(19)) # ((!\inst3|count_10Hz\(16)) # (!\inst3|LessThan1~2_combout\)))) ) ) ) # ( 
-- !\inst3|LessThan1~3_combout\ & ( \inst3|LessThan1~4_combout\ & ( !\inst3|clock_10Hz_int~q\ $ (((!\inst3|count_10Hz\(19)) # (!\inst3|count_10Hz\(16)))) ) ) ) # ( \inst3|LessThan1~3_combout\ & ( !\inst3|LessThan1~4_combout\ & ( !\inst3|clock_10Hz_int~q\ $ 
-- (!\inst3|count_10Hz\(19)) ) ) ) # ( !\inst3|LessThan1~3_combout\ & ( !\inst3|LessThan1~4_combout\ & ( !\inst3|clock_10Hz_int~q\ $ (!\inst3|count_10Hz\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001010110010101100101010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|ALT_INV_clock_10Hz_int~q\,
	datab => \inst3|ALT_INV_count_10Hz\(19),
	datac => \inst3|ALT_INV_count_10Hz\(16),
	datad => \inst3|ALT_INV_LessThan1~2_combout\,
	datae => \inst3|ALT_INV_LessThan1~3_combout\,
	dataf => \inst3|ALT_INV_LessThan1~4_combout\,
	combout => \inst3|clock_10Hz_int~0_combout\);

\inst3|clock_10Hz_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|clock_10Hz_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|clock_10Hz_int~q\);

\inst3|clock_10Hz\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst3|clock_10Hz_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|clock_10Hz~q\);

\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

\inst7|B_DI[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|SWITCH_EN~combout\,
	d => \SW[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|B_DI\(0));

\inst4|IO_COUNT[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(0) = ( \inst4|IO_COUNT\(0) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(0) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[0]~2_combout\ ) ) ) # ( !\inst4|IO_COUNT\(0) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[0]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[0]~2_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(0),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(0));

\inst5|state~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~33_combout\ = (\inst5|altsyncram_component|auto_generated|q_a\(15) & (\inst5|altsyncram_component|auto_generated|q_a\(12) & (!\inst5|altsyncram_component|auto_generated|q_a\(14) & \inst5|state.decode~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \inst5|ALT_INV_state.decode~q\,
	combout => \inst5|state~33_combout\);

\inst5|state~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~35_combout\ = (!\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(11) & \inst5|state~33_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|ALT_INV_state~33_combout\,
	combout => \inst5|state~35_combout\);

\inst5|state.ex_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~35_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_in~q\);

\inst5|state.ex_in2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state.ex_in~q\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_in2~q\);

\inst5|operand[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|operand[0]~0_combout\ = ( \inst5|state.ex_iload~q\ & ( \inst5|altsyncram_component|auto_generated|q_a\(0) ) ) # ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & ((!\inst5|state.ex_istore2~q\ & (\inst5|IR\(0))) # 
-- (\inst5|state.ex_istore2~q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(0)))))) # (\inst5|state.decode~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001111000011110000111101000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(0),
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \inst5|ALT_INV_state.ex_istore2~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|operand[0]~0_combout\);

\inst5|state~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~41_combout\ = (!\inst5|altsyncram_component|auto_generated|q_a\(13) & !\inst5|altsyncram_component|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst5|state~41_combout\);

\inst5|state~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~56_combout\ = ( \inst5|state~41_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(11) & (\inst5|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|altsyncram_component|auto_generated|q_a\(12) & \inst5|state.decode~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst5|ALT_INV_state.decode~q\,
	datae => \inst5|ALT_INV_state~41_combout\,
	combout => \inst5|state~56_combout\);

\inst5|state.ex_call\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~56_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_call~q\);

\inst5|PC_stack[9][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PC_stack[9][0]~1_combout\ = (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & \inst5|state.ex_call~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	datab => \inst5|ALT_INV_state.ex_call~q\,
	combout => \inst5|PC_stack[9][0]~1_combout\);

\inst5|PC_stack[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][0]~q\,
	ena => \inst5|PC_stack[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[9][0]~q\);

\inst5|state~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~52_combout\ = ( \inst5|state~41_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(11) & (\inst5|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|altsyncram_component|auto_generated|q_a\(12) & \inst5|state.decode~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst5|ALT_INV_state.decode~q\,
	datae => \inst5|ALT_INV_state~41_combout\,
	combout => \inst5|state~52_combout\);

\inst5|state.ex_return\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~52_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_return~q\);

\inst5|PC_stack[0][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PC_stack[0][0]~0_combout\ = (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ((\inst5|state.ex_call~q\) # (\inst5|state.ex_return~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	datab => \inst5|ALT_INV_state.ex_return~q\,
	datac => \inst5|ALT_INV_state.ex_call~q\,
	combout => \inst5|PC_stack[0][0]~0_combout\);

\inst5|PC_stack[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[9][0]~q\,
	asdata => \inst5|PC_stack[7][0]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[8][0]~q\);

\inst5|PC_stack[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][0]~q\,
	asdata => \inst5|PC_stack[6][0]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[7][0]~q\);

\inst5|PC_stack[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[7][0]~q\,
	asdata => \inst5|PC_stack[5][0]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[6][0]~q\);

\inst5|PC_stack[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[6][0]~q\,
	asdata => \inst5|PC_stack[4][0]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[5][0]~q\);

\inst5|PC_stack[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[5][0]~q\,
	asdata => \inst5|PC_stack[3][0]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[4][0]~q\);

\inst5|PC_stack[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[4][0]~q\,
	asdata => \inst5|PC_stack[2][0]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[3][0]~q\);

\inst5|PC_stack[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[3][0]~q\,
	asdata => \inst5|PC_stack[1][0]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[2][0]~q\);

\inst5|PC_stack[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[2][0]~q\,
	asdata => \inst5|PC_stack[0][0]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[1][0]~q\);

\inst5|PC_stack[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[1][0]~q\,
	asdata => \inst5|PC\(0),
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[0][0]~q\);

\inst5|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~1_sumout\ = SUM(( \inst5|PC\(0) ) + ( VCC ) + ( !VCC ))
-- \inst5|Add0~2\ = CARRY(( \inst5|PC\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PC\(0),
	cin => GND,
	sumout => \inst5|Add0~1_sumout\,
	cout => \inst5|Add0~2\);

\inst5|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector11~0_combout\ = ( \inst5|Add0~1_sumout\ & ( (!\inst5|state.ex_return~q\ & (((\inst5|operand[0]~0_combout\)) # (\inst5|state.fetch~q\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][0]~q\)))) ) ) # ( !\inst5|Add0~1_sumout\ & ( 
-- (!\inst5|state.ex_return~q\ & (!\inst5|state.fetch~q\ & (\inst5|operand[0]~0_combout\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][0]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001111011101110000111100100010000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.fetch~q\,
	datab => \inst5|ALT_INV_operand[0]~0_combout\,
	datac => \inst5|ALT_INV_PC_stack[0][0]~q\,
	datad => \inst5|ALT_INV_state.ex_return~q\,
	datae => \inst5|ALT_INV_Add0~1_sumout\,
	combout => \inst5|Selector11~0_combout\);

\inst5|state~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~49_combout\ = (\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(11) & \inst5|state~33_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|ALT_INV_state~33_combout\,
	combout => \inst5|state~49_combout\);

\inst5|state.ex_reti\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~49_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_reti~q\);

\inst5|WideOr3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|WideOr3~1_combout\ = (!\inst5|state.init~q\) # (\inst5|state.ex_reti~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.init~q\,
	datab => \inst5|ALT_INV_state.ex_reti~q\,
	combout => \inst5|WideOr3~1_combout\);

\inst5|state~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~53_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(14) & ( \inst5|state.decode~q\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(11) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(15) & \inst5|altsyncram_component|auto_generated|q_a\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_state.decode~q\,
	combout => \inst5|state~53_combout\);

\inst5|state.ex_jneg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~53_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_jneg~q\);

\inst5|state~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~54_combout\ = ( \inst5|state~36_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(11) & (!\inst5|altsyncram_component|auto_generated|q_a\(12) & 
-- \inst5|altsyncram_component|auto_generated|q_a\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datae => \inst5|ALT_INV_state~36_combout\,
	combout => \inst5|state~54_combout\);

\inst5|state.ex_jzero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~54_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_jzero~q\);

\inst5|state~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~55_combout\ = (\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(14) & \inst5|state~40_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst5|ALT_INV_state~40_combout\,
	combout => \inst5|state~55_combout\);

\inst5|state.ex_jpos\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~55_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_jpos~q\);

\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

\inst7|B_DI[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|SWITCH_EN~combout\,
	d => \SW[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|B_DI\(1));

\inst4|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~1_sumout\ = SUM(( \inst4|COUNT[0]~2_combout\ ) + ( \inst4|COUNT[1]~6_combout\ ) + ( !VCC ))
-- \inst4|Add0~2\ = CARRY(( \inst4|COUNT[0]~2_combout\ ) + ( \inst4|COUNT[1]~6_combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[0]~2_combout\,
	dataf => \inst4|ALT_INV_COUNT[1]~6_combout\,
	cin => GND,
	sumout => \inst4|Add0~1_sumout\,
	cout => \inst4|Add0~2\);

\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

\inst7|B_DI[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|SWITCH_EN~combout\,
	d => \SW[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|B_DI\(2));

\inst4|IO_COUNT[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(2) = ( \inst4|IO_COUNT\(2) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(2) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[2]~10_combout\ ) ) ) # ( !\inst4|IO_COUNT\(2) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[2]~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[2]~10_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(2),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(2));

\IO_DATA[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[2]~2_combout\ = ( \inst4|IO_COUNT\(2) & ( \inst5|AC\(2) & ( ((!\inst6|SWITCH_EN~combout\) # (\inst7|B_DI\(2))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( !\inst4|IO_COUNT\(2) & ( \inst5|AC\(2) & ( ((!\inst6|SWITCH_EN~combout\ & 
-- (!\inst6|TIMER2_EN~combout\)) # (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(2))))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( \inst4|IO_COUNT\(2) & ( !\inst5|AC\(2) & ( (!\inst5|IO_WRITE_int~q\ & ((!\inst6|SWITCH_EN~combout\ & (\inst6|TIMER2_EN~combout\)) # 
-- (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(2)))))) ) ) ) # ( !\inst4|IO_COUNT\(2) & ( !\inst5|AC\(2) & ( (!\inst5|IO_WRITE_int~q\ & (\inst6|SWITCH_EN~combout\ & \inst7|B_DI\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010000010101011010101111101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_SWITCH_EN~combout\,
	datac => \inst6|ALT_INV_TIMER2_EN~combout\,
	datad => \inst7|ALT_INV_B_DI\(2),
	datae => \inst4|ALT_INV_IO_COUNT\(2),
	dataf => \inst5|ALT_INV_AC\(2),
	combout => \IO_DATA[2]~2_combout\);

\inst5|Add1~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~64_combout\ = (!\inst5|state.ex_sub~q\ & !\inst5|state.ex_addi~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_sub~q\,
	datab => \inst5|ALT_INV_state.ex_addi~q\,
	combout => \inst5|Add1~64_combout\);

\inst5|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~65_combout\ = (!\inst5|state.ex_sub~q\ & ((\inst5|state.ex_add~q\) # (\inst5|state.ex_addi~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010001010100010101000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_sub~q\,
	datab => \inst5|ALT_INV_state.ex_addi~q\,
	datac => \inst5|ALT_INV_state.ex_add~q\,
	combout => \inst5|Add1~65_combout\);

\inst5|Add1~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~72_combout\ = ( \inst5|Add1~65_combout\ & ( (!\inst5|WideNor0~combout\ & (((\inst5|altsyncram_component|auto_generated|q_a\(2))))) # (\inst5|WideNor0~combout\ & ((!\inst5|Add1~64_combout\ & (\inst5|IR\(2))) # (\inst5|Add1~64_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(2)))))) ) ) # ( !\inst5|Add1~65_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(2) & !\inst5|Add1~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001101010011001111001100000000000011010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(2),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \inst5|ALT_INV_WideNor0~combout\,
	datad => \inst5|ALT_INV_Add1~64_combout\,
	datae => \inst5|ALT_INV_Add1~65_combout\,
	combout => \inst5|Add1~72_combout\);

\inst5|operand[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|operand[1]~1_combout\ = ( \inst5|state.ex_iload~q\ & ( \inst5|altsyncram_component|auto_generated|q_a\(1) ) ) # ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & ((!\inst5|state.ex_istore2~q\ & (\inst5|IR\(1))) # 
-- (\inst5|state.ex_istore2~q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(1)))))) # (\inst5|state.decode~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001111000011110000111101000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(1),
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \inst5|ALT_INV_state.ex_istore2~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|operand[1]~1_combout\);

\inst5|PC_stack[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][1]~q\,
	ena => \inst5|PC_stack[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[9][1]~q\);

\inst5|PC_stack[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[9][1]~q\,
	asdata => \inst5|PC_stack[7][1]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[8][1]~q\);

\inst5|PC_stack[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][1]~q\,
	asdata => \inst5|PC_stack[6][1]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[7][1]~q\);

\inst5|PC_stack[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[7][1]~q\,
	asdata => \inst5|PC_stack[5][1]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[6][1]~q\);

\inst5|PC_stack[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[6][1]~q\,
	asdata => \inst5|PC_stack[4][1]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[5][1]~q\);

\inst5|PC_stack[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[5][1]~q\,
	asdata => \inst5|PC_stack[3][1]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[4][1]~q\);

\inst5|PC_stack[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[4][1]~q\,
	asdata => \inst5|PC_stack[2][1]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[3][1]~q\);

\inst5|PC_stack[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[3][1]~q\,
	asdata => \inst5|PC_stack[1][1]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[2][1]~q\);

\inst5|PC_stack[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[2][1]~q\,
	asdata => \inst5|PC_stack[0][1]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[1][1]~q\);

\inst5|PC_stack[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[1][1]~q\,
	asdata => \inst5|PC\(1),
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[0][1]~q\);

\inst5|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~5_sumout\ = SUM(( \inst5|PC\(1) ) + ( GND ) + ( \inst5|Add0~2\ ))
-- \inst5|Add0~6\ = CARRY(( \inst5|PC\(1) ) + ( GND ) + ( \inst5|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PC\(1),
	cin => \inst5|Add0~2\,
	sumout => \inst5|Add0~5_sumout\,
	cout => \inst5|Add0~6\);

\inst5|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector10~0_combout\ = ( \inst5|Add0~5_sumout\ & ( (!\inst5|state.ex_return~q\ & (((\inst5|operand[1]~1_combout\)) # (\inst5|state.fetch~q\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][1]~q\)))) ) ) # ( !\inst5|Add0~5_sumout\ & ( 
-- (!\inst5|state.ex_return~q\ & (!\inst5|state.fetch~q\ & (\inst5|operand[1]~1_combout\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][1]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111011100000111111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.fetch~q\,
	datab => \inst5|ALT_INV_operand[1]~1_combout\,
	datac => \inst5|ALT_INV_state.ex_return~q\,
	datad => \inst5|ALT_INV_PC_stack[0][1]~q\,
	datae => \inst5|ALT_INV_Add0~5_sumout\,
	combout => \inst5|Selector10~0_combout\);

\inst5|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector10~0_combout\,
	sclr => \inst5|WideOr3~1_combout\,
	ena => \inst5|PC[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC\(1));

\inst5|next_mem_addr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|next_mem_addr[1]~1_combout\ = ( \inst5|PC\(1) & ( ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(1)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(1)))) # (\inst5|state.fetch~q\) ) ) # ( !\inst5|PC\(1) & ( 
-- (!\inst5|state.fetch~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(1)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(1),
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \inst5|ALT_INV_WideNor0~combout\,
	datae => \inst5|ALT_INV_PC\(1),
	combout => \inst5|next_mem_addr[1]~1_combout\);

\inst5|operand[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|operand[2]~2_combout\ = ( \inst5|state.ex_iload~q\ & ( \inst5|altsyncram_component|auto_generated|q_a\(2) ) ) # ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & ((!\inst5|state.ex_istore2~q\ & (\inst5|IR\(2))) # 
-- (\inst5|state.ex_istore2~q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(2)))))) # (\inst5|state.decode~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001111000011110000111101000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(2),
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \inst5|ALT_INV_state.ex_istore2~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|operand[2]~2_combout\);

\inst5|PC_stack[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][2]~q\,
	ena => \inst5|PC_stack[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[9][2]~q\);

\inst5|PC_stack[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[9][2]~q\,
	asdata => \inst5|PC_stack[7][2]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[8][2]~q\);

\inst5|PC_stack[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][2]~q\,
	asdata => \inst5|PC_stack[6][2]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[7][2]~q\);

\inst5|PC_stack[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[7][2]~q\,
	asdata => \inst5|PC_stack[5][2]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[6][2]~q\);

\inst5|PC_stack[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[6][2]~q\,
	asdata => \inst5|PC_stack[4][2]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[5][2]~q\);

\inst5|PC_stack[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[5][2]~q\,
	asdata => \inst5|PC_stack[3][2]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[4][2]~q\);

\inst5|PC_stack[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[4][2]~q\,
	asdata => \inst5|PC_stack[2][2]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[3][2]~q\);

\inst5|PC_stack[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[3][2]~q\,
	asdata => \inst5|PC_stack[1][2]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[2][2]~q\);

\inst5|PC_stack[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[2][2]~q\,
	asdata => \inst5|PC_stack[0][2]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[1][2]~q\);

\inst5|PC_stack[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[1][2]~q\,
	asdata => \inst5|PC\(2),
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[0][2]~q\);

\inst5|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~9_sumout\ = SUM(( \inst5|PC\(2) ) + ( GND ) + ( \inst5|Add0~6\ ))
-- \inst5|Add0~10\ = CARRY(( \inst5|PC\(2) ) + ( GND ) + ( \inst5|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PC\(2),
	cin => \inst5|Add0~6\,
	sumout => \inst5|Add0~9_sumout\,
	cout => \inst5|Add0~10\);

\inst5|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector9~0_combout\ = ( \inst5|Add0~9_sumout\ & ( (!\inst5|state.ex_return~q\ & (((\inst5|operand[2]~2_combout\)) # (\inst5|state.fetch~q\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][2]~q\)))) ) ) # ( !\inst5|Add0~9_sumout\ & ( 
-- (!\inst5|state.ex_return~q\ & (!\inst5|state.fetch~q\ & (\inst5|operand[2]~2_combout\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][2]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111011100000111111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.fetch~q\,
	datab => \inst5|ALT_INV_operand[2]~2_combout\,
	datac => \inst5|ALT_INV_state.ex_return~q\,
	datad => \inst5|ALT_INV_PC_stack[0][2]~q\,
	datae => \inst5|ALT_INV_Add0~9_sumout\,
	combout => \inst5|Selector9~0_combout\);

\inst5|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector9~0_combout\,
	sclr => \inst5|WideOr3~1_combout\,
	ena => \inst5|PC[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC\(2));

\inst5|next_mem_addr[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|next_mem_addr[2]~2_combout\ = ( \inst5|PC\(2) & ( ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(2)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(2)))) # (\inst5|state.fetch~q\) ) ) # ( !\inst5|PC\(2) & ( 
-- (!\inst5|state.fetch~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(2)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(2),
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \inst5|ALT_INV_WideNor0~combout\,
	datae => \inst5|ALT_INV_PC\(2),
	combout => \inst5|next_mem_addr[2]~2_combout\);

\inst5|operand[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|operand[3]~3_combout\ = ( \inst5|state.ex_iload~q\ & ( \inst5|altsyncram_component|auto_generated|q_a\(3) ) ) # ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & ((!\inst5|state.ex_istore2~q\ & (\inst5|IR\(3))) # 
-- (\inst5|state.ex_istore2~q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(3)))))) # (\inst5|state.decode~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001111000011110000111101000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \inst5|ALT_INV_state.ex_istore2~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|operand[3]~3_combout\);

\inst5|PC_stack[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][3]~q\,
	ena => \inst5|PC_stack[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[9][3]~q\);

\inst5|PC_stack[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[9][3]~q\,
	asdata => \inst5|PC_stack[7][3]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[8][3]~q\);

\inst5|PC_stack[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][3]~q\,
	asdata => \inst5|PC_stack[6][3]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[7][3]~q\);

\inst5|PC_stack[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[7][3]~q\,
	asdata => \inst5|PC_stack[5][3]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[6][3]~q\);

\inst5|PC_stack[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[6][3]~q\,
	asdata => \inst5|PC_stack[4][3]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[5][3]~q\);

\inst5|PC_stack[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[5][3]~q\,
	asdata => \inst5|PC_stack[3][3]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[4][3]~q\);

\inst5|PC_stack[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[4][3]~q\,
	asdata => \inst5|PC_stack[2][3]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[3][3]~q\);

\inst5|PC_stack[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[3][3]~q\,
	asdata => \inst5|PC_stack[1][3]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[2][3]~q\);

\inst5|PC_stack[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[2][3]~q\,
	asdata => \inst5|PC_stack[0][3]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[1][3]~q\);

\inst5|PC_stack[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[1][3]~q\,
	asdata => \inst5|PC\(3),
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[0][3]~q\);

\inst5|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~13_sumout\ = SUM(( \inst5|PC\(3) ) + ( GND ) + ( \inst5|Add0~10\ ))
-- \inst5|Add0~14\ = CARRY(( \inst5|PC\(3) ) + ( GND ) + ( \inst5|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PC\(3),
	cin => \inst5|Add0~10\,
	sumout => \inst5|Add0~13_sumout\,
	cout => \inst5|Add0~14\);

\inst5|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector8~0_combout\ = ( \inst5|Add0~13_sumout\ & ( (!\inst5|state.ex_return~q\ & (((\inst5|operand[3]~3_combout\)) # (\inst5|state.fetch~q\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][3]~q\)))) ) ) # ( !\inst5|Add0~13_sumout\ & ( 
-- (!\inst5|state.ex_return~q\ & (!\inst5|state.fetch~q\ & (\inst5|operand[3]~3_combout\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][3]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111011100000111111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.fetch~q\,
	datab => \inst5|ALT_INV_operand[3]~3_combout\,
	datac => \inst5|ALT_INV_state.ex_return~q\,
	datad => \inst5|ALT_INV_PC_stack[0][3]~q\,
	datae => \inst5|ALT_INV_Add0~13_sumout\,
	combout => \inst5|Selector8~0_combout\);

\inst5|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector8~0_combout\,
	sclr => \inst5|WideOr3~1_combout\,
	ena => \inst5|PC[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC\(3));

\inst5|next_mem_addr[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|next_mem_addr[3]~3_combout\ = ( \inst5|PC\(3) & ( ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(3)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(3)))) # (\inst5|state.fetch~q\) ) ) # ( !\inst5|PC\(3) & ( 
-- (!\inst5|state.fetch~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(3)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \inst5|ALT_INV_WideNor0~combout\,
	datae => \inst5|ALT_INV_PC\(3),
	combout => \inst5|next_mem_addr[3]~3_combout\);

\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

\inst7|B_DI[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|SWITCH_EN~combout\,
	d => \SW[4]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|B_DI\(4));

\inst4|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~9_sumout\ = SUM(( \inst4|COUNT[3]~14_combout\ ) + ( GND ) + ( \inst4|Add0~6\ ))
-- \inst4|Add0~10\ = CARRY(( \inst4|COUNT[3]~14_combout\ ) + ( GND ) + ( \inst4|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[3]~14_combout\,
	cin => \inst4|Add0~6\,
	sumout => \inst4|Add0~9_sumout\,
	cout => \inst4|Add0~10\);

\inst4|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~13_sumout\ = SUM(( \inst4|COUNT[4]~18_combout\ ) + ( GND ) + ( \inst4|Add0~10\ ))
-- \inst4|Add0~14\ = CARRY(( \inst4|COUNT[4]~18_combout\ ) + ( GND ) + ( \inst4|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[4]~18_combout\,
	cin => \inst4|Add0~10\,
	sumout => \inst4|Add0~13_sumout\,
	cout => \inst4|Add0~14\);

\inst4|COUNT[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[4]~17_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[4]~4_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ 
-- & ( \inst4|COUNT[4]~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[4]~4_combout\,
	datad => \inst4|ALT_INV_COUNT[4]~17_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[4]~17_combout\);

\inst4|COUNT[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[4]~19_combout\ = !\inst4|Add0~13_sumout\ $ (!\inst4|COUNT[4]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~13_sumout\,
	datab => \inst4|ALT_INV_COUNT[4]~17_combout\,
	combout => \inst4|COUNT[4]~19_combout\);

\inst4|COUNT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[0]~0_combout\ = (!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\) # (\inst4|COUNT[15]~82_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	datab => \inst4|ALT_INV_COUNT[15]~82_combout\,
	combout => \inst4|COUNT[0]~0_combout\);

\inst4|COUNT[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[4]~19_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[4]~_emulated_q\);

\inst4|COUNT[4]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[4]~18_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[4]~_emulated_q\ $ ((!\inst4|COUNT[4]~17_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[4]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[4]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[4]~17_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[4]~4_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[4]~18_combout\);

\inst4|IO_COUNT[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(4) = ( \inst4|IO_COUNT\(4) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(4) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[4]~18_combout\ ) ) ) # ( !\inst4|IO_COUNT\(4) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[4]~18_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[4]~18_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(4),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(4));

\IO_DATA[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[4]~4_combout\ = ( \inst4|IO_COUNT\(4) & ( \inst5|AC\(4) & ( ((!\inst6|SWITCH_EN~combout\) # (\inst7|B_DI\(4))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( !\inst4|IO_COUNT\(4) & ( \inst5|AC\(4) & ( ((!\inst6|SWITCH_EN~combout\ & 
-- (!\inst6|TIMER2_EN~combout\)) # (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(4))))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( \inst4|IO_COUNT\(4) & ( !\inst5|AC\(4) & ( (!\inst5|IO_WRITE_int~q\ & ((!\inst6|SWITCH_EN~combout\ & (\inst6|TIMER2_EN~combout\)) # 
-- (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(4)))))) ) ) ) # ( !\inst4|IO_COUNT\(4) & ( !\inst5|AC\(4) & ( (!\inst5|IO_WRITE_int~q\ & (\inst6|SWITCH_EN~combout\ & \inst7|B_DI\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010000010101011010101111101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_SWITCH_EN~combout\,
	datac => \inst6|ALT_INV_TIMER2_EN~combout\,
	datad => \inst7|ALT_INV_B_DI\(4),
	datae => \inst4|ALT_INV_IO_COUNT\(4),
	dataf => \inst5|ALT_INV_AC\(4),
	combout => \IO_DATA[4]~4_combout\);

\inst5|Add1~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~74_combout\ = ( \inst5|Add1~65_combout\ & ( (!\inst5|WideNor0~combout\ & (((\inst5|altsyncram_component|auto_generated|q_a\(4))))) # (\inst5|WideNor0~combout\ & ((!\inst5|Add1~64_combout\ & (\inst5|IR\(4))) # (\inst5|Add1~64_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(4)))))) ) ) # ( !\inst5|Add1~65_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(4) & !\inst5|Add1~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001101010011001111001100000000000011010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \inst5|ALT_INV_WideNor0~combout\,
	datad => \inst5|ALT_INV_Add1~64_combout\,
	datae => \inst5|ALT_INV_Add1~65_combout\,
	combout => \inst5|Add1~74_combout\);

\inst5|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~73_combout\ = ( \inst5|Add1~65_combout\ & ( (!\inst5|WideNor0~combout\ & (((\inst5|altsyncram_component|auto_generated|q_a\(3))))) # (\inst5|WideNor0~combout\ & ((!\inst5|Add1~64_combout\ & (\inst5|IR\(3))) # (\inst5|Add1~64_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(3)))))) ) ) # ( !\inst5|Add1~65_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(3) & !\inst5|Add1~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001101010011001111001100000000000011010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \inst5|ALT_INV_WideNor0~combout\,
	datad => \inst5|ALT_INV_Add1~64_combout\,
	datae => \inst5|ALT_INV_Add1~65_combout\,
	combout => \inst5|Add1~73_combout\);

\inst5|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~9_sumout\ = SUM(( \inst5|Add1~72_combout\ ) + ( (\inst5|AC\(2) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~6\ ))
-- \inst5|Add1~10\ = CARRY(( \inst5|Add1~72_combout\ ) + ( (\inst5|AC\(2) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_addi~q\,
	datac => \inst5|ALT_INV_state.ex_sub~q\,
	datad => \inst5|ALT_INV_Add1~72_combout\,
	dataf => \inst5|ALT_INV_AC\(2),
	cin => \inst5|Add1~6\,
	sumout => \inst5|Add1~9_sumout\,
	cout => \inst5|Add1~10\);

\inst5|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~13_sumout\ = SUM(( \inst5|Add1~73_combout\ ) + ( (\inst5|AC\(3) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~10\ ))
-- \inst5|Add1~14\ = CARRY(( \inst5|Add1~73_combout\ ) + ( (\inst5|AC\(3) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_addi~q\,
	datac => \inst5|ALT_INV_state.ex_sub~q\,
	datad => \inst5|ALT_INV_Add1~73_combout\,
	dataf => \inst5|ALT_INV_AC\(3),
	cin => \inst5|Add1~10\,
	sumout => \inst5|Add1~13_sumout\,
	cout => \inst5|Add1~14\);

\inst5|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~17_sumout\ = SUM(( \inst5|Add1~74_combout\ ) + ( (\inst5|AC\(4) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~14\ ))
-- \inst5|Add1~18\ = CARRY(( \inst5|Add1~74_combout\ ) + ( (\inst5|AC\(4) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_addi~q\,
	datac => \inst5|ALT_INV_state.ex_sub~q\,
	datad => \inst5|ALT_INV_Add1~74_combout\,
	dataf => \inst5|ALT_INV_AC\(4),
	cin => \inst5|Add1~14\,
	sumout => \inst5|Add1~17_sumout\,
	cout => \inst5|Add1~18\);

\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

\inst7|B_DI[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|SWITCH_EN~combout\,
	d => \SW[7]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|B_DI\(7));

\inst4|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~17_sumout\ = SUM(( \inst4|COUNT[5]~22_combout\ ) + ( GND ) + ( \inst4|Add0~14\ ))
-- \inst4|Add0~18\ = CARRY(( \inst4|COUNT[5]~22_combout\ ) + ( GND ) + ( \inst4|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[5]~22_combout\,
	cin => \inst4|Add0~14\,
	sumout => \inst4|Add0~17_sumout\,
	cout => \inst4|Add0~18\);

\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

\inst7|B_DI[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|SWITCH_EN~combout\,
	d => \SW[5]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|B_DI\(5));

\inst4|IO_COUNT[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(5) = ( \inst4|IO_COUNT\(5) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(5) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[5]~22_combout\ ) ) ) # ( !\inst4|IO_COUNT\(5) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[5]~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[5]~22_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(5),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(5));

\inst5|operand[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|operand[5]~5_combout\ = ( \inst5|state.ex_iload~q\ & ( \inst5|altsyncram_component|auto_generated|q_a\(5) ) ) # ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & ((!\inst5|state.ex_istore2~q\ & (\inst5|IR\(5))) # 
-- (\inst5|state.ex_istore2~q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(5)))))) # (\inst5|state.decode~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001111000011110000111101000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(5),
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \inst5|ALT_INV_state.ex_istore2~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|operand[5]~5_combout\);

\inst5|PC_stack[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][5]~q\,
	ena => \inst5|PC_stack[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[9][5]~q\);

\inst5|PC_stack[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[9][5]~q\,
	asdata => \inst5|PC_stack[7][5]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[8][5]~q\);

\inst5|PC_stack[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][5]~q\,
	asdata => \inst5|PC_stack[6][5]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[7][5]~q\);

\inst5|PC_stack[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[7][5]~q\,
	asdata => \inst5|PC_stack[5][5]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[6][5]~q\);

\inst5|PC_stack[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[6][5]~q\,
	asdata => \inst5|PC_stack[4][5]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[5][5]~q\);

\inst5|PC_stack[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[5][5]~q\,
	asdata => \inst5|PC_stack[3][5]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[4][5]~q\);

\inst5|PC_stack[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[4][5]~q\,
	asdata => \inst5|PC_stack[2][5]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[3][5]~q\);

\inst5|PC_stack[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[3][5]~q\,
	asdata => \inst5|PC_stack[1][5]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[2][5]~q\);

\inst5|PC_stack[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[2][5]~q\,
	asdata => \inst5|PC_stack[0][5]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[1][5]~q\);

\inst5|PC_stack[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[1][5]~q\,
	asdata => \inst5|PC\(5),
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[0][5]~q\);

\inst5|operand[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|operand[4]~4_combout\ = ( \inst5|state.ex_iload~q\ & ( \inst5|altsyncram_component|auto_generated|q_a\(4) ) ) # ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & ((!\inst5|state.ex_istore2~q\ & (\inst5|IR\(4))) # 
-- (\inst5|state.ex_istore2~q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(4)))))) # (\inst5|state.decode~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001111000011110000111101000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \inst5|ALT_INV_state.ex_istore2~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|operand[4]~4_combout\);

\inst5|PC_stack[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][4]~q\,
	ena => \inst5|PC_stack[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[9][4]~q\);

\inst5|PC_stack[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[9][4]~q\,
	asdata => \inst5|PC_stack[7][4]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[8][4]~q\);

\inst5|PC_stack[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][4]~q\,
	asdata => \inst5|PC_stack[6][4]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[7][4]~q\);

\inst5|PC_stack[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[7][4]~q\,
	asdata => \inst5|PC_stack[5][4]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[6][4]~q\);

\inst5|PC_stack[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[6][4]~q\,
	asdata => \inst5|PC_stack[4][4]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[5][4]~q\);

\inst5|PC_stack[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[5][4]~q\,
	asdata => \inst5|PC_stack[3][4]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[4][4]~q\);

\inst5|PC_stack[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[4][4]~q\,
	asdata => \inst5|PC_stack[2][4]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[3][4]~q\);

\inst5|PC_stack[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[3][4]~q\,
	asdata => \inst5|PC_stack[1][4]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[2][4]~q\);

\inst5|PC_stack[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[2][4]~q\,
	asdata => \inst5|PC_stack[0][4]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[1][4]~q\);

\inst5|PC_stack[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[1][4]~q\,
	asdata => \inst5|PC\(4),
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[0][4]~q\);

\inst5|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~17_sumout\ = SUM(( \inst5|PC\(4) ) + ( GND ) + ( \inst5|Add0~14\ ))
-- \inst5|Add0~18\ = CARRY(( \inst5|PC\(4) ) + ( GND ) + ( \inst5|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PC\(4),
	cin => \inst5|Add0~14\,
	sumout => \inst5|Add0~17_sumout\,
	cout => \inst5|Add0~18\);

\inst5|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector7~0_combout\ = ( \inst5|Add0~17_sumout\ & ( (!\inst5|state.ex_return~q\ & (((\inst5|operand[4]~4_combout\)) # (\inst5|state.fetch~q\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][4]~q\)))) ) ) # ( !\inst5|Add0~17_sumout\ & ( 
-- (!\inst5|state.ex_return~q\ & (!\inst5|state.fetch~q\ & (\inst5|operand[4]~4_combout\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][4]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111011100000111111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.fetch~q\,
	datab => \inst5|ALT_INV_operand[4]~4_combout\,
	datac => \inst5|ALT_INV_state.ex_return~q\,
	datad => \inst5|ALT_INV_PC_stack[0][4]~q\,
	datae => \inst5|ALT_INV_Add0~17_sumout\,
	combout => \inst5|Selector7~0_combout\);

\inst5|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector7~0_combout\,
	sclr => \inst5|WideOr3~1_combout\,
	ena => \inst5|PC[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC\(4));

\inst5|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~21_sumout\ = SUM(( \inst5|PC\(5) ) + ( GND ) + ( \inst5|Add0~18\ ))
-- \inst5|Add0~22\ = CARRY(( \inst5|PC\(5) ) + ( GND ) + ( \inst5|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PC\(5),
	cin => \inst5|Add0~18\,
	sumout => \inst5|Add0~21_sumout\,
	cout => \inst5|Add0~22\);

\inst5|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector6~0_combout\ = ( \inst5|Add0~21_sumout\ & ( (!\inst5|state.ex_return~q\ & (((\inst5|operand[5]~5_combout\)) # (\inst5|state.fetch~q\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][5]~q\)))) ) ) # ( !\inst5|Add0~21_sumout\ & ( 
-- (!\inst5|state.ex_return~q\ & (!\inst5|state.fetch~q\ & (\inst5|operand[5]~5_combout\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][5]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111011100000111111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.fetch~q\,
	datab => \inst5|ALT_INV_operand[5]~5_combout\,
	datac => \inst5|ALT_INV_state.ex_return~q\,
	datad => \inst5|ALT_INV_PC_stack[0][5]~q\,
	datae => \inst5|ALT_INV_Add0~21_sumout\,
	combout => \inst5|Selector6~0_combout\);

\inst5|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector6~0_combout\,
	sclr => \inst5|WideOr3~1_combout\,
	ena => \inst5|PC[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC\(5));

\inst5|next_mem_addr[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|next_mem_addr[5]~5_combout\ = ( \inst5|PC\(5) & ( ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(5)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(5)))) # (\inst5|state.fetch~q\) ) ) # ( !\inst5|PC\(5) & ( 
-- (!\inst5|state.fetch~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(5)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(5),
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \inst5|ALT_INV_WideNor0~combout\,
	datae => \inst5|ALT_INV_PC\(5),
	combout => \inst5|next_mem_addr[5]~5_combout\);

\inst5|operand[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|operand[6]~6_combout\ = ( \inst5|state.ex_iload~q\ & ( \inst5|altsyncram_component|auto_generated|q_a\(6) ) ) # ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & ((!\inst5|state.ex_istore2~q\ & (\inst5|IR\(6))) # 
-- (\inst5|state.ex_istore2~q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(6)))))) # (\inst5|state.decode~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001111000011110000111101000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(6),
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \inst5|ALT_INV_state.ex_istore2~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|operand[6]~6_combout\);

\inst5|PC_stack[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][6]~q\,
	ena => \inst5|PC_stack[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[9][6]~q\);

\inst5|PC_stack[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[9][6]~q\,
	asdata => \inst5|PC_stack[7][6]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[8][6]~q\);

\inst5|PC_stack[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][6]~q\,
	asdata => \inst5|PC_stack[6][6]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[7][6]~q\);

\inst5|PC_stack[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[7][6]~q\,
	asdata => \inst5|PC_stack[5][6]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[6][6]~q\);

\inst5|PC_stack[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[6][6]~q\,
	asdata => \inst5|PC_stack[4][6]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[5][6]~q\);

\inst5|PC_stack[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[5][6]~q\,
	asdata => \inst5|PC_stack[3][6]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[4][6]~q\);

\inst5|PC_stack[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[4][6]~q\,
	asdata => \inst5|PC_stack[2][6]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[3][6]~q\);

\inst5|PC_stack[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[3][6]~q\,
	asdata => \inst5|PC_stack[1][6]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[2][6]~q\);

\inst5|PC_stack[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[2][6]~q\,
	asdata => \inst5|PC_stack[0][6]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[1][6]~q\);

\inst5|PC_stack[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[1][6]~q\,
	asdata => \inst5|PC\(6),
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[0][6]~q\);

\inst5|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~25_sumout\ = SUM(( \inst5|PC\(6) ) + ( GND ) + ( \inst5|Add0~22\ ))
-- \inst5|Add0~26\ = CARRY(( \inst5|PC\(6) ) + ( GND ) + ( \inst5|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PC\(6),
	cin => \inst5|Add0~22\,
	sumout => \inst5|Add0~25_sumout\,
	cout => \inst5|Add0~26\);

\inst5|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector5~0_combout\ = ( \inst5|Add0~25_sumout\ & ( (!\inst5|state.ex_return~q\ & (((\inst5|operand[6]~6_combout\)) # (\inst5|state.fetch~q\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][6]~q\)))) ) ) # ( !\inst5|Add0~25_sumout\ & ( 
-- (!\inst5|state.ex_return~q\ & (!\inst5|state.fetch~q\ & (\inst5|operand[6]~6_combout\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][6]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111011100000111111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.fetch~q\,
	datab => \inst5|ALT_INV_operand[6]~6_combout\,
	datac => \inst5|ALT_INV_state.ex_return~q\,
	datad => \inst5|ALT_INV_PC_stack[0][6]~q\,
	datae => \inst5|ALT_INV_Add0~25_sumout\,
	combout => \inst5|Selector5~0_combout\);

\inst5|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector5~0_combout\,
	sclr => \inst5|WideOr3~1_combout\,
	ena => \inst5|PC[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC\(6));

\inst5|next_mem_addr[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|next_mem_addr[6]~6_combout\ = ( \inst5|PC\(6) & ( ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(6)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(6)))) # (\inst5|state.fetch~q\) ) ) # ( !\inst5|PC\(6) & ( 
-- (!\inst5|state.fetch~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(6)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(6),
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \inst5|ALT_INV_WideNor0~combout\,
	datae => \inst5|ALT_INV_PC\(6),
	combout => \inst5|next_mem_addr[6]~6_combout\);

\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

\inst7|B_DI[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|SWITCH_EN~combout\,
	d => \SW[8]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|B_DI\(8));

\inst4|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~25_sumout\ = SUM(( \inst4|COUNT[7]~30_combout\ ) + ( GND ) + ( \inst4|Add0~22\ ))
-- \inst4|Add0~26\ = CARRY(( \inst4|COUNT[7]~30_combout\ ) + ( GND ) + ( \inst4|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[7]~30_combout\,
	cin => \inst4|Add0~22\,
	sumout => \inst4|Add0~25_sumout\,
	cout => \inst4|Add0~26\);

\inst4|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~29_sumout\ = SUM(( \inst4|COUNT[8]~34_combout\ ) + ( GND ) + ( \inst4|Add0~26\ ))
-- \inst4|Add0~30\ = CARRY(( \inst4|COUNT[8]~34_combout\ ) + ( GND ) + ( \inst4|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[8]~34_combout\,
	cin => \inst4|Add0~26\,
	sumout => \inst4|Add0~29_sumout\,
	cout => \inst4|Add0~30\);

\inst4|COUNT[8]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[8]~33_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[8]~8_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ 
-- & ( \inst4|COUNT[8]~33_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[8]~8_combout\,
	datad => \inst4|ALT_INV_COUNT[8]~33_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[8]~33_combout\);

\inst4|COUNT[8]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[8]~35_combout\ = !\inst4|Add0~29_sumout\ $ (!\inst4|COUNT[8]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~29_sumout\,
	datab => \inst4|ALT_INV_COUNT[8]~33_combout\,
	combout => \inst4|COUNT[8]~35_combout\);

\inst4|COUNT[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[8]~35_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[8]~_emulated_q\);

\inst4|COUNT[8]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[8]~34_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[8]~_emulated_q\ $ ((!\inst4|COUNT[8]~33_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[8]~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[8]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[8]~33_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[8]~8_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[8]~34_combout\);

\inst4|IO_COUNT[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(8) = ( \inst4|IO_COUNT\(8) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(8) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[8]~34_combout\ ) ) ) # ( !\inst4|IO_COUNT\(8) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[8]~34_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[8]~34_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(8),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(8));

\IO_DATA[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[8]~8_combout\ = ( \inst4|IO_COUNT\(8) & ( \inst5|AC\(8) & ( ((!\inst6|SWITCH_EN~combout\) # (\inst7|B_DI\(8))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( !\inst4|IO_COUNT\(8) & ( \inst5|AC\(8) & ( ((!\inst6|SWITCH_EN~combout\ & 
-- (!\inst6|TIMER2_EN~combout\)) # (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(8))))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( \inst4|IO_COUNT\(8) & ( !\inst5|AC\(8) & ( (!\inst5|IO_WRITE_int~q\ & ((!\inst6|SWITCH_EN~combout\ & (\inst6|TIMER2_EN~combout\)) # 
-- (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(8)))))) ) ) ) # ( !\inst4|IO_COUNT\(8) & ( !\inst5|AC\(8) & ( (!\inst5|IO_WRITE_int~q\ & (\inst6|SWITCH_EN~combout\ & \inst7|B_DI\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010000010101011010101111101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_SWITCH_EN~combout\,
	datac => \inst6|ALT_INV_TIMER2_EN~combout\,
	datad => \inst7|ALT_INV_B_DI\(8),
	datae => \inst4|ALT_INV_IO_COUNT\(8),
	dataf => \inst5|ALT_INV_AC\(8),
	combout => \IO_DATA[8]~8_combout\);

\inst5|Add1~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~78_combout\ = ( \inst5|Add1~65_combout\ & ( (!\inst5|WideNor0~combout\ & (((\inst5|altsyncram_component|auto_generated|q_a\(8))))) # (\inst5|WideNor0~combout\ & ((!\inst5|Add1~64_combout\ & (\inst5|IR\(8))) # (\inst5|Add1~64_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(8)))))) ) ) # ( !\inst5|Add1~65_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(8) & !\inst5|Add1~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001101010011001111001100000000000011010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(8),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \inst5|ALT_INV_WideNor0~combout\,
	datad => \inst5|ALT_INV_Add1~64_combout\,
	datae => \inst5|ALT_INV_Add1~65_combout\,
	combout => \inst5|Add1~78_combout\);

\inst5|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~77_combout\ = ( \inst5|Add1~65_combout\ & ( (!\inst5|WideNor0~combout\ & (((\inst5|altsyncram_component|auto_generated|q_a\(7))))) # (\inst5|WideNor0~combout\ & ((!\inst5|Add1~64_combout\ & (\inst5|IR\(7))) # (\inst5|Add1~64_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(7)))))) ) ) # ( !\inst5|Add1~65_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(7) & !\inst5|Add1~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001101010011001111001100000000000011010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(7),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \inst5|ALT_INV_WideNor0~combout\,
	datad => \inst5|ALT_INV_Add1~64_combout\,
	datae => \inst5|ALT_INV_Add1~65_combout\,
	combout => \inst5|Add1~77_combout\);

\inst5|Add1~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~76_combout\ = ( \inst5|Add1~65_combout\ & ( (!\inst5|WideNor0~combout\ & (((\inst5|altsyncram_component|auto_generated|q_a\(6))))) # (\inst5|WideNor0~combout\ & ((!\inst5|Add1~64_combout\ & (\inst5|IR\(6))) # (\inst5|Add1~64_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(6)))))) ) ) # ( !\inst5|Add1~65_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(6) & !\inst5|Add1~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001101010011001111001100000000000011010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(6),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \inst5|ALT_INV_WideNor0~combout\,
	datad => \inst5|ALT_INV_Add1~64_combout\,
	datae => \inst5|ALT_INV_Add1~65_combout\,
	combout => \inst5|Add1~76_combout\);

\inst5|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~21_sumout\ = SUM(( \inst5|Add1~75_combout\ ) + ( (\inst5|AC\(5) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~18\ ))
-- \inst5|Add1~22\ = CARRY(( \inst5|Add1~75_combout\ ) + ( (\inst5|AC\(5) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_addi~q\,
	datac => \inst5|ALT_INV_state.ex_sub~q\,
	datad => \inst5|ALT_INV_Add1~75_combout\,
	dataf => \inst5|ALT_INV_AC\(5),
	cin => \inst5|Add1~18\,
	sumout => \inst5|Add1~21_sumout\,
	cout => \inst5|Add1~22\);

\inst5|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~25_sumout\ = SUM(( \inst5|Add1~76_combout\ ) + ( (\inst5|AC\(6) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~22\ ))
-- \inst5|Add1~26\ = CARRY(( \inst5|Add1~76_combout\ ) + ( (\inst5|AC\(6) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_addi~q\,
	datac => \inst5|ALT_INV_state.ex_sub~q\,
	datad => \inst5|ALT_INV_Add1~76_combout\,
	dataf => \inst5|ALT_INV_AC\(6),
	cin => \inst5|Add1~22\,
	sumout => \inst5|Add1~25_sumout\,
	cout => \inst5|Add1~26\);

\inst5|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~29_sumout\ = SUM(( \inst5|Add1~77_combout\ ) + ( (\inst5|AC\(7) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~26\ ))
-- \inst5|Add1~30\ = CARRY(( \inst5|Add1~77_combout\ ) + ( (\inst5|AC\(7) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_Add1~77_combout\,
	dataf => \inst5|ALT_INV_AC\(7),
	cin => \inst5|Add1~26\,
	sumout => \inst5|Add1~29_sumout\,
	cout => \inst5|Add1~30\);

\inst5|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~33_sumout\ = SUM(( \inst5|Add1~78_combout\ ) + ( (\inst5|AC\(8) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~30\ ))
-- \inst5|Add1~34\ = CARRY(( \inst5|Add1~78_combout\ ) + ( (\inst5|AC\(8) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_Add1~78_combout\,
	dataf => \inst5|ALT_INV_AC\(8),
	cin => \inst5|Add1~30\,
	sumout => \inst5|Add1~33_sumout\,
	cout => \inst5|Add1~34\);

\inst5|shifter|auto_generated|sbit_w[26]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[26]~1_combout\ = ( \inst5|AC\(11) & ( (!\inst5|IR\(0) & (((\inst5|AC\(10))))) # (\inst5|IR\(0) & (((\inst5|AC\(9))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(11) & ( (!\inst5|IR\(0) & (((\inst5|AC\(10))))) # 
-- (\inst5|IR\(0) & (!\inst5|IR\(4) & (\inst5|AC\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(9),
	datad => \inst5|ALT_INV_AC\(10),
	datae => \inst5|ALT_INV_AC\(11),
	combout => \inst5|shifter|auto_generated|sbit_w[26]~1_combout\);

\inst5|Add1~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~83_combout\ = ( \inst5|operand[10]~10_combout\ & ( (!\inst5|state.ex_sub~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(13) & \inst5|state.ex_add~q\)) # (\inst5|state.ex_addi~q\))) # (\inst5|state.ex_sub~q\ & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(13))) ) ) # ( !\inst5|operand[10]~10_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(13) & (\inst5|state.ex_sub~q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(13) & 
-- (!\inst5|state.ex_sub~q\ & (!\inst5|state.ex_addi~q\ & \inst5|state.ex_add~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001100010001011100110111000100010011000100010111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_state.ex_add~q\,
	datae => \inst5|ALT_INV_operand[10]~10_combout\,
	combout => \inst5|Add1~83_combout\);

\inst5|Add1~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~82_combout\ = ( \inst5|operand[10]~10_combout\ & ( (!\inst5|state.ex_sub~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(12) & \inst5|state.ex_add~q\)) # (\inst5|state.ex_addi~q\))) # (\inst5|state.ex_sub~q\ & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(12))) ) ) # ( !\inst5|operand[10]~10_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(12) & (\inst5|state.ex_sub~q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(12) & 
-- (!\inst5|state.ex_sub~q\ & (!\inst5|state.ex_addi~q\ & \inst5|state.ex_add~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001100010001011100110111000100010011000100010111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_state.ex_add~q\,
	datae => \inst5|ALT_INV_operand[10]~10_combout\,
	combout => \inst5|Add1~82_combout\);

\inst5|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~81_combout\ = ( \inst5|operand[10]~10_combout\ & ( (!\inst5|state.ex_sub~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(11) & \inst5|state.ex_add~q\)) # (\inst5|state.ex_addi~q\))) # (\inst5|state.ex_sub~q\ & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(11))) ) ) # ( !\inst5|operand[10]~10_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(11) & (\inst5|state.ex_sub~q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(11) & 
-- (!\inst5|state.ex_sub~q\ & (!\inst5|state.ex_addi~q\ & \inst5|state.ex_add~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001100010001011100110111000100010011000100010111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_state.ex_add~q\,
	datae => \inst5|ALT_INV_operand[10]~10_combout\,
	combout => \inst5|Add1~81_combout\);

\inst5|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~41_sumout\ = SUM(( \inst5|Add1~80_combout\ ) + ( (\inst5|AC\(10) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~38\ ))
-- \inst5|Add1~42\ = CARRY(( \inst5|Add1~80_combout\ ) + ( (\inst5|AC\(10) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_Add1~80_combout\,
	dataf => \inst5|ALT_INV_AC\(10),
	cin => \inst5|Add1~38\,
	sumout => \inst5|Add1~41_sumout\,
	cout => \inst5|Add1~42\);

\inst5|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~45_sumout\ = SUM(( \inst5|Add1~81_combout\ ) + ( (\inst5|AC\(11) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~42\ ))
-- \inst5|Add1~46\ = CARRY(( \inst5|Add1~81_combout\ ) + ( (\inst5|AC\(11) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_Add1~81_combout\,
	dataf => \inst5|ALT_INV_AC\(11),
	cin => \inst5|Add1~42\,
	sumout => \inst5|Add1~45_sumout\,
	cout => \inst5|Add1~46\);

\inst5|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~49_sumout\ = SUM(( \inst5|Add1~82_combout\ ) + ( (\inst5|AC\(12) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~46\ ))
-- \inst5|Add1~50\ = CARRY(( \inst5|Add1~82_combout\ ) + ( (\inst5|AC\(12) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_Add1~82_combout\,
	dataf => \inst5|ALT_INV_AC\(12),
	cin => \inst5|Add1~46\,
	sumout => \inst5|Add1~49_sumout\,
	cout => \inst5|Add1~50\);

\inst5|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~53_sumout\ = SUM(( \inst5|Add1~83_combout\ ) + ( (\inst5|AC\(13) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~50\ ))
-- \inst5|Add1~54\ = CARRY(( \inst5|Add1~83_combout\ ) + ( (\inst5|AC\(13) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_Add1~83_combout\,
	dataf => \inst5|ALT_INV_AC\(13),
	cin => \inst5|Add1~50\,
	sumout => \inst5|Add1~53_sumout\,
	cout => \inst5|Add1~54\);

\inst5|shifter|auto_generated|sbit_w[25]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[25]~13_combout\ = ( \inst5|AC\(10) & ( (!\inst5|IR\(0) & (((\inst5|AC\(9))))) # (\inst5|IR\(0) & (((\inst5|AC\(8))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(10) & ( (!\inst5|IR\(0) & (((\inst5|AC\(9))))) # 
-- (\inst5|IR\(0) & (!\inst5|IR\(4) & (\inst5|AC\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(8),
	datad => \inst5|ALT_INV_AC\(9),
	datae => \inst5|ALT_INV_AC\(10),
	combout => \inst5|shifter|auto_generated|sbit_w[25]~13_combout\);

\inst5|shifter|auto_generated|sbit_w[27]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[27]~14_combout\ = ( \inst5|AC\(12) & ( (!\inst5|IR\(0) & (((\inst5|AC\(11))))) # (\inst5|IR\(0) & (((\inst5|AC\(10))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(12) & ( (!\inst5|IR\(0) & (((\inst5|AC\(11))))) # 
-- (\inst5|IR\(0) & (!\inst5|IR\(4) & (\inst5|AC\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(10),
	datad => \inst5|ALT_INV_AC\(11),
	datae => \inst5|ALT_INV_AC\(12),
	combout => \inst5|shifter|auto_generated|sbit_w[27]~14_combout\);

\inst5|shifter|auto_generated|sbit_w[23]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[23]~15_combout\ = ( \inst5|AC\(8) & ( (!\inst5|IR\(0) & (((\inst5|AC\(7))))) # (\inst5|IR\(0) & (((\inst5|AC\(6))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(8) & ( (!\inst5|IR\(0) & (((\inst5|AC\(7))))) # (\inst5|IR\(0) 
-- & (!\inst5|IR\(4) & (\inst5|AC\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(6),
	datad => \inst5|ALT_INV_AC\(7),
	datae => \inst5|ALT_INV_AC\(8),
	combout => \inst5|shifter|auto_generated|sbit_w[23]~15_combout\);

\inst5|shifter|auto_generated|sbit_w[41]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[41]~16_combout\ = ( \inst5|shifter|auto_generated|sbit_w[23]~15_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[25]~13_combout\)))) # (\inst5|IR\(1) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[27]~14_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[23]~15_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[25]~13_combout\)))) # (\inst5|IR\(1) & (\inst5|IR\(4) & 
-- ((\inst5|shifter|auto_generated|sbit_w[27]~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101001011100011111100001100000111010010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[25]~13_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[27]~14_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[23]~15_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[41]~16_combout\);

\inst5|shifter|auto_generated|sbit_w[29]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[29]~17_combout\ = ( \inst5|AC\(14) & ( (!\inst5|IR\(0) & (((\inst5|AC\(13))))) # (\inst5|IR\(0) & (((\inst5|AC\(12))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(14) & ( (!\inst5|IR\(0) & (((\inst5|AC\(13))))) # 
-- (\inst5|IR\(0) & (!\inst5|IR\(4) & (\inst5|AC\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(12),
	datad => \inst5|ALT_INV_AC\(13),
	datae => \inst5|ALT_INV_AC\(14),
	combout => \inst5|shifter|auto_generated|sbit_w[29]~17_combout\);

\inst5|shifter|auto_generated|sbit_w[45]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[45]~18_combout\ = ( \inst5|shifter|auto_generated|sbit_w[29]~17_combout\ & ( (!\inst5|IR\(1)) # ((!\inst5|IR\(4) & ((\inst5|shifter|auto_generated|sbit_w[27]~14_combout\))) # (\inst5|IR\(4) & (\inst5|AC\(15)))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[29]~17_combout\ & ( (\inst5|IR\(1) & ((!\inst5|IR\(4) & ((\inst5|shifter|auto_generated|sbit_w[27]~14_combout\))) # (\inst5|IR\(4) & (\inst5|AC\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[27]~14_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[29]~17_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[45]~18_combout\);

\inst5|shifter|auto_generated|sbit_w[61]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[61]~36_combout\ = ( \inst5|shifter|auto_generated|sbit_w[45]~18_combout\ & ( (!\inst5|IR\(2)) # ((!\inst5|IR\(4) & ((\inst5|shifter|auto_generated|sbit_w[41]~16_combout\))) # (\inst5|IR\(4) & (\inst5|AC\(15)))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[45]~18_combout\ & ( (\inst5|IR\(2) & ((!\inst5|IR\(4) & ((\inst5|shifter|auto_generated|sbit_w[41]~16_combout\))) # (\inst5|IR\(4) & (\inst5|AC\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[41]~16_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[45]~18_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[61]~36_combout\);

\inst5|shifter|auto_generated|sbit_w[21]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[21]~19_combout\ = ( \inst5|AC\(6) & ( (!\inst5|IR\(0) & (((\inst5|AC\(5))))) # (\inst5|IR\(0) & (((\inst5|AC\(4))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(6) & ( (!\inst5|IR\(0) & (((\inst5|AC\(5))))) # (\inst5|IR\(0) 
-- & (!\inst5|IR\(4) & (\inst5|AC\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(4),
	datad => \inst5|ALT_INV_AC\(5),
	datae => \inst5|ALT_INV_AC\(6),
	combout => \inst5|shifter|auto_generated|sbit_w[21]~19_combout\);

\inst5|shifter|auto_generated|sbit_w[19]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[19]~20_combout\ = ( \inst5|AC\(4) & ( (!\inst5|IR\(0) & (((\inst5|AC\(3))))) # (\inst5|IR\(0) & (((\inst5|AC\(2))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(4) & ( (!\inst5|IR\(0) & (((\inst5|AC\(3))))) # (\inst5|IR\(0) 
-- & (!\inst5|IR\(4) & (\inst5|AC\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(2),
	datad => \inst5|ALT_INV_AC\(3),
	datae => \inst5|ALT_INV_AC\(4),
	combout => \inst5|shifter|auto_generated|sbit_w[19]~20_combout\);

\inst5|shifter|auto_generated|sbit_w[37]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[37]~21_combout\ = ( \inst5|shifter|auto_generated|sbit_w[19]~20_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[21]~19_combout\)))) # (\inst5|IR\(1) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[23]~15_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[19]~20_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[21]~19_combout\)))) # (\inst5|IR\(1) & (\inst5|IR\(4) & 
-- (\inst5|shifter|auto_generated|sbit_w[23]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101001000111110111100000001110011010010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[23]~15_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[21]~19_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[19]~20_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[37]~21_combout\);

\inst5|shifter|auto_generated|sbit_w[17]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[17]~23_combout\ = ( \inst5|AC\(2) & ( (!\inst5|IR\(0) & (((\inst5|AC\(1))))) # (\inst5|IR\(0) & (((\inst5|AC\(0))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(2) & ( (!\inst5|IR\(0) & (((\inst5|AC\(1))))) # (\inst5|IR\(0) 
-- & (!\inst5|IR\(4) & (\inst5|AC\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(0),
	datad => \inst5|ALT_INV_AC\(1),
	datae => \inst5|ALT_INV_AC\(2),
	combout => \inst5|shifter|auto_generated|sbit_w[17]~23_combout\);

\inst5|shifter|auto_generated|sbit_w[53]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[53]~37_combout\ = ( \inst5|shifter|auto_generated|sbit_w[37]~21_combout\ & ( \inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (!\inst5|IR\(2)) # ((!\inst5|IR\(4) & (!\inst5|IR\(1))) # (\inst5|IR\(4) & 
-- ((\inst5|shifter|auto_generated|sbit_w[41]~16_combout\)))) ) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[37]~21_combout\ & ( \inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (\inst5|IR\(2) & ((!\inst5|IR\(4) & (!\inst5|IR\(1))) # (\inst5|IR\(4) 
-- & ((\inst5|shifter|auto_generated|sbit_w[41]~16_combout\))))) ) ) ) # ( \inst5|shifter|auto_generated|sbit_w[37]~21_combout\ & ( !\inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (!\inst5|IR\(2)) # ((\inst5|IR\(4) & 
-- \inst5|shifter|auto_generated|sbit_w[41]~16_combout\)) ) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[37]~21_combout\ & ( !\inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (\inst5|IR\(4) & (\inst5|IR\(2) & 
-- \inst5|shifter|auto_generated|sbit_w[41]~16_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001110011001101110100100000001100011110110011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|ALT_INV_IR\(1),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[41]~16_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[37]~21_combout\,
	dataf => \inst5|shifter|auto_generated|ALT_INV_sbit_w[17]~23_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[53]~37_combout\);

\inst5|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector14~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[53]~37_combout\ & ( (!\inst5|IR\(3) & (((\inst5|shifter|auto_generated|sbit_w[61]~36_combout\)))) # (\inst5|IR\(3) & ((!\inst5|IR\(4)) # ((\inst5|AC\(15))))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[53]~37_combout\ & ( (!\inst5|IR\(3) & (((\inst5|shifter|auto_generated|sbit_w[61]~36_combout\)))) # (\inst5|IR\(3) & (\inst5|IR\(4) & (\inst5|AC\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011010001011110111100000001101010110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[61]~36_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[53]~37_combout\,
	combout => \inst5|Selector14~0_combout\);

\inst4|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~33_sumout\ = SUM(( \inst4|COUNT[9]~38_combout\ ) + ( GND ) + ( \inst4|Add0~30\ ))
-- \inst4|Add0~34\ = CARRY(( \inst4|COUNT[9]~38_combout\ ) + ( GND ) + ( \inst4|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[9]~38_combout\,
	cin => \inst4|Add0~30\,
	sumout => \inst4|Add0~33_sumout\,
	cout => \inst4|Add0~34\);

\inst4|COUNT[9]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[9]~37_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[9]~9_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ 
-- & ( \inst4|COUNT[9]~37_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[9]~9_combout\,
	datad => \inst4|ALT_INV_COUNT[9]~37_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[9]~37_combout\);

\inst4|COUNT[9]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[9]~39_combout\ = !\inst4|Add0~33_sumout\ $ (!\inst4|COUNT[9]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~33_sumout\,
	datab => \inst4|ALT_INV_COUNT[9]~37_combout\,
	combout => \inst4|COUNT[9]~39_combout\);

\inst4|COUNT[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[9]~39_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[9]~_emulated_q\);

\inst4|COUNT[9]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[9]~38_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[9]~_emulated_q\ $ ((!\inst4|COUNT[9]~37_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[9]~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[9]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[9]~37_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[9]~9_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[9]~38_combout\);

\inst4|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~37_sumout\ = SUM(( \inst4|COUNT[10]~42_combout\ ) + ( GND ) + ( \inst4|Add0~34\ ))
-- \inst4|Add0~38\ = CARRY(( \inst4|COUNT[10]~42_combout\ ) + ( GND ) + ( \inst4|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[10]~42_combout\,
	cin => \inst4|Add0~34\,
	sumout => \inst4|Add0~37_sumout\,
	cout => \inst4|Add0~38\);

\inst4|IO_COUNT[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(10) = ( \inst4|IO_COUNT\(10) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(10) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[10]~42_combout\ ) ) ) # ( !\inst4|IO_COUNT\(10) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[10]~42_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[10]~42_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(10),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(10));

\IO_DATA[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[10]~10_combout\ = (!\inst5|IO_WRITE_int~q\ & (\inst6|TIMER2_EN~combout\ & ((\inst4|IO_COUNT\(10))))) # (\inst5|IO_WRITE_int~q\ & (((\inst5|AC\(10)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011100000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_TIMER2_EN~combout\,
	datac => \inst5|ALT_INV_AC\(10),
	datad => \inst4|ALT_INV_IO_COUNT\(10),
	combout => \IO_DATA[10]~10_combout\);

\inst4|COUNT[10]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[10]~41_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[10]~10_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( 
-- \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \inst4|COUNT[10]~41_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[10]~10_combout\,
	datad => \inst4|ALT_INV_COUNT[10]~41_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[10]~41_combout\);

\inst4|COUNT[10]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[10]~43_combout\ = !\inst4|Add0~37_sumout\ $ (!\inst4|COUNT[10]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~37_sumout\,
	datab => \inst4|ALT_INV_COUNT[10]~41_combout\,
	combout => \inst4|COUNT[10]~43_combout\);

\inst4|COUNT[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[10]~43_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[10]~_emulated_q\);

\inst4|COUNT[10]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[10]~42_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[10]~_emulated_q\ $ ((!\inst4|COUNT[10]~41_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[10]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[10]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[10]~41_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[10]~10_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[10]~42_combout\);

\inst4|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~41_sumout\ = SUM(( \inst4|COUNT[11]~46_combout\ ) + ( GND ) + ( \inst4|Add0~38\ ))
-- \inst4|Add0~42\ = CARRY(( \inst4|COUNT[11]~46_combout\ ) + ( GND ) + ( \inst4|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[11]~46_combout\,
	cin => \inst4|Add0~38\,
	sumout => \inst4|Add0~41_sumout\,
	cout => \inst4|Add0~42\);

\inst4|IO_COUNT[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(11) = ( \inst4|IO_COUNT\(11) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(11) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[11]~46_combout\ ) ) ) # ( !\inst4|IO_COUNT\(11) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[11]~46_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[11]~46_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(11),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(11));

\IO_DATA[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[11]~11_combout\ = (!\inst5|IO_WRITE_int~q\ & (\inst6|TIMER2_EN~combout\ & ((\inst4|IO_COUNT\(11))))) # (\inst5|IO_WRITE_int~q\ & (((\inst5|AC\(11)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011100000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_TIMER2_EN~combout\,
	datac => \inst5|ALT_INV_AC\(11),
	datad => \inst4|ALT_INV_IO_COUNT\(11),
	combout => \IO_DATA[11]~11_combout\);

\inst4|COUNT[11]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[11]~45_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[11]~11_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( 
-- \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \inst4|COUNT[11]~45_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[11]~11_combout\,
	datad => \inst4|ALT_INV_COUNT[11]~45_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[11]~45_combout\);

\inst4|COUNT[11]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[11]~47_combout\ = !\inst4|Add0~41_sumout\ $ (!\inst4|COUNT[11]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~41_sumout\,
	datab => \inst4|ALT_INV_COUNT[11]~45_combout\,
	combout => \inst4|COUNT[11]~47_combout\);

\inst4|COUNT[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[11]~47_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[11]~_emulated_q\);

\inst4|COUNT[11]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[11]~46_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[11]~_emulated_q\ $ ((!\inst4|COUNT[11]~45_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[11]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[11]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[11]~45_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[11]~11_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[11]~46_combout\);

\inst4|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~45_sumout\ = SUM(( \inst4|COUNT[12]~50_combout\ ) + ( GND ) + ( \inst4|Add0~42\ ))
-- \inst4|Add0~46\ = CARRY(( \inst4|COUNT[12]~50_combout\ ) + ( GND ) + ( \inst4|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[12]~50_combout\,
	cin => \inst4|Add0~42\,
	sumout => \inst4|Add0~45_sumout\,
	cout => \inst4|Add0~46\);

\inst4|IO_COUNT[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(12) = ( \inst4|IO_COUNT\(12) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(12) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[12]~50_combout\ ) ) ) # ( !\inst4|IO_COUNT\(12) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[12]~50_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[12]~50_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(12),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(12));

\IO_DATA[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[12]~12_combout\ = (!\inst5|IO_WRITE_int~q\ & (\inst6|TIMER2_EN~combout\ & ((\inst4|IO_COUNT\(12))))) # (\inst5|IO_WRITE_int~q\ & (((\inst5|AC\(12)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011100000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_TIMER2_EN~combout\,
	datac => \inst5|ALT_INV_AC\(12),
	datad => \inst4|ALT_INV_IO_COUNT\(12),
	combout => \IO_DATA[12]~12_combout\);

\inst4|COUNT[12]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[12]~49_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[12]~12_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( 
-- \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \inst4|COUNT[12]~49_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[12]~12_combout\,
	datad => \inst4|ALT_INV_COUNT[12]~49_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[12]~49_combout\);

\inst4|COUNT[12]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[12]~51_combout\ = !\inst4|Add0~45_sumout\ $ (!\inst4|COUNT[12]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~45_sumout\,
	datab => \inst4|ALT_INV_COUNT[12]~49_combout\,
	combout => \inst4|COUNT[12]~51_combout\);

\inst4|COUNT[12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[12]~51_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[12]~_emulated_q\);

\inst4|COUNT[12]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[12]~50_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[12]~_emulated_q\ $ ((!\inst4|COUNT[12]~49_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[12]~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[12]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[12]~49_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[12]~12_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[12]~50_combout\);

\inst4|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~49_sumout\ = SUM(( \inst4|COUNT[13]~54_combout\ ) + ( GND ) + ( \inst4|Add0~46\ ))
-- \inst4|Add0~50\ = CARRY(( \inst4|COUNT[13]~54_combout\ ) + ( GND ) + ( \inst4|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[13]~54_combout\,
	cin => \inst4|Add0~46\,
	sumout => \inst4|Add0~49_sumout\,
	cout => \inst4|Add0~50\);

\inst4|COUNT[13]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[13]~53_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[13]~13_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( 
-- \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \inst4|COUNT[13]~53_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[13]~13_combout\,
	datad => \inst4|ALT_INV_COUNT[13]~53_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[13]~53_combout\);

\inst4|COUNT[13]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[13]~55_combout\ = !\inst4|Add0~49_sumout\ $ (!\inst4|COUNT[13]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~49_sumout\,
	datab => \inst4|ALT_INV_COUNT[13]~53_combout\,
	combout => \inst4|COUNT[13]~55_combout\);

\inst4|COUNT[13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[13]~55_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[13]~_emulated_q\);

\inst4|COUNT[13]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[13]~54_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[13]~_emulated_q\ $ ((!\inst4|COUNT[13]~53_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[13]~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[13]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[13]~53_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[13]~13_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[13]~54_combout\);

\inst4|IO_COUNT[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(13) = ( \inst4|IO_COUNT\(13) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(13) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[13]~54_combout\ ) ) ) # ( !\inst4|IO_COUNT\(13) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[13]~54_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[13]~54_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(13),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(13));

\IO_DATA[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[13]~13_combout\ = (!\inst5|IO_WRITE_int~q\ & (\inst6|TIMER2_EN~combout\ & ((\inst4|IO_COUNT\(13))))) # (\inst5|IO_WRITE_int~q\ & (((\inst5|AC\(13)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011100000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_TIMER2_EN~combout\,
	datac => \inst5|ALT_INV_AC\(13),
	datad => \inst4|ALT_INV_IO_COUNT\(13),
	combout => \IO_DATA[13]~13_combout\);

\inst5|state~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~44_combout\ = (\inst5|altsyncram_component|auto_generated|q_a\(13) & (\inst5|altsyncram_component|auto_generated|q_a\(11) & \inst5|state~33_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|ALT_INV_state~33_combout\,
	combout => \inst5|state~44_combout\);

\inst5|state.ex_loadi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~44_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_loadi~q\);

\inst5|state~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~46_combout\ = (!\inst5|altsyncram_component|auto_generated|q_a\(13) & (\inst5|altsyncram_component|auto_generated|q_a\(14) & \inst5|state~40_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst5|ALT_INV_state~40_combout\,
	combout => \inst5|state~46_combout\);

\inst5|state.ex_xor\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~46_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_xor~q\);

\inst5|state~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~47_combout\ = ( \inst5|state~36_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(11) & (\inst5|altsyncram_component|auto_generated|q_a\(12) & 
-- \inst5|altsyncram_component|auto_generated|q_a\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datae => \inst5|ALT_INV_state~36_combout\,
	combout => \inst5|state~47_combout\);

\inst5|state.ex_or\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~47_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_or~q\);

\inst5|state~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~48_combout\ = (!\inst5|altsyncram_component|auto_generated|q_a\(13) & (\inst5|altsyncram_component|auto_generated|q_a\(14) & \inst5|state~38_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst5|ALT_INV_state~38_combout\,
	combout => \inst5|state~48_combout\);

\inst5|state.ex_and\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~48_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_and~q\);

\inst5|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector31~0_combout\ = ((\inst5|state~41_combout\ & \inst5|state~38_combout\)) # (\inst5|state.ex_iload~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_iload~q\,
	datab => \inst5|ALT_INV_state~41_combout\,
	datac => \inst5|ALT_INV_state~38_combout\,
	combout => \inst5|Selector31~0_combout\);

\inst5|state.ex_load\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector31~0_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_load~q\);

\inst5|Selector14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector14~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|AC\(13)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & 
-- ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(13) & ((!\inst5|AC\(13)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(13) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(13)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(13) $ (\inst5|altsyncram_component|auto_generated|q_a\(13))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(13) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector14~1_combout\);

\inst5|Selector14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector14~2_combout\ = ( \inst5|Selector14~1_combout\ & ( (!\IO_DATA[13]~13_combout\ & (((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[10]~10_combout\)))) # (\IO_DATA[13]~13_combout\ & (!\inst5|state.ex_in2~q\ & ((!\inst5|state.ex_loadi~q\) # 
-- (!\inst5|operand[10]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110000000000000000000001110111011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[13]~13_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_state.ex_loadi~q\,
	datad => \inst5|ALT_INV_operand[10]~10_combout\,
	datae => \inst5|ALT_INV_Selector14~1_combout\,
	combout => \inst5|Selector14~2_combout\);

\inst5|Selector14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector14~3_combout\ = ( \inst5|Selector14~2_combout\ & ( (!\inst5|WideOr3~0_combout\ & (((\inst5|state.ex_shift~q\ & \inst5|Selector14~0_combout\)) # (\inst5|Add1~53_sumout\))) # (\inst5|WideOr3~0_combout\ & (\inst5|state.ex_shift~q\ & 
-- ((\inst5|Selector14~0_combout\)))) ) ) # ( !\inst5|Selector14~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000010100011101111111111111111110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_WideOr3~0_combout\,
	datab => \inst5|ALT_INV_state.ex_shift~q\,
	datac => \inst5|ALT_INV_Add1~53_sumout\,
	datad => \inst5|ALT_INV_Selector14~0_combout\,
	datae => \inst5|ALT_INV_Selector14~2_combout\,
	combout => \inst5|Selector14~3_combout\);

\inst5|WideOr3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|WideOr3~2_combout\ = ( !\inst5|state.ex_shift~q\ & ( (!\inst5|state.ex_in2~q\ & (!\inst5|state.ex_loadi~q\ & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_and~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_in2~q\,
	datab => \inst5|ALT_INV_state.ex_loadi~q\,
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_and~q\,
	datae => \inst5|ALT_INV_state.ex_shift~q\,
	combout => \inst5|WideOr3~2_combout\);

\inst5|AC[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|AC[14]~0_combout\ = ( \inst5|WideOr3~1_combout\ & ( \inst5|WideOr3~2_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ ) ) ) # ( !\inst5|WideOr3~1_combout\ & ( \inst5|WideOr3~2_combout\ & ( 
-- (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ((!\inst5|WideOr3~0_combout\) # ((\inst5|state.ex_load~q\) # (\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|WideOr3~1_combout\ & ( !\inst5|WideOr3~2_combout\ & ( 
-- \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ ) ) ) # ( !\inst5|WideOr3~1_combout\ & ( !\inst5|WideOr3~2_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	datab => \inst5|ALT_INV_WideOr3~0_combout\,
	datac => \inst5|ALT_INV_state.ex_or~q\,
	datad => \inst5|ALT_INV_state.ex_load~q\,
	datae => \inst5|ALT_INV_WideOr3~1_combout\,
	dataf => \inst5|ALT_INV_WideOr3~2_combout\,
	combout => \inst5|AC[14]~0_combout\);

\inst5|AC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector14~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(13));

\inst5|shifter|auto_generated|sbit_w[28]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[28]~4_combout\ = ( \inst5|AC\(13) & ( (!\inst5|IR\(0) & (((\inst5|AC\(12))))) # (\inst5|IR\(0) & (((\inst5|AC\(11))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(13) & ( (!\inst5|IR\(0) & (((\inst5|AC\(12))))) # 
-- (\inst5|IR\(0) & (!\inst5|IR\(4) & (\inst5|AC\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(11),
	datad => \inst5|ALT_INV_AC\(12),
	datae => \inst5|ALT_INV_AC\(13),
	combout => \inst5|shifter|auto_generated|sbit_w[28]~4_combout\);

\inst5|shifter|auto_generated|sbit_w[30]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[30]~5_combout\ = ( \inst5|AC\(15) & ( (!\inst5|IR\(0) & (((\inst5|AC\(14))))) # (\inst5|IR\(0) & (((\inst5|AC\(13))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(15) & ( (!\inst5|IR\(0) & (((\inst5|AC\(14))))) # 
-- (\inst5|IR\(0) & (!\inst5|IR\(4) & (\inst5|AC\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(13),
	datad => \inst5|ALT_INV_AC\(14),
	datae => \inst5|ALT_INV_AC\(15),
	combout => \inst5|shifter|auto_generated|sbit_w[30]~5_combout\);

\inst5|shifter|auto_generated|sbit_w[44]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[44]~6_combout\ = ( \inst5|shifter|auto_generated|sbit_w[30]~5_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[28]~4_combout\)))) # (\inst5|IR\(1) & 
-- (((\inst5|shifter|auto_generated|sbit_w[26]~1_combout\)) # (\inst5|IR\(4)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[30]~5_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[28]~4_combout\)))) # (\inst5|IR\(1) & (!\inst5|IR\(4) & 
-- (\inst5|shifter|auto_generated|sbit_w[26]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[26]~1_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[28]~4_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[30]~5_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[44]~6_combout\);

\inst5|shifter|auto_generated|sbit_w[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[22]~2_combout\ = ( \inst5|AC\(7) & ( (!\inst5|IR\(0) & (((\inst5|AC\(6))))) # (\inst5|IR\(0) & (((\inst5|AC\(5))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(7) & ( (!\inst5|IR\(0) & (((\inst5|AC\(6))))) # (\inst5|IR\(0) & 
-- (!\inst5|IR\(4) & (\inst5|AC\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(5),
	datad => \inst5|ALT_INV_AC\(6),
	datae => \inst5|ALT_INV_AC\(7),
	combout => \inst5|shifter|auto_generated|sbit_w[22]~2_combout\);

\inst5|shifter|auto_generated|sbit_w[20]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[20]~7_combout\ = ( \inst5|AC\(5) & ( (!\inst5|IR\(0) & (((\inst5|AC\(4))))) # (\inst5|IR\(0) & (((\inst5|AC\(3))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(5) & ( (!\inst5|IR\(0) & (((\inst5|AC\(4))))) # (\inst5|IR\(0) & 
-- (!\inst5|IR\(4) & (\inst5|AC\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(3),
	datad => \inst5|ALT_INV_AC\(4),
	datae => \inst5|ALT_INV_AC\(5),
	combout => \inst5|shifter|auto_generated|sbit_w[20]~7_combout\);

\inst5|shifter|auto_generated|sbit_w[18]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[18]~8_combout\ = ( \inst5|AC\(3) & ( (!\inst5|IR\(0) & (((\inst5|AC\(2))))) # (\inst5|IR\(0) & (((\inst5|AC\(1))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(3) & ( (!\inst5|IR\(0) & (((\inst5|AC\(2))))) # (\inst5|IR\(0) & 
-- (!\inst5|IR\(4) & (\inst5|AC\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(1),
	datad => \inst5|ALT_INV_AC\(2),
	datae => \inst5|ALT_INV_AC\(3),
	combout => \inst5|shifter|auto_generated|sbit_w[18]~8_combout\);

\inst5|shifter|auto_generated|sbit_w[36]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[36]~9_combout\ = ( \inst5|shifter|auto_generated|sbit_w[18]~8_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[20]~7_combout\)))) # (\inst5|IR\(1) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[22]~2_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[18]~8_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[20]~7_combout\)))) # (\inst5|IR\(1) & (\inst5|IR\(4) & 
-- (\inst5|shifter|auto_generated|sbit_w[22]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101001000111110111100000001110011010010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[22]~2_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[20]~7_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[18]~8_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[36]~9_combout\);

\inst5|shifter|auto_generated|sbit_w[56]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[56]~10_combout\ = ( \inst5|shifter|auto_generated|sbit_w[36]~9_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[40]~3_combout\)))) # (\inst5|IR\(2) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[44]~6_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[36]~9_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[40]~3_combout\)))) # (\inst5|IR\(2) & (\inst5|IR\(4) & 
-- ((\inst5|shifter|auto_generated|sbit_w[44]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101001011100011111100001100000111010010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[40]~3_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[44]~6_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[36]~9_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[56]~10_combout\);

\inst5|shifter|auto_generated|sbit_w[32]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[32]~11_combout\ = ( \inst5|AC\(1) & ( (!\inst5|IR\(1) & ((!\inst5|IR\(0) & ((\inst5|AC\(0)))) # (\inst5|IR\(0) & (\inst5|IR\(4))))) ) ) # ( !\inst5|AC\(1) & ( (!\inst5|IR\(0) & (!\inst5|IR\(1) & \inst5|AC\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000100001101000000000000110000000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_IR\(1),
	datad => \inst5|ALT_INV_AC\(0),
	datae => \inst5|ALT_INV_AC\(1),
	combout => \inst5|shifter|auto_generated|sbit_w[32]~11_combout\);

\inst5|shifter|auto_generated|sbit_w[48]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[48]~12_combout\ = ( \inst5|shifter|auto_generated|sbit_w[36]~9_combout\ & ( \inst5|shifter|auto_generated|sbit_w[32]~11_combout\ & ( (!\inst5|IR\(2)) # (\inst5|IR\(4)) ) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[36]~9_combout\ & ( \inst5|shifter|auto_generated|sbit_w[32]~11_combout\ & ( !\inst5|IR\(2) ) ) ) # ( \inst5|shifter|auto_generated|sbit_w[36]~9_combout\ & ( !\inst5|shifter|auto_generated|sbit_w[32]~11_combout\ & ( 
-- (\inst5|IR\(4) & (((\inst5|IR\(1) & \inst5|shifter|auto_generated|sbit_w[18]~8_combout\)) # (\inst5|IR\(2)))) ) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[36]~9_combout\ & ( !\inst5|shifter|auto_generated|sbit_w[32]~11_combout\ & ( (\inst5|IR\(4) & 
-- (!\inst5|IR\(2) & (\inst5|IR\(1) & \inst5|shifter|auto_generated|sbit_w[18]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000100010001010111001100110011001101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|ALT_INV_IR\(1),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[18]~8_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[36]~9_combout\,
	dataf => \inst5|shifter|auto_generated|ALT_INV_sbit_w[32]~11_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[48]~12_combout\);

\inst5|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector19~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[56]~10_combout\ & ( \inst5|shifter|auto_generated|sbit_w[48]~12_combout\ & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3)) # ((!\inst5|IR\(4)) # (\inst5|AC\(15))))) ) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[56]~10_combout\ & ( \inst5|shifter|auto_generated|sbit_w[48]~12_combout\ & ( (\inst5|IR\(3) & (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(4)) # (\inst5|AC\(15))))) ) ) ) # ( 
-- \inst5|shifter|auto_generated|sbit_w[56]~10_combout\ & ( !\inst5|shifter|auto_generated|sbit_w[48]~12_combout\ & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3)) # ((\inst5|IR\(4) & \inst5|AC\(15))))) ) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[56]~10_combout\ & ( !\inst5|shifter|auto_generated|sbit_w[48]~12_combout\ & ( (\inst5|IR\(3) & (\inst5|IR\(4) & (\inst5|AC\(15) & \inst5|state.ex_shift~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000001010101100000000010001010000000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|ALT_INV_state.ex_shift~q\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[56]~10_combout\,
	dataf => \inst5|shifter|auto_generated|ALT_INV_sbit_w[48]~12_combout\,
	combout => \inst5|Selector19~0_combout\);

\inst5|operand[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|operand[8]~8_combout\ = ( \inst5|state.ex_iload~q\ & ( \inst5|altsyncram_component|auto_generated|q_a\(8) ) ) # ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & ((!\inst5|state.ex_istore2~q\ & (\inst5|IR\(8))) # 
-- (\inst5|state.ex_istore2~q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(8)))))) # (\inst5|state.decode~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001111000011110000111101000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(8),
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst5|ALT_INV_state.ex_istore2~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|operand[8]~8_combout\);

\inst5|Selector19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector19~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(8) & ((!\inst5|AC\(8)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & ( 
-- \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(8) & ((!\inst5|AC\(8)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(8) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(8)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(8) & (!\inst5|altsyncram_component|auto_generated|q_a\(8) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(8) $ (\inst5|altsyncram_component|auto_generated|q_a\(8))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(8) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(8),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector19~1_combout\);

\inst5|Selector19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector19~2_combout\ = (\inst5|Selector19~1_combout\ & ((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_loadi~q\,
	datab => \inst5|ALT_INV_operand[8]~8_combout\,
	datac => \inst5|ALT_INV_Selector19~1_combout\,
	combout => \inst5|Selector19~2_combout\);

\inst5|Selector19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector19~3_combout\ = ( \inst5|Selector19~0_combout\ & ( \inst5|Selector19~2_combout\ ) ) # ( !\inst5|Selector19~0_combout\ & ( \inst5|Selector19~2_combout\ & ( (!\IO_DATA[8]~8_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~33_sumout\)))) 
-- # (\IO_DATA[8]~8_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~33_sumout\)) # (\inst5|state.ex_in2~q\))) ) ) ) # ( \inst5|Selector19~0_combout\ & ( !\inst5|Selector19~2_combout\ ) ) # ( !\inst5|Selector19~0_combout\ & ( 
-- !\inst5|Selector19~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[8]~8_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_WideOr3~0_combout\,
	datad => \inst5|ALT_INV_Add1~33_sumout\,
	datae => \inst5|ALT_INV_Selector19~0_combout\,
	dataf => \inst5|ALT_INV_Selector19~2_combout\,
	combout => \inst5|Selector19~3_combout\);

\inst5|AC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector19~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(8));

\inst5|operand[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|operand[9]~9_combout\ = ( \inst5|state.ex_iload~q\ & ( \inst5|altsyncram_component|auto_generated|q_a\(9) ) ) # ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & ((!\inst5|state.ex_istore2~q\ & (\inst5|IR\(9))) # 
-- (\inst5|state.ex_istore2~q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(9)))))) # (\inst5|state.decode~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001111000011110000111101000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(9),
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \inst5|ALT_INV_state.ex_istore2~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|operand[9]~9_combout\);

\inst5|PC_stack[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][9]~q\,
	ena => \inst5|PC_stack[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[9][9]~q\);

\inst5|PC_stack[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[9][9]~q\,
	asdata => \inst5|PC_stack[7][9]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[8][9]~q\);

\inst5|PC_stack[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][9]~q\,
	asdata => \inst5|PC_stack[6][9]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[7][9]~q\);

\inst5|PC_stack[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[7][9]~q\,
	asdata => \inst5|PC_stack[5][9]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[6][9]~q\);

\inst5|PC_stack[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[6][9]~q\,
	asdata => \inst5|PC_stack[4][9]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[5][9]~q\);

\inst5|PC_stack[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[5][9]~q\,
	asdata => \inst5|PC_stack[3][9]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[4][9]~q\);

\inst5|PC_stack[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[4][9]~q\,
	asdata => \inst5|PC_stack[2][9]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[3][9]~q\);

\inst5|PC_stack[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[3][9]~q\,
	asdata => \inst5|PC_stack[1][9]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[2][9]~q\);

\inst5|PC_stack[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[2][9]~q\,
	asdata => \inst5|PC_stack[0][9]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[1][9]~q\);

\inst5|PC_stack[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[1][9]~q\,
	asdata => \inst5|PC\(9),
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[0][9]~q\);

\inst5|PC_stack[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][8]~q\,
	ena => \inst5|PC_stack[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[9][8]~q\);

\inst5|PC_stack[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[9][8]~q\,
	asdata => \inst5|PC_stack[7][8]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[8][8]~q\);

\inst5|PC_stack[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][8]~q\,
	asdata => \inst5|PC_stack[6][8]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[7][8]~q\);

\inst5|PC_stack[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[7][8]~q\,
	asdata => \inst5|PC_stack[5][8]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[6][8]~q\);

\inst5|PC_stack[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[6][8]~q\,
	asdata => \inst5|PC_stack[4][8]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[5][8]~q\);

\inst5|PC_stack[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[5][8]~q\,
	asdata => \inst5|PC_stack[3][8]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[4][8]~q\);

\inst5|PC_stack[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[4][8]~q\,
	asdata => \inst5|PC_stack[2][8]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[3][8]~q\);

\inst5|PC_stack[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[3][8]~q\,
	asdata => \inst5|PC_stack[1][8]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[2][8]~q\);

\inst5|PC_stack[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[2][8]~q\,
	asdata => \inst5|PC_stack[0][8]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[1][8]~q\);

\inst5|PC_stack[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[1][8]~q\,
	asdata => \inst5|PC\(8),
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[0][8]~q\);

\inst5|operand[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|operand[7]~7_combout\ = ( \inst5|state.ex_iload~q\ & ( \inst5|altsyncram_component|auto_generated|q_a\(7) ) ) # ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & ((!\inst5|state.ex_istore2~q\ & (\inst5|IR\(7))) # 
-- (\inst5|state.ex_istore2~q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(7)))))) # (\inst5|state.decode~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001111000011110000111101000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(7),
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \inst5|ALT_INV_state.ex_istore2~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|operand[7]~7_combout\);

\inst5|PC_stack[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][7]~q\,
	ena => \inst5|PC_stack[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[9][7]~q\);

\inst5|PC_stack[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[9][7]~q\,
	asdata => \inst5|PC_stack[7][7]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[8][7]~q\);

\inst5|PC_stack[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][7]~q\,
	asdata => \inst5|PC_stack[6][7]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[7][7]~q\);

\inst5|PC_stack[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[7][7]~q\,
	asdata => \inst5|PC_stack[5][7]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[6][7]~q\);

\inst5|PC_stack[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[6][7]~q\,
	asdata => \inst5|PC_stack[4][7]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[5][7]~q\);

\inst5|PC_stack[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[5][7]~q\,
	asdata => \inst5|PC_stack[3][7]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[4][7]~q\);

\inst5|PC_stack[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[4][7]~q\,
	asdata => \inst5|PC_stack[2][7]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[3][7]~q\);

\inst5|PC_stack[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[3][7]~q\,
	asdata => \inst5|PC_stack[1][7]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[2][7]~q\);

\inst5|PC_stack[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[2][7]~q\,
	asdata => \inst5|PC_stack[0][7]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[1][7]~q\);

\inst5|PC_stack[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[1][7]~q\,
	asdata => \inst5|PC\(7),
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[0][7]~q\);

\inst5|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~29_sumout\ = SUM(( \inst5|PC\(7) ) + ( GND ) + ( \inst5|Add0~26\ ))
-- \inst5|Add0~30\ = CARRY(( \inst5|PC\(7) ) + ( GND ) + ( \inst5|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PC\(7),
	cin => \inst5|Add0~26\,
	sumout => \inst5|Add0~29_sumout\,
	cout => \inst5|Add0~30\);

\inst5|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector4~0_combout\ = ( \inst5|Add0~29_sumout\ & ( (!\inst5|state.ex_return~q\ & (((\inst5|operand[7]~7_combout\)) # (\inst5|state.fetch~q\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][7]~q\)))) ) ) # ( !\inst5|Add0~29_sumout\ & ( 
-- (!\inst5|state.ex_return~q\ & (!\inst5|state.fetch~q\ & (\inst5|operand[7]~7_combout\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][7]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111011100000111111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.fetch~q\,
	datab => \inst5|ALT_INV_operand[7]~7_combout\,
	datac => \inst5|ALT_INV_state.ex_return~q\,
	datad => \inst5|ALT_INV_PC_stack[0][7]~q\,
	datae => \inst5|ALT_INV_Add0~29_sumout\,
	combout => \inst5|Selector4~0_combout\);

\inst5|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector4~0_combout\,
	sclr => \inst5|WideOr3~1_combout\,
	ena => \inst5|PC[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC\(7));

\inst5|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~33_sumout\ = SUM(( \inst5|PC\(8) ) + ( GND ) + ( \inst5|Add0~30\ ))
-- \inst5|Add0~34\ = CARRY(( \inst5|PC\(8) ) + ( GND ) + ( \inst5|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PC\(8),
	cin => \inst5|Add0~30\,
	sumout => \inst5|Add0~33_sumout\,
	cout => \inst5|Add0~34\);

\inst5|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector3~0_combout\ = ( \inst5|Add0~33_sumout\ & ( (!\inst5|state.ex_return~q\ & (((\inst5|operand[8]~8_combout\)) # (\inst5|state.fetch~q\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][8]~q\)))) ) ) # ( !\inst5|Add0~33_sumout\ & ( 
-- (!\inst5|state.ex_return~q\ & (!\inst5|state.fetch~q\ & (\inst5|operand[8]~8_combout\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][8]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111011100000111111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.fetch~q\,
	datab => \inst5|ALT_INV_operand[8]~8_combout\,
	datac => \inst5|ALT_INV_state.ex_return~q\,
	datad => \inst5|ALT_INV_PC_stack[0][8]~q\,
	datae => \inst5|ALT_INV_Add0~33_sumout\,
	combout => \inst5|Selector3~0_combout\);

\inst5|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector3~0_combout\,
	sclr => \inst5|WideOr3~1_combout\,
	ena => \inst5|PC[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC\(8));

\inst5|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~37_sumout\ = SUM(( \inst5|PC\(9) ) + ( GND ) + ( \inst5|Add0~34\ ))
-- \inst5|Add0~38\ = CARRY(( \inst5|PC\(9) ) + ( GND ) + ( \inst5|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PC\(9),
	cin => \inst5|Add0~34\,
	sumout => \inst5|Add0~37_sumout\,
	cout => \inst5|Add0~38\);

\inst5|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector2~0_combout\ = ( \inst5|Add0~37_sumout\ & ( (!\inst5|state.ex_return~q\ & (((\inst5|operand[9]~9_combout\)) # (\inst5|state.fetch~q\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][9]~q\)))) ) ) # ( !\inst5|Add0~37_sumout\ & ( 
-- (!\inst5|state.ex_return~q\ & (!\inst5|state.fetch~q\ & (\inst5|operand[9]~9_combout\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][9]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111011100000111111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.fetch~q\,
	datab => \inst5|ALT_INV_operand[9]~9_combout\,
	datac => \inst5|ALT_INV_state.ex_return~q\,
	datad => \inst5|ALT_INV_PC_stack[0][9]~q\,
	datae => \inst5|ALT_INV_Add0~37_sumout\,
	combout => \inst5|Selector2~0_combout\);

\inst5|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector2~0_combout\,
	sclr => \inst5|WideOr3~1_combout\,
	ena => \inst5|PC[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC\(9));

\inst5|next_mem_addr[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|next_mem_addr[9]~9_combout\ = ( \inst5|PC\(9) & ( ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(9)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(9)))) # (\inst5|state.fetch~q\) ) ) # ( !\inst5|PC\(9) & ( 
-- (!\inst5|state.fetch~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(9)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(9),
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \inst5|ALT_INV_WideNor0~combout\,
	datae => \inst5|ALT_INV_PC\(9),
	combout => \inst5|next_mem_addr[9]~9_combout\);

\inst5|PC_stack[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][10]~q\,
	ena => \inst5|PC_stack[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[9][10]~q\);

\inst5|PC_stack[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[9][10]~q\,
	asdata => \inst5|PC_stack[7][10]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[8][10]~q\);

\inst5|PC_stack[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[8][10]~q\,
	asdata => \inst5|PC_stack[6][10]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[7][10]~q\);

\inst5|PC_stack[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[7][10]~q\,
	asdata => \inst5|PC_stack[5][10]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[6][10]~q\);

\inst5|PC_stack[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[6][10]~q\,
	asdata => \inst5|PC_stack[4][10]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[5][10]~q\);

\inst5|PC_stack[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[5][10]~q\,
	asdata => \inst5|PC_stack[3][10]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[4][10]~q\);

\inst5|PC_stack[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[4][10]~q\,
	asdata => \inst5|PC_stack[2][10]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[3][10]~q\);

\inst5|PC_stack[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[3][10]~q\,
	asdata => \inst5|PC_stack[1][10]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[2][10]~q\);

\inst5|PC_stack[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[2][10]~q\,
	asdata => \inst5|PC_stack[0][10]~q\,
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[1][10]~q\);

\inst5|PC_stack[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|PC_stack[1][10]~q\,
	asdata => \inst5|PC\(10),
	sload => \inst5|ALT_INV_state.ex_return~q\,
	ena => \inst5|PC_stack[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC_stack[0][10]~q\);

\inst5|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add0~41_sumout\ = SUM(( \inst5|PC\(10) ) + ( GND ) + ( \inst5|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst5|ALT_INV_PC\(10),
	cin => \inst5|Add0~38\,
	sumout => \inst5|Add0~41_sumout\);

\inst5|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector1~0_combout\ = ( \inst5|Add0~41_sumout\ & ( (!\inst5|state.ex_return~q\ & (((\inst5|operand[10]~10_combout\)) # (\inst5|state.fetch~q\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][10]~q\)))) ) ) # ( !\inst5|Add0~41_sumout\ & ( 
-- (!\inst5|state.ex_return~q\ & (!\inst5|state.fetch~q\ & (\inst5|operand[10]~10_combout\))) # (\inst5|state.ex_return~q\ & (((\inst5|PC_stack[0][10]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111011100000111111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.fetch~q\,
	datab => \inst5|ALT_INV_operand[10]~10_combout\,
	datac => \inst5|ALT_INV_state.ex_return~q\,
	datad => \inst5|ALT_INV_PC_stack[0][10]~q\,
	datae => \inst5|ALT_INV_Add0~41_sumout\,
	combout => \inst5|Selector1~0_combout\);

\inst5|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector1~0_combout\,
	sclr => \inst5|WideOr3~1_combout\,
	ena => \inst5|PC[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC\(10));

\inst5|next_mem_addr[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|next_mem_addr[10]~10_combout\ = ( \inst5|PC\(10) & ( ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(10)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(10)))) # (\inst5|state.fetch~q\) ) ) # ( !\inst5|PC\(10) & ( 
-- (!\inst5|state.fetch~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(10)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(10),
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \inst5|ALT_INV_WideNor0~combout\,
	datae => \inst5|ALT_INV_PC\(10),
	combout => \inst5|next_mem_addr[10]~10_combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\inst5|IR[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|IR[8]~0_combout\ = (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & \inst5|state.decode~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	datab => \inst5|ALT_INV_state.decode~q\,
	combout => \inst5|IR[8]~0_combout\);

\inst5|IR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|altsyncram_component|auto_generated|q_a\(8),
	ena => \inst5|IR[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IR\(8));

\inst5|next_mem_addr[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|next_mem_addr[8]~8_combout\ = ( \inst5|PC\(8) & ( ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(8)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(8)))) # (\inst5|state.fetch~q\) ) ) # ( !\inst5|PC\(8) & ( 
-- (!\inst5|state.fetch~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(8)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(8),
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \inst5|ALT_INV_WideNor0~combout\,
	datae => \inst5|ALT_INV_PC\(8),
	combout => \inst5|next_mem_addr[8]~8_combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

\inst5|IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|altsyncram_component|auto_generated|q_a\(7),
	ena => \inst5|IR[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IR\(7));

\inst5|next_mem_addr[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|next_mem_addr[7]~7_combout\ = ( \inst5|PC\(7) & ( ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(7)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(7)))) # (\inst5|state.fetch~q\) ) ) # ( !\inst5|PC\(7) & ( 
-- (!\inst5|state.fetch~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(7)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(7),
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \inst5|ALT_INV_WideNor0~combout\,
	datae => \inst5|ALT_INV_PC\(7),
	combout => \inst5|next_mem_addr[7]~7_combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

\inst5|IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|altsyncram_component|auto_generated|q_a\(5),
	ena => \inst5|IR[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IR\(5));

\inst5|Add1~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~75_combout\ = ( \inst5|Add1~65_combout\ & ( (!\inst5|WideNor0~combout\ & (((\inst5|altsyncram_component|auto_generated|q_a\(5))))) # (\inst5|WideNor0~combout\ & ((!\inst5|Add1~64_combout\ & (\inst5|IR\(5))) # (\inst5|Add1~64_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(5)))))) ) ) # ( !\inst5|Add1~65_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(5) & !\inst5|Add1~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001101010011001111001100000000000011010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(5),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \inst5|ALT_INV_WideNor0~combout\,
	datad => \inst5|ALT_INV_Add1~64_combout\,
	datae => \inst5|ALT_INV_Add1~65_combout\,
	combout => \inst5|Add1~75_combout\);

\inst5|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector22~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[53]~37_combout\ & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3)) # ((\inst5|IR\(4) & \inst5|shifter|auto_generated|sbit_w[61]~36_combout\)))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[53]~37_combout\ & ( (\inst5|IR\(3) & (\inst5|IR\(4) & (\inst5|state.ex_shift~q\ & \inst5|shifter|auto_generated|sbit_w[61]~36_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000010100000101100000000000000010000101000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst5|ALT_INV_state.ex_shift~q\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[61]~36_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[53]~37_combout\,
	combout => \inst5|Selector22~0_combout\);

\inst5|Selector22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector22~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(5) & ((!\inst5|AC\(5)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & ( 
-- \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(5) & ((!\inst5|AC\(5)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(5) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(5)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(5) & (!\inst5|altsyncram_component|auto_generated|q_a\(5) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(5) $ (\inst5|altsyncram_component|auto_generated|q_a\(5))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(5) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(5),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector22~1_combout\);

\inst5|Selector22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector22~2_combout\ = (\inst5|Selector22~1_combout\ & ((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_loadi~q\,
	datab => \inst5|ALT_INV_operand[5]~5_combout\,
	datac => \inst5|ALT_INV_Selector22~1_combout\,
	combout => \inst5|Selector22~2_combout\);

\inst5|Selector22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector22~3_combout\ = ( \inst5|Selector22~0_combout\ & ( \inst5|Selector22~2_combout\ ) ) # ( !\inst5|Selector22~0_combout\ & ( \inst5|Selector22~2_combout\ & ( (!\IO_DATA[5]~5_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~21_sumout\)))) 
-- # (\IO_DATA[5]~5_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~21_sumout\)) # (\inst5|state.ex_in2~q\))) ) ) ) # ( \inst5|Selector22~0_combout\ & ( !\inst5|Selector22~2_combout\ ) ) # ( !\inst5|Selector22~0_combout\ & ( 
-- !\inst5|Selector22~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[5]~5_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_WideOr3~0_combout\,
	datad => \inst5|ALT_INV_Add1~21_sumout\,
	datae => \inst5|ALT_INV_Selector22~0_combout\,
	dataf => \inst5|ALT_INV_Selector22~2_combout\,
	combout => \inst5|Selector22~3_combout\);

\inst5|AC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector22~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(5));

\IO_DATA[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[5]~5_combout\ = ( \inst4|IO_COUNT\(5) & ( \inst5|AC\(5) & ( ((!\inst6|SWITCH_EN~combout\) # (\inst7|B_DI\(5))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( !\inst4|IO_COUNT\(5) & ( \inst5|AC\(5) & ( ((!\inst6|SWITCH_EN~combout\ & 
-- (!\inst6|TIMER2_EN~combout\)) # (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(5))))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( \inst4|IO_COUNT\(5) & ( !\inst5|AC\(5) & ( (!\inst5|IO_WRITE_int~q\ & ((!\inst6|SWITCH_EN~combout\ & (\inst6|TIMER2_EN~combout\)) # 
-- (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(5)))))) ) ) ) # ( !\inst4|IO_COUNT\(5) & ( !\inst5|AC\(5) & ( (!\inst5|IO_WRITE_int~q\ & (\inst6|SWITCH_EN~combout\ & \inst7|B_DI\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010000010101011010101111101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_SWITCH_EN~combout\,
	datac => \inst6|ALT_INV_TIMER2_EN~combout\,
	datad => \inst7|ALT_INV_B_DI\(5),
	datae => \inst4|ALT_INV_IO_COUNT\(5),
	dataf => \inst5|ALT_INV_AC\(5),
	combout => \IO_DATA[5]~5_combout\);

\inst4|COUNT[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[5]~21_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[5]~5_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ 
-- & ( \inst4|COUNT[5]~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[5]~5_combout\,
	datad => \inst4|ALT_INV_COUNT[5]~21_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[5]~21_combout\);

\inst4|COUNT[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[5]~23_combout\ = !\inst4|Add0~17_sumout\ $ (!\inst4|COUNT[5]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~17_sumout\,
	datab => \inst4|ALT_INV_COUNT[5]~21_combout\,
	combout => \inst4|COUNT[5]~23_combout\);

\inst4|COUNT[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[5]~23_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[5]~_emulated_q\);

\inst4|COUNT[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[5]~22_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[5]~_emulated_q\ $ ((!\inst4|COUNT[5]~21_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[5]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[5]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[5]~21_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[5]~5_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[5]~22_combout\);

\inst4|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~21_sumout\ = SUM(( \inst4|COUNT[6]~26_combout\ ) + ( GND ) + ( \inst4|Add0~18\ ))
-- \inst4|Add0~22\ = CARRY(( \inst4|COUNT[6]~26_combout\ ) + ( GND ) + ( \inst4|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[6]~26_combout\,
	cin => \inst4|Add0~18\,
	sumout => \inst4|Add0~21_sumout\,
	cout => \inst4|Add0~22\);

\inst4|COUNT[6]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[6]~25_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[6]~6_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ 
-- & ( \inst4|COUNT[6]~25_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[6]~6_combout\,
	datad => \inst4|ALT_INV_COUNT[6]~25_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[6]~25_combout\);

\inst4|COUNT[6]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[6]~27_combout\ = !\inst4|Add0~21_sumout\ $ (!\inst4|COUNT[6]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~21_sumout\,
	datab => \inst4|ALT_INV_COUNT[6]~25_combout\,
	combout => \inst4|COUNT[6]~27_combout\);

\inst4|COUNT[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[6]~27_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[6]~_emulated_q\);

\inst4|COUNT[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[6]~26_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[6]~_emulated_q\ $ ((!\inst4|COUNT[6]~25_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[6]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[6]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[6]~25_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[6]~6_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[6]~26_combout\);

\inst4|COUNT[7]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[7]~29_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[7]~7_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ 
-- & ( \inst4|COUNT[7]~29_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[7]~7_combout\,
	datad => \inst4|ALT_INV_COUNT[7]~29_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[7]~29_combout\);

\inst4|COUNT[7]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[7]~31_combout\ = !\inst4|Add0~25_sumout\ $ (!\inst4|COUNT[7]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~25_sumout\,
	datab => \inst4|ALT_INV_COUNT[7]~29_combout\,
	combout => \inst4|COUNT[7]~31_combout\);

\inst4|COUNT[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[7]~31_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[7]~_emulated_q\);

\inst4|COUNT[7]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[7]~30_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[7]~_emulated_q\ $ ((!\inst4|COUNT[7]~29_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[7]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[7]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[7]~29_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[7]~7_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[7]~30_combout\);

\inst4|IO_COUNT[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(7) = ( \inst4|IO_COUNT\(7) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(7) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[7]~30_combout\ ) ) ) # ( !\inst4|IO_COUNT\(7) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[7]~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[7]~30_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(7),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(7));

\IO_DATA[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[7]~7_combout\ = ( \inst4|IO_COUNT\(7) & ( \inst5|AC\(7) & ( ((!\inst6|SWITCH_EN~combout\) # (\inst7|B_DI\(7))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( !\inst4|IO_COUNT\(7) & ( \inst5|AC\(7) & ( ((!\inst6|SWITCH_EN~combout\ & 
-- (!\inst6|TIMER2_EN~combout\)) # (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(7))))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( \inst4|IO_COUNT\(7) & ( !\inst5|AC\(7) & ( (!\inst5|IO_WRITE_int~q\ & ((!\inst6|SWITCH_EN~combout\ & (\inst6|TIMER2_EN~combout\)) # 
-- (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(7)))))) ) ) ) # ( !\inst4|IO_COUNT\(7) & ( !\inst5|AC\(7) & ( (!\inst5|IO_WRITE_int~q\ & (\inst6|SWITCH_EN~combout\ & \inst7|B_DI\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010000010101011010101111101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_SWITCH_EN~combout\,
	datac => \inst6|ALT_INV_TIMER2_EN~combout\,
	datad => \inst7|ALT_INV_B_DI\(7),
	datae => \inst4|ALT_INV_IO_COUNT\(7),
	dataf => \inst5|ALT_INV_AC\(7),
	combout => \IO_DATA[7]~7_combout\);

\inst5|shifter|auto_generated|sbit_w[43]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[43]~30_combout\ = ( \inst5|shifter|auto_generated|sbit_w[29]~17_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[27]~14_combout\)))) # (\inst5|IR\(1) & 
-- (((\inst5|shifter|auto_generated|sbit_w[25]~13_combout\)) # (\inst5|IR\(4)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[29]~17_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[27]~14_combout\)))) # (\inst5|IR\(1) & 
-- (!\inst5|IR\(4) & (\inst5|shifter|auto_generated|sbit_w[25]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[25]~13_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[27]~14_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[29]~17_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[43]~30_combout\);

\inst5|shifter|auto_generated|sbit_w[39]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[39]~31_combout\ = ( \inst5|shifter|auto_generated|sbit_w[21]~19_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[23]~15_combout\)))) # (\inst5|IR\(1) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[25]~13_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[21]~19_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[23]~15_combout\)))) # (\inst5|IR\(1) & (\inst5|IR\(4) & 
-- (\inst5|shifter|auto_generated|sbit_w[25]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101001000111110111100000001110011010010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[25]~13_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[23]~15_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[21]~19_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[39]~31_combout\);

\inst5|shifter|auto_generated|sbit_w[55]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[55]~40_combout\ = ( \inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (!\inst5|IR\(4) & ((\inst5|shifter|auto_generated|sbit_w[19]~20_combout\) # (\inst5|IR\(1)))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (!\inst5|IR\(4) & (!\inst5|IR\(1) & \inst5|shifter|auto_generated|sbit_w[19]~20_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000001000101010101000000000100010000010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[19]~20_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[17]~23_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[55]~40_combout\);

\inst5|shifter|auto_generated|sbit_w[55]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[55]~41_combout\ = ( \inst5|shifter|auto_generated|sbit_w[55]~40_combout\ & ( (!\inst5|IR\(2) & !\inst5|shifter|auto_generated|sbit_w[39]~31_combout\) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[55]~40_combout\ & ( 
-- (!\inst5|IR\(2) & (((!\inst5|shifter|auto_generated|sbit_w[39]~31_combout\)))) # (\inst5|IR\(2) & ((!\inst5|IR\(4)) # ((!\inst5|shifter|auto_generated|sbit_w[43]~30_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000110010110011000000000011111110001100101100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[43]~30_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[39]~31_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[55]~40_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[55]~41_combout\);

\inst5|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector20~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[55]~41_combout\ & ( (\inst5|IR\(3) & (\inst5|IR\(4) & (\inst5|AC\(15) & \inst5|state.ex_shift~q\))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[55]~41_combout\ & ( 
-- (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3)) # ((\inst5|IR\(4) & \inst5|AC\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101011000000000000000100000000101010110000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|ALT_INV_state.ex_shift~q\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[55]~41_combout\,
	combout => \inst5|Selector20~0_combout\);

\inst5|Selector20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector20~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(7) & ((!\inst5|AC\(7)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & ( 
-- \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(7) & ((!\inst5|AC\(7)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(7) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(7)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(7) & (!\inst5|altsyncram_component|auto_generated|q_a\(7) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(7) $ (\inst5|altsyncram_component|auto_generated|q_a\(7))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(7) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(7),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector20~1_combout\);

\inst5|Selector20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector20~2_combout\ = (\inst5|Selector20~1_combout\ & ((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_loadi~q\,
	datab => \inst5|ALT_INV_operand[7]~7_combout\,
	datac => \inst5|ALT_INV_Selector20~1_combout\,
	combout => \inst5|Selector20~2_combout\);

\inst5|Selector20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector20~3_combout\ = ( \inst5|Selector20~0_combout\ & ( \inst5|Selector20~2_combout\ ) ) # ( !\inst5|Selector20~0_combout\ & ( \inst5|Selector20~2_combout\ & ( (!\IO_DATA[7]~7_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~29_sumout\)))) 
-- # (\IO_DATA[7]~7_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~29_sumout\)) # (\inst5|state.ex_in2~q\))) ) ) ) # ( \inst5|Selector20~0_combout\ & ( !\inst5|Selector20~2_combout\ ) ) # ( !\inst5|Selector20~0_combout\ & ( 
-- !\inst5|Selector20~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[7]~7_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_WideOr3~0_combout\,
	datad => \inst5|ALT_INV_Add1~29_sumout\,
	datae => \inst5|ALT_INV_Selector20~0_combout\,
	dataf => \inst5|ALT_INV_Selector20~2_combout\,
	combout => \inst5|Selector20~3_combout\);

\inst5|AC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector20~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(7));

\inst5|shifter|auto_generated|sbit_w[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[24]~0_combout\ = ( \inst5|AC\(9) & ( (!\inst5|IR\(0) & (((\inst5|AC\(8))))) # (\inst5|IR\(0) & (((\inst5|AC\(7))) # (\inst5|IR\(4)))) ) ) # ( !\inst5|AC\(9) & ( (!\inst5|IR\(0) & (((\inst5|AC\(8))))) # (\inst5|IR\(0) & 
-- (!\inst5|IR\(4) & (\inst5|AC\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_AC\(7),
	datad => \inst5|ALT_INV_AC\(8),
	datae => \inst5|ALT_INV_AC\(9),
	combout => \inst5|shifter|auto_generated|sbit_w[24]~0_combout\);

\inst5|shifter|auto_generated|sbit_w[40]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[40]~3_combout\ = ( \inst5|shifter|auto_generated|sbit_w[22]~2_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[24]~0_combout\)))) # (\inst5|IR\(1) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[26]~1_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[22]~2_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[24]~0_combout\)))) # (\inst5|IR\(1) & (\inst5|IR\(4) & 
-- ((\inst5|shifter|auto_generated|sbit_w[26]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101001011100011111100001100000111010010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[24]~0_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[26]~1_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[22]~2_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[40]~3_combout\);

\inst5|shifter|auto_generated|sbit_w[60]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[60]~34_combout\ = ( \inst5|shifter|auto_generated|sbit_w[44]~6_combout\ & ( (!\inst5|IR\(2)) # ((!\inst5|IR\(4) & ((\inst5|shifter|auto_generated|sbit_w[40]~3_combout\))) # (\inst5|IR\(4) & (\inst5|AC\(15)))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[44]~6_combout\ & ( (\inst5|IR\(2) & ((!\inst5|IR\(4) & ((\inst5|shifter|auto_generated|sbit_w[40]~3_combout\))) # (\inst5|IR\(4) & (\inst5|AC\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[40]~3_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[44]~6_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[60]~34_combout\);

\inst5|shifter|auto_generated|sbit_w[52]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[52]~35_combout\ = ( \inst5|shifter|auto_generated|sbit_w[32]~11_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[36]~9_combout\)))) # (\inst5|IR\(2) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[40]~3_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[32]~11_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[36]~9_combout\)))) # (\inst5|IR\(2) & (\inst5|IR\(4) & 
-- (\inst5|shifter|auto_generated|sbit_w[40]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101001000111110111100000001110011010010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[40]~3_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[36]~9_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[32]~11_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[52]~35_combout\);

\inst5|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector23~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[52]~35_combout\ & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3)) # ((\inst5|IR\(4) & \inst5|shifter|auto_generated|sbit_w[60]~34_combout\)))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[52]~35_combout\ & ( (\inst5|IR\(3) & (\inst5|IR\(4) & (\inst5|state.ex_shift~q\ & \inst5|shifter|auto_generated|sbit_w[60]~34_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000010100000101100000000000000010000101000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst5|ALT_INV_state.ex_shift~q\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[60]~34_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[52]~35_combout\,
	combout => \inst5|Selector23~0_combout\);

\inst5|Selector23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector23~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(4) & ((!\inst5|AC\(4)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & ( 
-- \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(4) & ((!\inst5|AC\(4)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(4) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(4)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(4) & (!\inst5|altsyncram_component|auto_generated|q_a\(4) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(4) $ (\inst5|altsyncram_component|auto_generated|q_a\(4))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(4) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(4),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector23~1_combout\);

\inst5|Selector23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector23~2_combout\ = (\inst5|Selector23~1_combout\ & ((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_loadi~q\,
	datab => \inst5|ALT_INV_operand[4]~4_combout\,
	datac => \inst5|ALT_INV_Selector23~1_combout\,
	combout => \inst5|Selector23~2_combout\);

\inst5|Selector23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector23~3_combout\ = ( \inst5|Selector23~0_combout\ & ( \inst5|Selector23~2_combout\ ) ) # ( !\inst5|Selector23~0_combout\ & ( \inst5|Selector23~2_combout\ & ( (!\IO_DATA[4]~4_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~17_sumout\)))) 
-- # (\IO_DATA[4]~4_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~17_sumout\)) # (\inst5|state.ex_in2~q\))) ) ) ) # ( \inst5|Selector23~0_combout\ & ( !\inst5|Selector23~2_combout\ ) ) # ( !\inst5|Selector23~0_combout\ & ( 
-- !\inst5|Selector23~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[4]~4_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_WideOr3~0_combout\,
	datad => \inst5|ALT_INV_Add1~17_sumout\,
	datae => \inst5|ALT_INV_Selector23~0_combout\,
	dataf => \inst5|ALT_INV_Selector23~2_combout\,
	combout => \inst5|Selector23~3_combout\);

\inst5|AC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector23~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(4));

\inst5|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\inst5|IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|altsyncram_component|auto_generated|q_a\(4),
	ena => \inst5|IR[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IR\(4));

\inst5|next_mem_addr[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|next_mem_addr[4]~4_combout\ = ( \inst5|PC\(4) & ( ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(4)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(4)))) # (\inst5|state.fetch~q\) ) ) # ( !\inst5|PC\(4) & ( 
-- (!\inst5|state.fetch~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(4)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \inst5|ALT_INV_WideNor0~combout\,
	datae => \inst5|ALT_INV_PC\(4),
	combout => \inst5|next_mem_addr[4]~4_combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CD6",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

\inst5|IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|altsyncram_component|auto_generated|q_a\(1),
	ena => \inst5|IR[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IR\(1));

\inst5|Add1~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~71_combout\ = ( \inst5|Add1~65_combout\ & ( (!\inst5|WideNor0~combout\ & (((\inst5|altsyncram_component|auto_generated|q_a\(1))))) # (\inst5|WideNor0~combout\ & ((!\inst5|Add1~64_combout\ & (\inst5|IR\(1))) # (\inst5|Add1~64_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(1)))))) ) ) # ( !\inst5|Add1~65_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(1) & !\inst5|Add1~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001101010011001111001100000000000011010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(1),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \inst5|ALT_INV_WideNor0~combout\,
	datad => \inst5|ALT_INV_Add1~64_combout\,
	datae => \inst5|ALT_INV_Add1~65_combout\,
	combout => \inst5|Add1~71_combout\);

\inst5|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~69_cout\ = CARRY(( \inst5|state.ex_sub~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	cin => GND,
	cout => \inst5|Add1~69_cout\);

\inst5|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~1_sumout\ = SUM(( \inst5|Add1~66_combout\ ) + ( (\inst5|AC\(0) & (((\inst5|state.ex_add~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_sub~q\))) ) + ( \inst5|Add1~69_cout\ ))
-- \inst5|Add1~2\ = CARRY(( \inst5|Add1~66_combout\ ) + ( (\inst5|AC\(0) & (((\inst5|state.ex_add~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_sub~q\))) ) + ( \inst5|Add1~69_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(0),
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_Add1~66_combout\,
	dataf => \inst5|ALT_INV_state.ex_add~q\,
	cin => \inst5|Add1~69_cout\,
	sumout => \inst5|Add1~1_sumout\,
	cout => \inst5|Add1~2\);

\inst5|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~5_sumout\ = SUM(( \inst5|Add1~71_combout\ ) + ( (\inst5|AC\(1) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~2\ ))
-- \inst5|Add1~6\ = CARRY(( \inst5|Add1~71_combout\ ) + ( (\inst5|AC\(1) & (((\inst5|state.ex_sub~q\) # (\inst5|state.ex_addi~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_addi~q\,
	datac => \inst5|ALT_INV_state.ex_sub~q\,
	datad => \inst5|ALT_INV_Add1~71_combout\,
	dataf => \inst5|ALT_INV_AC\(1),
	cin => \inst5|Add1~2\,
	sumout => \inst5|Add1~5_sumout\,
	cout => \inst5|Add1~6\);

\inst5|shifter|auto_generated|sbit_w[42]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[42]~25_combout\ = ( \inst5|shifter|auto_generated|sbit_w[28]~4_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[26]~1_combout\)))) # (\inst5|IR\(1) & 
-- (((\inst5|shifter|auto_generated|sbit_w[24]~0_combout\)) # (\inst5|IR\(4)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[28]~4_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[26]~1_combout\)))) # (\inst5|IR\(1) & (!\inst5|IR\(4) & 
-- (\inst5|shifter|auto_generated|sbit_w[24]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000100111101111100000010110011100001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[24]~0_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[26]~1_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[28]~4_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[42]~25_combout\);

\inst5|shifter|auto_generated|sbit_w[46]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[46]~26_combout\ = ( \inst5|shifter|auto_generated|sbit_w[30]~5_combout\ & ( (!\inst5|IR\(1)) # ((!\inst5|IR\(4) & ((\inst5|shifter|auto_generated|sbit_w[28]~4_combout\))) # (\inst5|IR\(4) & (\inst5|AC\(15)))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[30]~5_combout\ & ( (\inst5|IR\(1) & ((!\inst5|IR\(4) & ((\inst5|shifter|auto_generated|sbit_w[28]~4_combout\))) # (\inst5|IR\(4) & (\inst5|AC\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[28]~4_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[30]~5_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[46]~26_combout\);

\inst5|shifter|auto_generated|sbit_w[38]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[38]~27_combout\ = ( \inst5|shifter|auto_generated|sbit_w[20]~7_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[22]~2_combout\)))) # (\inst5|IR\(1) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[24]~0_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[20]~7_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[22]~2_combout\)))) # (\inst5|IR\(1) & (\inst5|IR\(4) & 
-- (\inst5|shifter|auto_generated|sbit_w[24]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101001000111110111100000001110011010010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[24]~0_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[22]~2_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[20]~7_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[38]~27_combout\);

\inst5|shifter|auto_generated|sbit_w[58]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[58]~28_combout\ = ( \inst5|shifter|auto_generated|sbit_w[38]~27_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[42]~25_combout\)))) # (\inst5|IR\(2) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[46]~26_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[38]~27_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[42]~25_combout\)))) # (\inst5|IR\(2) & (\inst5|IR\(4) & 
-- ((\inst5|shifter|auto_generated|sbit_w[46]~26_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101001011100011111100001100000111010010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[42]~25_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[46]~26_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[38]~27_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[58]~28_combout\);

\inst5|shifter|auto_generated|sbit_w[34]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[34]~29_combout\ = ( \inst5|shifter|auto_generated|sbit_w[20]~7_combout\ & ( \inst5|shifter|auto_generated|sbit_w[18]~8_combout\ & ( ((!\inst5|IR\(1)) # ((!\inst5|IR\(0) & \inst5|AC\(0)))) # (\inst5|IR\(4)) ) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[20]~7_combout\ & ( \inst5|shifter|auto_generated|sbit_w[18]~8_combout\ & ( (!\inst5|IR\(1)) # ((!\inst5|IR\(4) & (!\inst5|IR\(0) & \inst5|AC\(0)))) ) ) ) # ( \inst5|shifter|auto_generated|sbit_w[20]~7_combout\ & ( 
-- !\inst5|shifter|auto_generated|sbit_w[18]~8_combout\ & ( (\inst5|IR\(1) & (((!\inst5|IR\(0) & \inst5|AC\(0))) # (\inst5|IR\(4)))) ) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[20]~7_combout\ & ( !\inst5|shifter|auto_generated|sbit_w[18]~8_combout\ & ( 
-- (!\inst5|IR\(4) & (!\inst5|IR\(0) & (\inst5|IR\(1) & \inst5|AC\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000001010000110111110000111110001111010111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(0),
	datac => \inst5|ALT_INV_IR\(1),
	datad => \inst5|ALT_INV_AC\(0),
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[20]~7_combout\,
	dataf => \inst5|shifter|auto_generated|ALT_INV_sbit_w[18]~8_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[34]~29_combout\);

\inst5|Selector25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector25~3_combout\ = ( !\inst5|IR\(2) & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3) & (((\inst5|shifter|auto_generated|sbit_w[34]~29_combout\)))) # (\inst5|IR\(3) & (\inst5|shifter|auto_generated|sbit_w[58]~28_combout\ & ((\inst5|IR\(4))))))) 
-- ) ) # ( \inst5|IR\(2) & ( (\inst5|state.ex_shift~q\ & (\inst5|IR\(4) & ((!\inst5|IR\(3) & ((\inst5|shifter|auto_generated|sbit_w[38]~27_combout\))) # (\inst5|IR\(3) & (\inst5|shifter|auto_generated|sbit_w[58]~28_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000000000001100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|shifter|auto_generated|ALT_INV_sbit_w[58]~28_combout\,
	datab => \inst5|ALT_INV_state.ex_shift~q\,
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[38]~27_combout\,
	datad => \inst5|ALT_INV_IR\(4),
	datae => \inst5|ALT_INV_IR\(2),
	dataf => \inst5|ALT_INV_IR\(3),
	datag => \inst5|shifter|auto_generated|ALT_INV_sbit_w[34]~29_combout\,
	combout => \inst5|Selector25~3_combout\);

\inst5|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector25~0_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(2) & ((!\inst5|AC\(2)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & ( 
-- \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(2) & ((!\inst5|AC\(2)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(2) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(2)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(2) & (!\inst5|altsyncram_component|auto_generated|q_a\(2) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(2) $ (\inst5|altsyncram_component|auto_generated|q_a\(2))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(2) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(2),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector25~0_combout\);

\inst5|Selector25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector25~1_combout\ = (\inst5|Selector25~0_combout\ & ((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_loadi~q\,
	datab => \inst5|ALT_INV_operand[2]~2_combout\,
	datac => \inst5|ALT_INV_Selector25~0_combout\,
	combout => \inst5|Selector25~1_combout\);

\inst5|Selector25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector25~2_combout\ = ( \inst5|Selector25~3_combout\ & ( \inst5|Selector25~1_combout\ ) ) # ( !\inst5|Selector25~3_combout\ & ( \inst5|Selector25~1_combout\ & ( (!\IO_DATA[2]~2_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~9_sumout\)))) 
-- # (\IO_DATA[2]~2_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~9_sumout\)) # (\inst5|state.ex_in2~q\))) ) ) ) # ( \inst5|Selector25~3_combout\ & ( !\inst5|Selector25~1_combout\ ) ) # ( !\inst5|Selector25~3_combout\ & ( 
-- !\inst5|Selector25~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[2]~2_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_WideOr3~0_combout\,
	datad => \inst5|ALT_INV_Add1~9_sumout\,
	datae => \inst5|ALT_INV_Selector25~3_combout\,
	dataf => \inst5|ALT_INV_Selector25~1_combout\,
	combout => \inst5|Selector25~2_combout\);

\inst5|AC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector25~2_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(2));

\inst5|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008FD6",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\inst5|IR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|altsyncram_component|auto_generated|q_a\(2),
	ena => \inst5|IR[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IR\(2));

\inst6|TIMER2_EN~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|TIMER2_EN~0_combout\ = (!\inst5|IR\(0) & \inst5|IR\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(0),
	datab => \inst5|ALT_INV_IR\(1),
	combout => \inst6|TIMER2_EN~0_combout\);

\inst4|COUNT[15]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[15]~82_combout\ = ( \inst5|IR\(2) & ( \inst6|TIMER2_EN~0_combout\ & ( (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & (\inst5|IO_WRITE_int~q\ & (\inst6|LED_EN~0_combout\ & \inst6|LED_EN~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	datab => \inst5|ALT_INV_IO_WRITE_int~q\,
	datac => \inst6|ALT_INV_LED_EN~0_combout\,
	datad => \inst6|ALT_INV_LED_EN~1_combout\,
	datae => \inst5|ALT_INV_IR\(2),
	dataf => \inst6|ALT_INV_TIMER2_EN~0_combout\,
	combout => \inst4|COUNT[15]~82_combout\);

\inst4|COUNT[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[1]~5_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[1]~1_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ 
-- & ( \inst4|COUNT[1]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[1]~1_combout\,
	datad => \inst4|ALT_INV_COUNT[1]~5_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[1]~5_combout\);

\inst4|COUNT[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[1]~7_combout\ = !\inst4|Add0~1_sumout\ $ (!\inst4|COUNT[1]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~1_sumout\,
	datab => \inst4|ALT_INV_COUNT[1]~5_combout\,
	combout => \inst4|COUNT[1]~7_combout\);

\inst4|COUNT[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[1]~7_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[1]~_emulated_q\);

\inst4|COUNT[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[1]~6_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[1]~_emulated_q\ $ ((!\inst4|COUNT[1]~5_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[1]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[1]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[1]~5_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[1]~1_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[1]~6_combout\);

\inst4|IO_COUNT[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(1) = ( \inst4|IO_COUNT\(1) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(1) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[1]~6_combout\ ) ) ) # ( !\inst4|IO_COUNT\(1) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[1]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[1]~6_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(1),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(1));

\IO_DATA[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[1]~1_combout\ = ( \inst4|IO_COUNT\(1) & ( \inst5|AC\(1) & ( ((!\inst6|SWITCH_EN~combout\) # (\inst7|B_DI\(1))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( !\inst4|IO_COUNT\(1) & ( \inst5|AC\(1) & ( ((!\inst6|SWITCH_EN~combout\ & 
-- (!\inst6|TIMER2_EN~combout\)) # (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(1))))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( \inst4|IO_COUNT\(1) & ( !\inst5|AC\(1) & ( (!\inst5|IO_WRITE_int~q\ & ((!\inst6|SWITCH_EN~combout\ & (\inst6|TIMER2_EN~combout\)) # 
-- (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(1)))))) ) ) ) # ( !\inst4|IO_COUNT\(1) & ( !\inst5|AC\(1) & ( (!\inst5|IO_WRITE_int~q\ & (\inst6|SWITCH_EN~combout\ & \inst7|B_DI\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010000010101011010101111101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_SWITCH_EN~combout\,
	datac => \inst6|ALT_INV_TIMER2_EN~combout\,
	datad => \inst7|ALT_INV_B_DI\(1),
	datae => \inst4|ALT_INV_IO_COUNT\(1),
	dataf => \inst5|ALT_INV_AC\(1),
	combout => \IO_DATA[1]~1_combout\);

\inst5|shifter|auto_generated|sbit_w[57]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[57]~22_combout\ = ( \inst5|shifter|auto_generated|sbit_w[37]~21_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[41]~16_combout\)))) # (\inst5|IR\(2) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[45]~18_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[37]~21_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[41]~16_combout\)))) # (\inst5|IR\(2) & (\inst5|IR\(4) & 
-- ((\inst5|shifter|auto_generated|sbit_w[45]~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101001011100011111100001100000111010010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[41]~16_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[45]~18_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[37]~21_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[57]~22_combout\);

\inst5|shifter|auto_generated|sbit_w[49]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[49]~24_combout\ = ( \inst5|shifter|auto_generated|sbit_w[37]~21_combout\ & ( \inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (!\inst5|IR\(2) & ((!\inst5|IR\(1)) # ((\inst5|IR\(4) & 
-- \inst5|shifter|auto_generated|sbit_w[19]~20_combout\)))) # (\inst5|IR\(2) & (\inst5|IR\(4))) ) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[37]~21_combout\ & ( \inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (!\inst5|IR\(2) & ((!\inst5|IR\(1)) # 
-- ((\inst5|IR\(4) & \inst5|shifter|auto_generated|sbit_w[19]~20_combout\)))) ) ) ) # ( \inst5|shifter|auto_generated|sbit_w[37]~21_combout\ & ( !\inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (\inst5|IR\(4) & (((\inst5|IR\(1) & 
-- \inst5|shifter|auto_generated|sbit_w[19]~20_combout\)) # (\inst5|IR\(2)))) ) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[37]~21_combout\ & ( !\inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (\inst5|IR\(4) & (!\inst5|IR\(2) & (\inst5|IR\(1) & 
-- \inst5|shifter|auto_generated|sbit_w[19]~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000100010001010111000000110001001101000111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|ALT_INV_IR\(1),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[19]~20_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[37]~21_combout\,
	dataf => \inst5|shifter|auto_generated|ALT_INV_sbit_w[17]~23_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[49]~24_combout\);

\inst5|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector26~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[49]~24_combout\ & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3)) # ((\inst5|IR\(4) & \inst5|shifter|auto_generated|sbit_w[57]~22_combout\)))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[49]~24_combout\ & ( (\inst5|IR\(3) & (\inst5|IR\(4) & (\inst5|state.ex_shift~q\ & \inst5|shifter|auto_generated|sbit_w[57]~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000010100000101100000000000000010000101000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst5|ALT_INV_state.ex_shift~q\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[57]~22_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[49]~24_combout\,
	combout => \inst5|Selector26~0_combout\);

\inst5|Selector26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector26~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(1) & ((!\inst5|AC\(1)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & ( 
-- \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(1) & ((!\inst5|AC\(1)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(1) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(1)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(1) & (!\inst5|altsyncram_component|auto_generated|q_a\(1) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(1) $ (\inst5|altsyncram_component|auto_generated|q_a\(1))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(1) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(1),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector26~1_combout\);

\inst5|Selector26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector26~2_combout\ = (\inst5|Selector26~1_combout\ & ((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_loadi~q\,
	datab => \inst5|ALT_INV_operand[1]~1_combout\,
	datac => \inst5|ALT_INV_Selector26~1_combout\,
	combout => \inst5|Selector26~2_combout\);

\inst5|Selector26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector26~3_combout\ = ( \inst5|Selector26~0_combout\ & ( \inst5|Selector26~2_combout\ ) ) # ( !\inst5|Selector26~0_combout\ & ( \inst5|Selector26~2_combout\ & ( (!\IO_DATA[1]~1_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~5_sumout\)))) 
-- # (\IO_DATA[1]~1_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~5_sumout\)) # (\inst5|state.ex_in2~q\))) ) ) ) # ( \inst5|Selector26~0_combout\ & ( !\inst5|Selector26~2_combout\ ) ) # ( !\inst5|Selector26~0_combout\ & ( 
-- !\inst5|Selector26~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[1]~1_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_WideOr3~0_combout\,
	datad => \inst5|ALT_INV_Add1~5_sumout\,
	datae => \inst5|ALT_INV_Selector26~0_combout\,
	dataf => \inst5|ALT_INV_Selector26~2_combout\,
	combout => \inst5|Selector26~3_combout\);

\inst5|AC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector26~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(1));

\inst5|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal1~0_combout\ = (!\inst5|AC\(0) & (!\inst5|AC\(1) & (!\inst5|AC\(2) & !\inst5|AC\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(0),
	datab => \inst5|ALT_INV_AC\(1),
	datac => \inst5|ALT_INV_AC\(2),
	datad => \inst5|ALT_INV_AC\(3),
	combout => \inst5|Equal1~0_combout\);

\inst5|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal1~1_combout\ = ( !\inst5|AC\(14) & ( !\inst5|AC\(15) & ( (!\inst5|AC\(10) & (!\inst5|AC\(11) & (!\inst5|AC\(12) & !\inst5|AC\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(10),
	datab => \inst5|ALT_INV_AC\(11),
	datac => \inst5|ALT_INV_AC\(12),
	datad => \inst5|ALT_INV_AC\(13),
	datae => \inst5|ALT_INV_AC\(14),
	dataf => \inst5|ALT_INV_AC\(15),
	combout => \inst5|Equal1~1_combout\);

\inst5|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Equal1~2_combout\ = ( !\inst5|AC\(8) & ( !\inst5|AC\(9) & ( (!\inst5|AC\(4) & (!\inst5|AC\(5) & (!\inst5|AC\(6) & !\inst5|AC\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(4),
	datab => \inst5|ALT_INV_AC\(5),
	datac => \inst5|ALT_INV_AC\(6),
	datad => \inst5|ALT_INV_AC\(7),
	datae => \inst5|ALT_INV_AC\(8),
	dataf => \inst5|ALT_INV_AC\(9),
	combout => \inst5|Equal1~2_combout\);

\inst5|PC[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PC[0]~0_combout\ = ( \inst5|Equal1~1_combout\ & ( \inst5|Equal1~2_combout\ & ( (!\inst5|state.ex_jpos~q\ & ((!\inst5|state.ex_jzero~q\ & (\inst5|AC\(15))) # (\inst5|state.ex_jzero~q\ & ((\inst5|Equal1~0_combout\))))) # (\inst5|state.ex_jpos~q\ & 
-- (!\inst5|AC\(15) & ((!\inst5|Equal1~0_combout\)))) ) ) ) # ( !\inst5|Equal1~1_combout\ & ( \inst5|Equal1~2_combout\ & ( (!\inst5|AC\(15) & ((\inst5|state.ex_jpos~q\))) # (\inst5|AC\(15) & (!\inst5|state.ex_jzero~q\ & !\inst5|state.ex_jpos~q\)) ) ) ) # ( 
-- \inst5|Equal1~1_combout\ & ( !\inst5|Equal1~2_combout\ & ( (!\inst5|AC\(15) & ((\inst5|state.ex_jpos~q\))) # (\inst5|AC\(15) & (!\inst5|state.ex_jzero~q\ & !\inst5|state.ex_jpos~q\)) ) ) ) # ( !\inst5|Equal1~1_combout\ & ( !\inst5|Equal1~2_combout\ & ( 
-- (!\inst5|AC\(15) & ((\inst5|state.ex_jpos~q\))) # (\inst5|AC\(15) & (!\inst5|state.ex_jzero~q\ & !\inst5|state.ex_jpos~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101001001010010010100100101001001010010010100100101001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(15),
	datab => \inst5|ALT_INV_state.ex_jzero~q\,
	datac => \inst5|ALT_INV_state.ex_jpos~q\,
	datad => \inst5|ALT_INV_Equal1~0_combout\,
	datae => \inst5|ALT_INV_Equal1~1_combout\,
	dataf => \inst5|ALT_INV_Equal1~2_combout\,
	combout => \inst5|PC[0]~0_combout\);

\inst5|PC[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PC[0]~1_combout\ = ( \inst5|Equal1~2_combout\ & ( (\inst5|state.ex_jpos~q\ & (((\inst5|Equal1~0_combout\ & \inst5|Equal1~1_combout\)) # (\inst5|AC\(15)))) ) ) # ( !\inst5|Equal1~2_combout\ & ( (\inst5|AC\(15) & \inst5|state.ex_jpos~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001001100010001000100010001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(15),
	datab => \inst5|ALT_INV_state.ex_jpos~q\,
	datac => \inst5|ALT_INV_Equal1~0_combout\,
	datad => \inst5|ALT_INV_Equal1~1_combout\,
	datae => \inst5|ALT_INV_Equal1~2_combout\,
	combout => \inst5|PC[0]~1_combout\);

\inst5|state~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~57_combout\ = (\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(14) & \inst5|state~38_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst5|ALT_INV_state~38_combout\,
	combout => \inst5|state~57_combout\);

\inst5|state.ex_jump\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~57_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_jump~q\);

\inst5|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|WideOr2~0_combout\ = ( !\inst5|state.ex_jpos~q\ & ( (!\inst5|state.ex_reti~q\ & (!\inst5|state.ex_jump~q\ & (!\inst5|state.ex_jneg~q\ & !\inst5|state.ex_jzero~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_reti~q\,
	datab => \inst5|ALT_INV_state.ex_jump~q\,
	datac => \inst5|ALT_INV_state.ex_jneg~q\,
	datad => \inst5|ALT_INV_state.ex_jzero~q\,
	datae => \inst5|ALT_INV_state.ex_jpos~q\,
	combout => \inst5|WideOr2~0_combout\);

\inst5|WideOr2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|WideOr2~1_combout\ = ( \inst5|WideOr2~0_combout\ & ( (\inst5|state.init~q\ & (!\inst5|state.fetch~q\ & (!\inst5|state.ex_return~q\ & !\inst5|state.ex_call~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.init~q\,
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|ALT_INV_state.ex_return~q\,
	datad => \inst5|ALT_INV_state.ex_call~q\,
	datae => \inst5|ALT_INV_WideOr2~0_combout\,
	combout => \inst5|WideOr2~1_combout\);

\inst5|PC[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|PC[0]~2_combout\ = ( !\inst5|PC[0]~1_combout\ & ( !\inst5|WideOr2~1_combout\ & ( (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & (((!\inst5|state.ex_jneg~q\ & !\inst5|state.ex_jzero~q\)) # (\inst5|PC[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001010101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	datab => \inst5|ALT_INV_state.ex_jneg~q\,
	datac => \inst5|ALT_INV_state.ex_jzero~q\,
	datad => \inst5|ALT_INV_PC[0]~0_combout\,
	datae => \inst5|ALT_INV_PC[0]~1_combout\,
	dataf => \inst5|ALT_INV_WideOr2~1_combout\,
	combout => \inst5|PC[0]~2_combout\);

\inst5|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector11~0_combout\,
	sclr => \inst5|WideOr3~1_combout\,
	ena => \inst5|PC[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|PC\(0));

\inst5|next_mem_addr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|next_mem_addr[0]~0_combout\ = ( \inst5|PC\(0) & ( ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(0)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(0)))) # (\inst5|state.fetch~q\) ) ) # ( !\inst5|PC\(0) & ( 
-- (!\inst5|state.fetch~q\ & ((!\inst5|WideNor0~combout\ & ((\inst5|altsyncram_component|auto_generated|q_a\(0)))) # (\inst5|WideNor0~combout\ & (\inst5|IR\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110111011100001100010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(0),
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \inst5|ALT_INV_WideNor0~combout\,
	datae => \inst5|ALT_INV_PC\(0),
	combout => \inst5|next_mem_addr[0]~0_combout\);

\inst5|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010A8",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\inst5|IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|altsyncram_component|auto_generated|q_a\(0),
	ena => \inst5|IR[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IR\(0));

\inst5|Add1~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~66_combout\ = ( \inst5|Add1~65_combout\ & ( (!\inst5|WideNor0~combout\ & (((\inst5|altsyncram_component|auto_generated|q_a\(0))))) # (\inst5|WideNor0~combout\ & ((!\inst5|Add1~64_combout\ & (\inst5|IR\(0))) # (\inst5|Add1~64_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(0)))))) ) ) # ( !\inst5|Add1~65_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(0) & !\inst5|Add1~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001101010011001111001100000000000011010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(0),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \inst5|ALT_INV_WideNor0~combout\,
	datad => \inst5|ALT_INV_Add1~64_combout\,
	datae => \inst5|ALT_INV_Add1~65_combout\,
	combout => \inst5|Add1~66_combout\);

\inst5|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector27~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[48]~12_combout\ & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3)) # ((\inst5|IR\(4) & \inst5|shifter|auto_generated|sbit_w[56]~10_combout\)))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[48]~12_combout\ & ( (\inst5|IR\(3) & (\inst5|IR\(4) & (\inst5|state.ex_shift~q\ & \inst5|shifter|auto_generated|sbit_w[56]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000010100000101100000000000000010000101000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst5|ALT_INV_state.ex_shift~q\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[56]~10_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[48]~12_combout\,
	combout => \inst5|Selector27~0_combout\);

\inst5|Selector27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector27~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(0) & ((!\inst5|AC\(0)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & ( 
-- \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(0) & ((!\inst5|AC\(0)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(0) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(0)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(0) & (!\inst5|altsyncram_component|auto_generated|q_a\(0) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(0) $ (\inst5|altsyncram_component|auto_generated|q_a\(0))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(0) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(0),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector27~1_combout\);

\inst5|Selector27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector27~2_combout\ = (\inst5|Selector27~1_combout\ & ((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_loadi~q\,
	datab => \inst5|ALT_INV_operand[0]~0_combout\,
	datac => \inst5|ALT_INV_Selector27~1_combout\,
	combout => \inst5|Selector27~2_combout\);

\inst5|Selector27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector27~3_combout\ = ( \inst5|Selector27~0_combout\ & ( \inst5|Selector27~2_combout\ ) ) # ( !\inst5|Selector27~0_combout\ & ( \inst5|Selector27~2_combout\ & ( (!\IO_DATA[0]~0_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~1_sumout\)))) 
-- # (\IO_DATA[0]~0_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~1_sumout\)) # (\inst5|state.ex_in2~q\))) ) ) ) # ( \inst5|Selector27~0_combout\ & ( !\inst5|Selector27~2_combout\ ) ) # ( !\inst5|Selector27~0_combout\ & ( 
-- !\inst5|Selector27~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[0]~0_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_WideOr3~0_combout\,
	datad => \inst5|ALT_INV_Add1~1_sumout\,
	datae => \inst5|ALT_INV_Selector27~0_combout\,
	dataf => \inst5|ALT_INV_Selector27~2_combout\,
	combout => \inst5|Selector27~3_combout\);

\inst5|AC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector27~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(0));

\IO_DATA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[0]~0_combout\ = ( \inst6|TIMER2_EN~combout\ & ( \inst5|AC\(0) & ( ((!\inst6|SWITCH_EN~combout\ & ((\inst4|IO_COUNT\(0)))) # (\inst6|SWITCH_EN~combout\ & (\inst7|B_DI\(0)))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst5|AC\(0) & ( ((!\inst6|SWITCH_EN~combout\) # (\inst5|IO_WRITE_int~q\)) # (\inst7|B_DI\(0)) ) ) ) # ( \inst6|TIMER2_EN~combout\ & ( !\inst5|AC\(0) & ( (!\inst5|IO_WRITE_int~q\ & ((!\inst6|SWITCH_EN~combout\ & ((\inst4|IO_COUNT\(0)))) # 
-- (\inst6|SWITCH_EN~combout\ & (\inst7|B_DI\(0))))) ) ) ) # ( !\inst6|TIMER2_EN~combout\ & ( !\inst5|AC\(0) & ( (\inst7|B_DI\(0) & (!\inst5|IO_WRITE_int~q\ & \inst6|SWITCH_EN~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001001100010011110111111101110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ALT_INV_B_DI\(0),
	datab => \inst5|ALT_INV_IO_WRITE_int~q\,
	datac => \inst6|ALT_INV_SWITCH_EN~combout\,
	datad => \inst4|ALT_INV_IO_COUNT\(0),
	datae => \inst6|ALT_INV_TIMER2_EN~combout\,
	dataf => \inst5|ALT_INV_AC\(0),
	combout => \IO_DATA[0]~0_combout\);

\inst4|COUNT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[0]~1_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[0]~0_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ 
-- & ( \inst4|COUNT[0]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[0]~0_combout\,
	datad => \inst4|ALT_INV_COUNT[0]~1_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[0]~1_combout\);

\inst4|COUNT[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[0]~3_combout\ = !\inst4|COUNT[0]~2_combout\ $ (\inst4|COUNT[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[0]~2_combout\,
	datab => \inst4|ALT_INV_COUNT[0]~1_combout\,
	combout => \inst4|COUNT[0]~3_combout\);

\inst4|COUNT[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[0]~3_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[0]~_emulated_q\);

\inst4|COUNT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[0]~2_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[0]~_emulated_q\ $ ((!\inst4|COUNT[0]~1_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[0]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[0]~1_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[0]~0_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[0]~2_combout\);

\inst4|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~5_sumout\ = SUM(( \inst4|COUNT[2]~10_combout\ ) + ( GND ) + ( \inst4|Add0~2\ ))
-- \inst4|Add0~6\ = CARRY(( \inst4|COUNT[2]~10_combout\ ) + ( GND ) + ( \inst4|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[2]~10_combout\,
	cin => \inst4|Add0~2\,
	sumout => \inst4|Add0~5_sumout\,
	cout => \inst4|Add0~6\);

\inst4|COUNT[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[2]~9_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[2]~2_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ 
-- & ( \inst4|COUNT[2]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[2]~2_combout\,
	datad => \inst4|ALT_INV_COUNT[2]~9_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[2]~9_combout\);

\inst4|COUNT[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[2]~11_combout\ = !\inst4|Add0~5_sumout\ $ (!\inst4|COUNT[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~5_sumout\,
	datab => \inst4|ALT_INV_COUNT[2]~9_combout\,
	combout => \inst4|COUNT[2]~11_combout\);

\inst4|COUNT[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[2]~11_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[2]~_emulated_q\);

\inst4|COUNT[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[2]~10_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[2]~_emulated_q\ $ ((!\inst4|COUNT[2]~9_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[2]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[2]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[2]~9_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[2]~2_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[2]~10_combout\);

\inst4|COUNT[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[3]~13_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[3]~3_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ 
-- & ( \inst4|COUNT[3]~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[3]~3_combout\,
	datad => \inst4|ALT_INV_COUNT[3]~13_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[3]~13_combout\);

\inst4|COUNT[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[3]~15_combout\ = !\inst4|Add0~9_sumout\ $ (!\inst4|COUNT[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~9_sumout\,
	datab => \inst4|ALT_INV_COUNT[3]~13_combout\,
	combout => \inst4|COUNT[3]~15_combout\);

\inst4|COUNT[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[3]~15_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[3]~_emulated_q\);

\inst4|COUNT[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[3]~14_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[3]~_emulated_q\ $ ((!\inst4|COUNT[3]~13_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[3]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[3]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[3]~13_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[3]~3_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[3]~14_combout\);

\inst4|IO_COUNT[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(3) = ( \inst4|IO_COUNT\(3) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(3) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[3]~14_combout\ ) ) ) # ( !\inst4|IO_COUNT\(3) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[3]~14_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[3]~14_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(3),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(3));

\IO_DATA[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[3]~3_combout\ = ( \inst4|IO_COUNT\(3) & ( \inst5|AC\(3) & ( ((!\inst6|SWITCH_EN~combout\) # (\inst7|B_DI\(3))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( !\inst4|IO_COUNT\(3) & ( \inst5|AC\(3) & ( ((!\inst6|SWITCH_EN~combout\ & 
-- (!\inst6|TIMER2_EN~combout\)) # (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(3))))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( \inst4|IO_COUNT\(3) & ( !\inst5|AC\(3) & ( (!\inst5|IO_WRITE_int~q\ & ((!\inst6|SWITCH_EN~combout\ & (\inst6|TIMER2_EN~combout\)) # 
-- (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(3)))))) ) ) ) # ( !\inst4|IO_COUNT\(3) & ( !\inst5|AC\(3) & ( (!\inst5|IO_WRITE_int~q\ & (\inst6|SWITCH_EN~combout\ & \inst7|B_DI\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010000010101011010101111101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_SWITCH_EN~combout\,
	datac => \inst6|ALT_INV_TIMER2_EN~combout\,
	datad => \inst7|ALT_INV_B_DI\(3),
	datae => \inst4|ALT_INV_IO_COUNT\(3),
	dataf => \inst5|ALT_INV_AC\(3),
	combout => \IO_DATA[3]~3_combout\);

\inst5|shifter|auto_generated|sbit_w[59]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[59]~32_combout\ = ( \inst5|shifter|auto_generated|sbit_w[39]~31_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[43]~30_combout\)))) # (\inst5|IR\(2) & ((!\inst5|IR\(4)) # ((\inst5|AC\(15))))) ) ) 
-- # ( !\inst5|shifter|auto_generated|sbit_w[39]~31_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[43]~30_combout\)))) # (\inst5|IR\(2) & (\inst5|IR\(4) & (\inst5|AC\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101001000111110111100000001110011010010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[43]~30_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[39]~31_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[59]~32_combout\);

\inst5|shifter|auto_generated|sbit_w[35]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[35]~33_combout\ = ( \inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[19]~20_combout\)))) # (\inst5|IR\(1) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[21]~19_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[17]~23_combout\ & ( (!\inst5|IR\(1) & (((\inst5|shifter|auto_generated|sbit_w[19]~20_combout\)))) # (\inst5|IR\(1) & (\inst5|IR\(4) & 
-- (\inst5|shifter|auto_generated|sbit_w[21]~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101001000111110111100000001110011010010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(1),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[21]~19_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[19]~20_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[17]~23_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[35]~33_combout\);

\inst5|Selector24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector24~3_combout\ = ( !\inst5|IR\(2) & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3) & (((\inst5|shifter|auto_generated|sbit_w[35]~33_combout\)))) # (\inst5|IR\(3) & (\inst5|shifter|auto_generated|sbit_w[59]~32_combout\ & ((\inst5|IR\(4))))))) 
-- ) ) # ( \inst5|IR\(2) & ( (\inst5|state.ex_shift~q\ & (\inst5|IR\(4) & ((!\inst5|IR\(3) & ((\inst5|shifter|auto_generated|sbit_w[39]~31_combout\))) # (\inst5|IR\(3) & (\inst5|shifter|auto_generated|sbit_w[59]~32_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000000000001100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|shifter|auto_generated|ALT_INV_sbit_w[59]~32_combout\,
	datab => \inst5|ALT_INV_state.ex_shift~q\,
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[39]~31_combout\,
	datad => \inst5|ALT_INV_IR\(4),
	datae => \inst5|ALT_INV_IR\(2),
	dataf => \inst5|ALT_INV_IR\(3),
	datag => \inst5|shifter|auto_generated|ALT_INV_sbit_w[35]~33_combout\,
	combout => \inst5|Selector24~3_combout\);

\inst5|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector24~0_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(3) & ((!\inst5|AC\(3)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & ( 
-- \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(3) & ((!\inst5|AC\(3)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(3) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(3)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(3) & (!\inst5|altsyncram_component|auto_generated|q_a\(3) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(3) $ (\inst5|altsyncram_component|auto_generated|q_a\(3))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(3) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(3),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector24~0_combout\);

\inst5|Selector24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector24~1_combout\ = (\inst5|Selector24~0_combout\ & ((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_loadi~q\,
	datab => \inst5|ALT_INV_operand[3]~3_combout\,
	datac => \inst5|ALT_INV_Selector24~0_combout\,
	combout => \inst5|Selector24~1_combout\);

\inst5|Selector24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector24~2_combout\ = ( \inst5|Selector24~3_combout\ & ( \inst5|Selector24~1_combout\ ) ) # ( !\inst5|Selector24~3_combout\ & ( \inst5|Selector24~1_combout\ & ( (!\IO_DATA[3]~3_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~13_sumout\)))) 
-- # (\IO_DATA[3]~3_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~13_sumout\)) # (\inst5|state.ex_in2~q\))) ) ) ) # ( \inst5|Selector24~3_combout\ & ( !\inst5|Selector24~1_combout\ ) ) # ( !\inst5|Selector24~3_combout\ & ( 
-- !\inst5|Selector24~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[3]~3_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_WideOr3~0_combout\,
	datad => \inst5|ALT_INV_Add1~13_sumout\,
	datae => \inst5|ALT_INV_Selector24~3_combout\,
	dataf => \inst5|ALT_INV_Selector24~1_combout\,
	combout => \inst5|Selector24~2_combout\);

\inst5|AC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector24~2_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(3));

\inst5|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

\inst5|IR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|altsyncram_component|auto_generated|q_a\(3),
	ena => \inst5|IR[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IR\(3));

\inst6|LED_EN~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LED_EN~1_combout\ = (!\inst5|IR\(3) & (!\inst5|IR\(5) & !\inst5|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(5),
	datac => \inst5|ALT_INV_IR\(4),
	combout => \inst6|LED_EN~1_combout\);

\inst6|TIMER2_EN\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|TIMER2_EN~combout\ = (\inst6|LED_EN~0_combout\ & (\inst6|LED_EN~1_combout\ & (\inst5|IR\(2) & \inst6|TIMER2_EN~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_LED_EN~0_combout\,
	datab => \inst6|ALT_INV_LED_EN~1_combout\,
	datac => \inst5|ALT_INV_IR\(2),
	datad => \inst6|ALT_INV_TIMER2_EN~0_combout\,
	combout => \inst6|TIMER2_EN~combout\);

\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

\inst7|B_DI[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|SWITCH_EN~combout\,
	d => \SW[6]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|B_DI\(6));

\inst4|IO_COUNT[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(6) = ( \inst4|IO_COUNT\(6) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(6) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[6]~26_combout\ ) ) ) # ( !\inst4|IO_COUNT\(6) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[6]~26_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[6]~26_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(6),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(6));

\IO_DATA[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[6]~6_combout\ = ( \inst4|IO_COUNT\(6) & ( \inst5|AC\(6) & ( ((!\inst6|SWITCH_EN~combout\) # (\inst7|B_DI\(6))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( !\inst4|IO_COUNT\(6) & ( \inst5|AC\(6) & ( ((!\inst6|SWITCH_EN~combout\ & 
-- (!\inst6|TIMER2_EN~combout\)) # (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(6))))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( \inst4|IO_COUNT\(6) & ( !\inst5|AC\(6) & ( (!\inst5|IO_WRITE_int~q\ & ((!\inst6|SWITCH_EN~combout\ & (\inst6|TIMER2_EN~combout\)) # 
-- (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(6)))))) ) ) ) # ( !\inst4|IO_COUNT\(6) & ( !\inst5|AC\(6) & ( (!\inst5|IO_WRITE_int~q\ & (\inst6|SWITCH_EN~combout\ & \inst7|B_DI\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010000010101011010101111101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_SWITCH_EN~combout\,
	datac => \inst6|ALT_INV_TIMER2_EN~combout\,
	datad => \inst7|ALT_INV_B_DI\(6),
	datae => \inst4|ALT_INV_IO_COUNT\(6),
	dataf => \inst5|ALT_INV_AC\(6),
	combout => \IO_DATA[6]~6_combout\);

\inst5|shifter|auto_generated|sbit_w[62]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[62]~38_combout\ = ( \inst5|shifter|auto_generated|sbit_w[46]~26_combout\ & ( (!\inst5|IR\(2)) # ((!\inst5|IR\(4) & ((\inst5|shifter|auto_generated|sbit_w[42]~25_combout\))) # (\inst5|IR\(4) & (\inst5|AC\(15)))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[46]~26_combout\ & ( (\inst5|IR\(2) & ((!\inst5|IR\(4) & ((\inst5|shifter|auto_generated|sbit_w[42]~25_combout\))) # (\inst5|IR\(4) & (\inst5|AC\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011110011011110111100000001001000111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[42]~25_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[46]~26_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[62]~38_combout\);

\inst5|shifter|auto_generated|sbit_w[54]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|shifter|auto_generated|sbit_w[54]~39_combout\ = ( \inst5|shifter|auto_generated|sbit_w[34]~29_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[38]~27_combout\)))) # (\inst5|IR\(2) & ((!\inst5|IR\(4)) # 
-- ((\inst5|shifter|auto_generated|sbit_w[42]~25_combout\)))) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[34]~29_combout\ & ( (!\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[38]~27_combout\)))) # (\inst5|IR\(2) & (\inst5|IR\(4) & 
-- (\inst5|shifter|auto_generated|sbit_w[42]~25_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101001000111110111100000001110011010010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[42]~25_combout\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[38]~27_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[34]~29_combout\,
	combout => \inst5|shifter|auto_generated|sbit_w[54]~39_combout\);

\inst5|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector21~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[54]~39_combout\ & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3)) # ((\inst5|IR\(4) & \inst5|shifter|auto_generated|sbit_w[62]~38_combout\)))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[54]~39_combout\ & ( (\inst5|IR\(3) & (\inst5|IR\(4) & (\inst5|state.ex_shift~q\ & \inst5|shifter|auto_generated|sbit_w[62]~38_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000010100000101100000000000000010000101000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst5|ALT_INV_state.ex_shift~q\,
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[62]~38_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[54]~39_combout\,
	combout => \inst5|Selector21~0_combout\);

\inst5|Selector21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector21~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(6) & ((!\inst5|AC\(6)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & ( 
-- \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(6) & ((!\inst5|AC\(6)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(6) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(6)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(6) & (!\inst5|altsyncram_component|auto_generated|q_a\(6) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(6) $ (\inst5|altsyncram_component|auto_generated|q_a\(6))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(6) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(6),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector21~1_combout\);

\inst5|Selector21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector21~2_combout\ = (\inst5|Selector21~1_combout\ & ((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_loadi~q\,
	datab => \inst5|ALT_INV_operand[6]~6_combout\,
	datac => \inst5|ALT_INV_Selector21~1_combout\,
	combout => \inst5|Selector21~2_combout\);

\inst5|Selector21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector21~3_combout\ = ( \inst5|Selector21~0_combout\ & ( \inst5|Selector21~2_combout\ ) ) # ( !\inst5|Selector21~0_combout\ & ( \inst5|Selector21~2_combout\ & ( (!\IO_DATA[6]~6_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~25_sumout\)))) 
-- # (\IO_DATA[6]~6_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~25_sumout\)) # (\inst5|state.ex_in2~q\))) ) ) ) # ( \inst5|Selector21~0_combout\ & ( !\inst5|Selector21~2_combout\ ) ) # ( !\inst5|Selector21~0_combout\ & ( 
-- !\inst5|Selector21~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[6]~6_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_WideOr3~0_combout\,
	datad => \inst5|ALT_INV_Add1~25_sumout\,
	datae => \inst5|ALT_INV_Selector21~0_combout\,
	dataf => \inst5|ALT_INV_Selector21~2_combout\,
	combout => \inst5|Selector21~3_combout\);

\inst5|AC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector21~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(6));

\inst5|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\inst5|IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|altsyncram_component|auto_generated|q_a\(6),
	ena => \inst5|IR[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IR\(6));

\inst5|state~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~34_combout\ = (!\inst5|altsyncram_component|auto_generated|q_a\(13) & (\inst5|altsyncram_component|auto_generated|q_a\(11) & \inst5|state~33_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|ALT_INV_state~33_combout\,
	combout => \inst5|state~34_combout\);

\inst5|state.ex_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~34_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_out~q\);

\inst5|state.ex_out2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state.ex_out~q\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_out2~q\);

\inst5|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector29~0_combout\ = (\inst5|IO_CYCLE~q\ & (!\inst5|state.ex_in2~q\ & !\inst5|state.ex_out2~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_CYCLE~q\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_state.ex_out2~q\,
	combout => \inst5|Selector29~0_combout\);

\inst5|Selector29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector29~1_combout\ = ( \inst5|Selector29~0_combout\ & ( (((\inst5|state.init~q\ & !\inst5|state.fetch~q\)) # (\inst5|state.ex_out~q\)) # (\inst5|state.ex_in~q\) ) ) # ( !\inst5|Selector29~0_combout\ & ( (\inst5|state.ex_out~q\) # 
-- (\inst5|state.ex_in~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111010011111111111100001111111111110100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.init~q\,
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|ALT_INV_state.ex_in~q\,
	datad => \inst5|ALT_INV_state.ex_out~q\,
	datae => \inst5|ALT_INV_Selector29~0_combout\,
	combout => \inst5|Selector29~1_combout\);

\inst5|IO_CYCLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector29~1_combout\,
	ena => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IO_CYCLE~q\);

\inst6|LED_EN~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LED_EN~0_combout\ = ( \inst5|IO_CYCLE~q\ & ( !\inst5|IR\(10) & ( (!\inst5|IR\(6) & (!\inst5|IR\(7) & (!\inst5|IR\(8) & !\inst5|IR\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(6),
	datab => \inst5|ALT_INV_IR\(7),
	datac => \inst5|ALT_INV_IR\(8),
	datad => \inst5|ALT_INV_IR\(9),
	datae => \inst5|ALT_INV_IO_CYCLE~q\,
	dataf => \inst5|ALT_INV_IR\(10),
	combout => \inst6|LED_EN~0_combout\);

\inst6|SWITCH_EN~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SWITCH_EN~0_combout\ = (!\inst5|IR\(0) & (!\inst5|IR\(2) & !\inst5|IR\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(0),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|ALT_INV_IR\(1),
	combout => \inst6|SWITCH_EN~0_combout\);

\inst6|SWITCH_EN\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|SWITCH_EN~combout\ = LCELL((\inst6|LED_EN~0_combout\ & (\inst6|LED_EN~1_combout\ & \inst6|SWITCH_EN~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_LED_EN~0_combout\,
	datab => \inst6|ALT_INV_LED_EN~1_combout\,
	datac => \inst6|ALT_INV_SWITCH_EN~0_combout\,
	combout => \inst6|SWITCH_EN~combout\);

\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

\inst7|B_DI[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|SWITCH_EN~combout\,
	d => \SW[9]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|B_DI\(9));

\inst4|IO_COUNT[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(9) = ( \inst4|IO_COUNT\(9) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(9) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[9]~38_combout\ ) ) ) # ( !\inst4|IO_COUNT\(9) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[9]~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[9]~38_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(9),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(9));

\IO_DATA[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[9]~9_combout\ = ( \inst4|IO_COUNT\(9) & ( \inst5|AC\(9) & ( ((!\inst6|SWITCH_EN~combout\) # (\inst7|B_DI\(9))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( !\inst4|IO_COUNT\(9) & ( \inst5|AC\(9) & ( ((!\inst6|SWITCH_EN~combout\ & 
-- (!\inst6|TIMER2_EN~combout\)) # (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(9))))) # (\inst5|IO_WRITE_int~q\) ) ) ) # ( \inst4|IO_COUNT\(9) & ( !\inst5|AC\(9) & ( (!\inst5|IO_WRITE_int~q\ & ((!\inst6|SWITCH_EN~combout\ & (\inst6|TIMER2_EN~combout\)) # 
-- (\inst6|SWITCH_EN~combout\ & ((\inst7|B_DI\(9)))))) ) ) ) # ( !\inst4|IO_COUNT\(9) & ( !\inst5|AC\(9) & ( (!\inst5|IO_WRITE_int~q\ & (\inst6|SWITCH_EN~combout\ & \inst7|B_DI\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010000010101011010101111101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_SWITCH_EN~combout\,
	datac => \inst6|ALT_INV_TIMER2_EN~combout\,
	datad => \inst7|ALT_INV_B_DI\(9),
	datae => \inst4|ALT_INV_IO_COUNT\(9),
	dataf => \inst5|ALT_INV_AC\(9),
	combout => \IO_DATA[9]~9_combout\);

\inst5|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~37_sumout\ = SUM(( \inst5|Add1~79_combout\ ) + ( (\inst5|AC\(9) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~34\ ))
-- \inst5|Add1~38\ = CARRY(( \inst5|Add1~79_combout\ ) + ( (\inst5|AC\(9) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_Add1~79_combout\,
	dataf => \inst5|ALT_INV_AC\(9),
	cin => \inst5|Add1~34\,
	sumout => \inst5|Add1~37_sumout\,
	cout => \inst5|Add1~38\);

\inst5|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector18~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[57]~22_combout\ & ( \inst5|shifter|auto_generated|sbit_w[49]~24_combout\ & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3)) # ((!\inst5|IR\(4)) # (\inst5|AC\(15))))) ) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[57]~22_combout\ & ( \inst5|shifter|auto_generated|sbit_w[49]~24_combout\ & ( (\inst5|IR\(3) & (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(4)) # (\inst5|AC\(15))))) ) ) ) # ( 
-- \inst5|shifter|auto_generated|sbit_w[57]~22_combout\ & ( !\inst5|shifter|auto_generated|sbit_w[49]~24_combout\ & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3)) # ((\inst5|IR\(4) & \inst5|AC\(15))))) ) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[57]~22_combout\ & ( !\inst5|shifter|auto_generated|sbit_w[49]~24_combout\ & ( (\inst5|IR\(3) & (\inst5|IR\(4) & (\inst5|AC\(15) & \inst5|state.ex_shift~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000001010101100000000010001010000000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|ALT_INV_state.ex_shift~q\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[57]~22_combout\,
	dataf => \inst5|shifter|auto_generated|ALT_INV_sbit_w[49]~24_combout\,
	combout => \inst5|Selector18~0_combout\);

\inst5|Selector18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector18~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(9) & ((!\inst5|AC\(9)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & ( 
-- \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(9) & ((!\inst5|AC\(9)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(9) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(9)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(9) & (!\inst5|altsyncram_component|auto_generated|q_a\(9) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(9) $ (\inst5|altsyncram_component|auto_generated|q_a\(9))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(9) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(9),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector18~1_combout\);

\inst5|Selector18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector18~2_combout\ = (\inst5|Selector18~1_combout\ & ((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_loadi~q\,
	datab => \inst5|ALT_INV_operand[9]~9_combout\,
	datac => \inst5|ALT_INV_Selector18~1_combout\,
	combout => \inst5|Selector18~2_combout\);

\inst5|Selector18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector18~3_combout\ = ( \inst5|Selector18~0_combout\ & ( \inst5|Selector18~2_combout\ ) ) # ( !\inst5|Selector18~0_combout\ & ( \inst5|Selector18~2_combout\ & ( (!\IO_DATA[9]~9_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~37_sumout\)))) 
-- # (\IO_DATA[9]~9_combout\ & (((!\inst5|WideOr3~0_combout\ & \inst5|Add1~37_sumout\)) # (\inst5|state.ex_in2~q\))) ) ) ) # ( \inst5|Selector18~0_combout\ & ( !\inst5|Selector18~2_combout\ ) ) # ( !\inst5|Selector18~0_combout\ & ( 
-- !\inst5|Selector18~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[9]~9_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_WideOr3~0_combout\,
	datad => \inst5|ALT_INV_Add1~37_sumout\,
	datae => \inst5|ALT_INV_Selector18~0_combout\,
	dataf => \inst5|ALT_INV_Selector18~2_combout\,
	combout => \inst5|Selector18~3_combout\);

\inst5|AC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector18~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(9));

\inst5|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

\inst5|IR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|altsyncram_component|auto_generated|q_a\(9),
	ena => \inst5|IR[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IR\(9));

\inst5|Add1~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~79_combout\ = ( \inst5|Add1~65_combout\ & ( (!\inst5|WideNor0~combout\ & (((\inst5|altsyncram_component|auto_generated|q_a\(9))))) # (\inst5|WideNor0~combout\ & ((!\inst5|Add1~64_combout\ & (\inst5|IR\(9))) # (\inst5|Add1~64_combout\ & 
-- ((\inst5|altsyncram_component|auto_generated|q_a\(9)))))) ) ) # ( !\inst5|Add1~65_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(9) & !\inst5|Add1~64_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001101010011001111001100000000000011010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(9),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \inst5|ALT_INV_WideNor0~combout\,
	datad => \inst5|ALT_INV_Add1~64_combout\,
	datae => \inst5|ALT_INV_Add1~65_combout\,
	combout => \inst5|Add1~79_combout\);

\inst5|Selector17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector17~3_combout\ = ( !\inst5|IR\(4) & ( (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3) & (((\inst5|shifter|auto_generated|sbit_w[58]~28_combout\)))) # (\inst5|IR\(3) & (\inst5|shifter|auto_generated|sbit_w[34]~29_combout\ & 
-- ((!\inst5|IR\(2))))))) ) ) # ( \inst5|IR\(4) & ( ((\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3) & (\inst5|shifter|auto_generated|sbit_w[58]~28_combout\)) # (\inst5|IR\(3) & ((\inst5|AC\(15))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000000011001100000000010100000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|shifter|auto_generated|ALT_INV_sbit_w[34]~29_combout\,
	datab => \inst5|shifter|auto_generated|ALT_INV_sbit_w[58]~28_combout\,
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|ALT_INV_state.ex_shift~q\,
	datae => \inst5|ALT_INV_IR\(4),
	dataf => \inst5|ALT_INV_IR\(3),
	datag => \inst5|ALT_INV_IR\(2),
	combout => \inst5|Selector17~3_combout\);

\inst5|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector17~0_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(10) & ((!\inst5|AC\(10)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & 
-- ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(10) & ((!\inst5|AC\(10)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(10) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(10)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(10) & (!\inst5|altsyncram_component|auto_generated|q_a\(10) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(10) $ (\inst5|altsyncram_component|auto_generated|q_a\(10))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(10) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(10),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector17~0_combout\);

\inst5|Selector17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector17~1_combout\ = ( \inst5|Selector17~0_combout\ & ( (!\IO_DATA[10]~10_combout\ & (((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[10]~10_combout\)))) # (\IO_DATA[10]~10_combout\ & (!\inst5|state.ex_in2~q\ & ((!\inst5|state.ex_loadi~q\) # 
-- (!\inst5|operand[10]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110000000000000000000001110111011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[10]~10_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_state.ex_loadi~q\,
	datad => \inst5|ALT_INV_operand[10]~10_combout\,
	datae => \inst5|ALT_INV_Selector17~0_combout\,
	combout => \inst5|Selector17~1_combout\);

\inst5|Selector17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector17~2_combout\ = ((!\inst5|Selector17~1_combout\) # ((!\inst5|WideOr3~0_combout\ & \inst5|Add1~41_sumout\))) # (\inst5|Selector17~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100101111111111110010111111111111001011111111111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_WideOr3~0_combout\,
	datab => \inst5|ALT_INV_Add1~41_sumout\,
	datac => \inst5|ALT_INV_Selector17~3_combout\,
	datad => \inst5|ALT_INV_Selector17~1_combout\,
	combout => \inst5|Selector17~2_combout\);

\inst5|AC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector17~2_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(10));

\inst5|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\inst5|IR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|altsyncram_component|auto_generated|q_a\(10),
	ena => \inst5|IR[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IR\(10));

\inst5|operand[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|operand[10]~10_combout\ = ( \inst5|state.ex_iload~q\ & ( \inst5|altsyncram_component|auto_generated|q_a\(10) ) ) # ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & ((!\inst5|state.ex_istore2~q\ & (\inst5|IR\(10))) # 
-- (\inst5|state.ex_istore2~q\ & ((\inst5|altsyncram_component|auto_generated|q_a\(10)))))) # (\inst5|state.decode~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100001111000011110000111101000111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(10),
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \inst5|ALT_INV_state.ex_istore2~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|operand[10]~10_combout\);

\inst5|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~85_combout\ = ( \inst5|operand[10]~10_combout\ & ( (!\inst5|state.ex_sub~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(15) & \inst5|state.ex_add~q\)) # (\inst5|state.ex_addi~q\))) # (\inst5|state.ex_sub~q\ & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\inst5|operand[10]~10_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(15) & (\inst5|state.ex_sub~q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\inst5|state.ex_sub~q\ & (!\inst5|state.ex_addi~q\ & \inst5|state.ex_add~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001100010001011100110111000100010011000100010111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_state.ex_add~q\,
	datae => \inst5|ALT_INV_operand[10]~10_combout\,
	combout => \inst5|Add1~85_combout\);

\inst5|Add1~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~84_combout\ = ( \inst5|operand[10]~10_combout\ & ( (!\inst5|state.ex_sub~q\ & (((\inst5|altsyncram_component|auto_generated|q_a\(14) & \inst5|state.ex_add~q\)) # (\inst5|state.ex_addi~q\))) # (\inst5|state.ex_sub~q\ & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(14))) ) ) # ( !\inst5|operand[10]~10_combout\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(14) & (\inst5|state.ex_sub~q\)) # (\inst5|altsyncram_component|auto_generated|q_a\(14) & 
-- (!\inst5|state.ex_sub~q\ & (!\inst5|state.ex_addi~q\ & \inst5|state.ex_add~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001100010001011100110111000100010011000100010111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_state.ex_add~q\,
	datae => \inst5|ALT_INV_operand[10]~10_combout\,
	combout => \inst5|Add1~84_combout\);

\inst5|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~57_sumout\ = SUM(( \inst5|Add1~84_combout\ ) + ( (\inst5|AC\(14) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~54\ ))
-- \inst5|Add1~58\ = CARRY(( \inst5|Add1~84_combout\ ) + ( (\inst5|AC\(14) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_Add1~84_combout\,
	dataf => \inst5|ALT_INV_AC\(14),
	cin => \inst5|Add1~54\,
	sumout => \inst5|Add1~57_sumout\,
	cout => \inst5|Add1~58\);

\inst5|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Add1~61_sumout\ = SUM(( \inst5|Add1~85_combout\ ) + ( (\inst5|AC\(15) & (((\inst5|state.ex_addi~q\) # (\inst5|state.ex_sub~q\)) # (\inst5|state.ex_add~q\))) ) + ( \inst5|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_add~q\,
	datab => \inst5|ALT_INV_state.ex_sub~q\,
	datac => \inst5|ALT_INV_state.ex_addi~q\,
	datad => \inst5|ALT_INV_Add1~85_combout\,
	dataf => \inst5|ALT_INV_AC\(15),
	cin => \inst5|Add1~58\,
	sumout => \inst5|Add1~61_sumout\);

\inst5|Selector12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector12~4_combout\ = ( !\inst5|IR\(1) & ( (!\inst5|IR\(3) & ((!\inst5|IR\(2) & (\inst5|AC\(14) & ((\inst5|IR\(0))))) # (\inst5|IR\(2) & (((\inst5|shifter|auto_generated|sbit_w[43]~30_combout\)))))) ) ) # ( \inst5|IR\(1) & ( ((!\inst5|IR\(3) & 
-- ((!\inst5|IR\(2) & ((\inst5|shifter|auto_generated|sbit_w[29]~17_combout\))) # (\inst5|IR\(2) & (\inst5|shifter|auto_generated|sbit_w[43]~30_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110011000011110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(14),
	datab => \inst5|shifter|auto_generated|ALT_INV_sbit_w[43]~30_combout\,
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[29]~17_combout\,
	datad => \inst5|ALT_INV_IR\(2),
	datae => \inst5|ALT_INV_IR\(1),
	dataf => \inst5|ALT_INV_IR\(3),
	datag => \inst5|ALT_INV_IR\(0),
	combout => \inst5|Selector12~4_combout\);

\inst5|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector12~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[55]~41_combout\ & ( \inst5|Selector12~4_combout\ & ( (\inst5|IR\(4) & !\inst5|AC\(15)) ) ) ) # ( !\inst5|shifter|auto_generated|sbit_w[55]~41_combout\ & ( \inst5|Selector12~4_combout\ & 
-- ( (\inst5|IR\(4) & !\inst5|AC\(15)) ) ) ) # ( \inst5|shifter|auto_generated|sbit_w[55]~41_combout\ & ( !\inst5|Selector12~4_combout\ & ( (!\inst5|AC\(15)) # ((!\inst5|IR\(4) & ((!\inst6|SWITCH_EN~0_combout\) # (\inst5|IR\(3))))) ) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[55]~41_combout\ & ( !\inst5|Selector12~4_combout\ & ( (!\inst5|IR\(4) & (!\inst5|IR\(3) & ((!\inst6|SWITCH_EN~0_combout\) # (!\inst5|AC\(15))))) # (\inst5|IR\(4) & (((!\inst5|AC\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110000000111111111100010000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst6|ALT_INV_SWITCH_EN~0_combout\,
	datad => \inst5|ALT_INV_AC\(15),
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[55]~41_combout\,
	dataf => \inst5|ALT_INV_Selector12~4_combout\,
	combout => \inst5|Selector12~0_combout\);

\inst4|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~53_sumout\ = SUM(( \inst4|COUNT[14]~58_combout\ ) + ( GND ) + ( \inst4|Add0~50\ ))
-- \inst4|Add0~54\ = CARRY(( \inst4|COUNT[14]~58_combout\ ) + ( GND ) + ( \inst4|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[14]~58_combout\,
	cin => \inst4|Add0~50\,
	sumout => \inst4|Add0~53_sumout\,
	cout => \inst4|Add0~54\);

\inst4|IO_COUNT[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(14) = ( \inst4|IO_COUNT\(14) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(14) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[14]~58_combout\ ) ) ) # ( !\inst4|IO_COUNT\(14) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[14]~58_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[14]~58_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(14),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(14));

\IO_DATA[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[14]~14_combout\ = (!\inst5|IO_WRITE_int~q\ & (\inst6|TIMER2_EN~combout\ & ((\inst4|IO_COUNT\(14))))) # (\inst5|IO_WRITE_int~q\ & (((\inst5|AC\(14)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011100000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_TIMER2_EN~combout\,
	datac => \inst5|ALT_INV_AC\(14),
	datad => \inst4|ALT_INV_IO_COUNT\(14),
	combout => \IO_DATA[14]~14_combout\);

\inst4|COUNT[14]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[14]~57_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[14]~14_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( 
-- \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \inst4|COUNT[14]~57_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[14]~14_combout\,
	datad => \inst4|ALT_INV_COUNT[14]~57_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[14]~57_combout\);

\inst4|COUNT[14]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[14]~59_combout\ = !\inst4|Add0~53_sumout\ $ (!\inst4|COUNT[14]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~53_sumout\,
	datab => \inst4|ALT_INV_COUNT[14]~57_combout\,
	combout => \inst4|COUNT[14]~59_combout\);

\inst4|COUNT[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[14]~59_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[14]~_emulated_q\);

\inst4|COUNT[14]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[14]~58_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[14]~_emulated_q\ $ ((!\inst4|COUNT[14]~57_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[14]~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[14]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[14]~57_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[14]~14_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[14]~58_combout\);

\inst4|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|Add0~57_sumout\ = SUM(( \inst4|COUNT[15]~62_combout\ ) + ( GND ) + ( \inst4|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[15]~62_combout\,
	cin => \inst4|Add0~54\,
	sumout => \inst4|Add0~57_sumout\);

\inst4|COUNT[15]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[15]~61_combout\ = ( \inst4|COUNT[15]~82_combout\ & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \IO_DATA[15]~15_combout\ ) ) ) # ( !\inst4|COUNT[15]~82_combout\ & ( 
-- \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( \inst4|COUNT[15]~61_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_IO_DATA[15]~15_combout\,
	datad => \inst4|ALT_INV_COUNT[15]~61_combout\,
	datae => \inst4|ALT_INV_COUNT[15]~82_combout\,
	dataf => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[15]~61_combout\);

\inst4|COUNT[15]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[15]~63_combout\ = !\inst4|Add0~57_sumout\ $ (!\inst4|COUNT[15]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_Add0~57_sumout\,
	datab => \inst4|ALT_INV_COUNT[15]~61_combout\,
	combout => \inst4|COUNT[15]~63_combout\);

\inst4|COUNT[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|clock_10Hz~q\,
	d => \inst4|COUNT[15]~63_combout\,
	clrn => \inst4|ALT_INV_COUNT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|COUNT[15]~_emulated_q\);

\inst4|COUNT[15]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|COUNT[15]~62_combout\ = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\ & ( (!\inst4|COUNT[15]~82_combout\ & (!\inst4|COUNT[15]~_emulated_q\ $ ((!\inst4|COUNT[15]~61_combout\)))) # (\inst4|COUNT[15]~82_combout\ & 
-- (((\IO_DATA[15]~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011000000110111100000000000000000110000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|ALT_INV_COUNT[15]~_emulated_q\,
	datab => \inst4|ALT_INV_COUNT[15]~61_combout\,
	datac => \inst4|ALT_INV_COUNT[15]~82_combout\,
	datad => \ALT_INV_IO_DATA[15]~15_combout\,
	datae => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|ALT_INV_lock\,
	combout => \inst4|COUNT[15]~62_combout\);

\inst4|IO_COUNT[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|IO_COUNT\(15) = ( \inst4|IO_COUNT\(15) & ( \inst6|TIMER2_EN~combout\ ) ) # ( \inst4|IO_COUNT\(15) & ( !\inst6|TIMER2_EN~combout\ & ( \inst4|COUNT[15]~62_combout\ ) ) ) # ( !\inst4|IO_COUNT\(15) & ( !\inst6|TIMER2_EN~combout\ & ( 
-- \inst4|COUNT[15]~62_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst4|ALT_INV_COUNT[15]~62_combout\,
	datae => \inst4|ALT_INV_IO_COUNT\(15),
	dataf => \inst6|ALT_INV_TIMER2_EN~combout\,
	combout => \inst4|IO_COUNT\(15));

\IO_DATA[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \IO_DATA[15]~15_combout\ = (!\inst5|IO_WRITE_int~q\ & (\inst6|TIMER2_EN~combout\ & ((\inst4|IO_COUNT\(15))))) # (\inst5|IO_WRITE_int~q\ & (((\inst5|AC\(15)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011100000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_TIMER2_EN~combout\,
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst4|ALT_INV_IO_COUNT\(15),
	combout => \IO_DATA[15]~15_combout\);

\inst5|Selector12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector12~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|AC\(15)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & 
-- ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(15) & ((!\inst5|AC\(15)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(15) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(15)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(15) & (!\inst5|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(15) $ (\inst5|altsyncram_component|auto_generated|q_a\(15))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(15) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(15),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector12~1_combout\);

\inst5|Selector12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector12~2_combout\ = ( \inst5|Selector12~1_combout\ & ( (!\IO_DATA[15]~15_combout\ & (((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[10]~10_combout\)))) # (\IO_DATA[15]~15_combout\ & (!\inst5|state.ex_in2~q\ & ((!\inst5|state.ex_loadi~q\) # 
-- (!\inst5|operand[10]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110000000000000000000001110111011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[15]~15_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_state.ex_loadi~q\,
	datad => \inst5|ALT_INV_operand[10]~10_combout\,
	datae => \inst5|ALT_INV_Selector12~1_combout\,
	combout => \inst5|Selector12~2_combout\);

\inst5|Selector12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector12~3_combout\ = ( \inst5|Selector12~2_combout\ & ( (!\inst5|WideOr3~0_combout\ & (((\inst5|state.ex_shift~q\ & !\inst5|Selector12~0_combout\)) # (\inst5|Add1~61_sumout\))) # (\inst5|WideOr3~0_combout\ & (\inst5|state.ex_shift~q\ & 
-- ((!\inst5|Selector12~0_combout\)))) ) ) # ( !\inst5|Selector12~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001110110000101011111111111111110011101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_WideOr3~0_combout\,
	datab => \inst5|ALT_INV_state.ex_shift~q\,
	datac => \inst5|ALT_INV_Add1~61_sumout\,
	datad => \inst5|ALT_INV_Selector12~0_combout\,
	datae => \inst5|ALT_INV_Selector12~2_combout\,
	combout => \inst5|Selector12~3_combout\);

\inst5|AC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector12~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(15));

\inst5|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E0F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

\inst5|state~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~36_combout\ = (!\inst5|altsyncram_component|auto_generated|q_a\(15) & \inst5|state.decode~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \inst5|ALT_INV_state.decode~q\,
	combout => \inst5|state~36_combout\);

\inst5|state~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~43_combout\ = ( \inst5|state~36_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(11) & (!\inst5|altsyncram_component|auto_generated|q_a\(12) & 
-- \inst5|altsyncram_component|auto_generated|q_a\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datae => \inst5|ALT_INV_state~36_combout\,
	combout => \inst5|state~43_combout\);

\inst5|state.ex_shift\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~43_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_shift~q\);

\inst5|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector15~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[52]~35_combout\ & ( (!\inst5|IR\(3) & (((\inst5|shifter|auto_generated|sbit_w[60]~34_combout\)))) # (\inst5|IR\(3) & ((!\inst5|IR\(4)) # ((\inst5|AC\(15))))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[52]~35_combout\ & ( (!\inst5|IR\(3) & (((\inst5|shifter|auto_generated|sbit_w[60]~34_combout\)))) # (\inst5|IR\(3) & (\inst5|IR\(4) & (\inst5|AC\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011010001011110111100000001101010110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[60]~34_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[52]~35_combout\,
	combout => \inst5|Selector15~0_combout\);

\inst5|Selector15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector15~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(12) & ((!\inst5|AC\(12)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & 
-- ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(12) & ((!\inst5|AC\(12)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(12) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(12)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(12) & (!\inst5|altsyncram_component|auto_generated|q_a\(12) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(12) $ (\inst5|altsyncram_component|auto_generated|q_a\(12))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(12) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(12),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector15~1_combout\);

\inst5|Selector15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector15~2_combout\ = ( \inst5|Selector15~1_combout\ & ( (!\IO_DATA[12]~12_combout\ & (((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[10]~10_combout\)))) # (\IO_DATA[12]~12_combout\ & (!\inst5|state.ex_in2~q\ & ((!\inst5|state.ex_loadi~q\) # 
-- (!\inst5|operand[10]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110000000000000000000001110111011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[12]~12_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_state.ex_loadi~q\,
	datad => \inst5|ALT_INV_operand[10]~10_combout\,
	datae => \inst5|ALT_INV_Selector15~1_combout\,
	combout => \inst5|Selector15~2_combout\);

\inst5|Selector15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector15~3_combout\ = ( \inst5|Selector15~2_combout\ & ( (!\inst5|WideOr3~0_combout\ & (((\inst5|state.ex_shift~q\ & \inst5|Selector15~0_combout\)) # (\inst5|Add1~49_sumout\))) # (\inst5|WideOr3~0_combout\ & (\inst5|state.ex_shift~q\ & 
-- ((\inst5|Selector15~0_combout\)))) ) ) # ( !\inst5|Selector15~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000010100011101111111111111111110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_WideOr3~0_combout\,
	datab => \inst5|ALT_INV_state.ex_shift~q\,
	datac => \inst5|ALT_INV_Add1~49_sumout\,
	datad => \inst5|ALT_INV_Selector15~0_combout\,
	datae => \inst5|ALT_INV_Selector15~2_combout\,
	combout => \inst5|Selector15~3_combout\);

\inst5|AC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector15~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(12));

\inst5|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F4F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\inst5|state~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~40_combout\ = (\inst5|altsyncram_component|auto_generated|q_a\(11) & (\inst5|altsyncram_component|auto_generated|q_a\(12) & \inst5|state~36_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datac => \inst5|ALT_INV_state~36_combout\,
	combout => \inst5|state~40_combout\);

\inst5|state~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~42_combout\ = (\inst5|state~40_combout\ & \inst5|state~41_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state~40_combout\,
	datab => \inst5|ALT_INV_state~41_combout\,
	combout => \inst5|state~42_combout\);

\inst5|state.ex_add\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~42_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_add~q\);

\inst5|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector16~0_combout\ = (!\inst5|IR\(4) & (!\inst5|IR\(2) & ((\inst5|shifter|auto_generated|sbit_w[55]~40_combout\)))) # (\inst5|IR\(4) & (((!\inst5|IR\(2) & \inst5|shifter|auto_generated|sbit_w[55]~40_combout\)) # (\inst5|AC\(15))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111001101000001011100110100000101110011010000010111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(4),
	datab => \inst5|ALT_INV_IR\(2),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[55]~40_combout\,
	combout => \inst5|Selector16~0_combout\);

\inst5|Selector16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector16~1_combout\ = (\inst5|state.ex_shift~q\ & ((!\inst5|IR\(3) & (\inst5|shifter|auto_generated|sbit_w[59]~32_combout\)) # (\inst5|IR\(3) & ((\inst5|Selector16~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001100000010000100110000001000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_state.ex_shift~q\,
	datac => \inst5|shifter|auto_generated|ALT_INV_sbit_w[59]~32_combout\,
	datad => \inst5|ALT_INV_Selector16~0_combout\,
	combout => \inst5|Selector16~1_combout\);

\inst5|Selector16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector16~2_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(11) & ((!\inst5|AC\(11)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & 
-- ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(11) & ((!\inst5|AC\(11)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(11) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(11)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(11) & (!\inst5|altsyncram_component|auto_generated|q_a\(11) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(11) $ (\inst5|altsyncram_component|auto_generated|q_a\(11))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(11) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(11),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector16~2_combout\);

\inst5|Selector16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector16~3_combout\ = ( \inst5|Selector16~2_combout\ & ( (!\IO_DATA[11]~11_combout\ & (((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[10]~10_combout\)))) # (\IO_DATA[11]~11_combout\ & (!\inst5|state.ex_in2~q\ & ((!\inst5|state.ex_loadi~q\) # 
-- (!\inst5|operand[10]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110000000000000000000001110111011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[11]~11_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_state.ex_loadi~q\,
	datad => \inst5|ALT_INV_operand[10]~10_combout\,
	datae => \inst5|ALT_INV_Selector16~2_combout\,
	combout => \inst5|Selector16~3_combout\);

\inst5|Selector16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector16~4_combout\ = ((!\inst5|Selector16~3_combout\) # ((!\inst5|WideOr3~0_combout\ & \inst5|Add1~45_sumout\))) # (\inst5|Selector16~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100101111111111110010111111111111001011111111111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_WideOr3~0_combout\,
	datab => \inst5|ALT_INV_Add1~45_sumout\,
	datac => \inst5|ALT_INV_Selector16~1_combout\,
	datad => \inst5|ALT_INV_Selector16~3_combout\,
	combout => \inst5|Selector16~4_combout\);

\inst5|AC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector16~4_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(11));

\inst5|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A35",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\inst5|state~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~37_combout\ = ( \inst5|state~36_combout\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(11) & (!\inst5|altsyncram_component|auto_generated|q_a\(12) & 
-- !\inst5|altsyncram_component|auto_generated|q_a\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datae => \inst5|ALT_INV_state~36_combout\,
	combout => \inst5|state~37_combout\);

\inst5|state.ex_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~37_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_sub~q\);

\inst5|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|WideOr3~0_combout\ = (!\inst5|state.ex_sub~q\ & (!\inst5|state.ex_addi~q\ & !\inst5|state.ex_add~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.ex_sub~q\,
	datab => \inst5|ALT_INV_state.ex_addi~q\,
	datac => \inst5|ALT_INV_state.ex_add~q\,
	combout => \inst5|WideOr3~0_combout\);

\inst5|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector13~0_combout\ = ( \inst5|shifter|auto_generated|sbit_w[54]~39_combout\ & ( (!\inst5|IR\(3) & (((\inst5|shifter|auto_generated|sbit_w[62]~38_combout\)))) # (\inst5|IR\(3) & ((!\inst5|IR\(4)) # ((\inst5|AC\(15))))) ) ) # ( 
-- !\inst5|shifter|auto_generated|sbit_w[54]~39_combout\ & ( (!\inst5|IR\(3) & (((\inst5|shifter|auto_generated|sbit_w[62]~38_combout\)))) # (\inst5|IR\(3) & (\inst5|IR\(4) & (\inst5|AC\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011010001011110111100000001101010110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IR\(3),
	datab => \inst5|ALT_INV_IR\(4),
	datac => \inst5|ALT_INV_AC\(15),
	datad => \inst5|shifter|auto_generated|ALT_INV_sbit_w[62]~38_combout\,
	datae => \inst5|shifter|auto_generated|ALT_INV_sbit_w[54]~39_combout\,
	combout => \inst5|Selector13~0_combout\);

\inst5|Selector13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector13~1_combout\ = ( \inst5|state.ex_and~q\ & ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(14) & ((!\inst5|AC\(14)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( !\inst5|state.ex_and~q\ & 
-- ( \inst5|state.ex_load~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(14) & ((!\inst5|AC\(14)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) ) ) ) # ( \inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|AC\(14) & 
-- ((!\inst5|altsyncram_component|auto_generated|q_a\(14)) # ((!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\)))) # (\inst5|AC\(14) & (!\inst5|altsyncram_component|auto_generated|q_a\(14) & (!\inst5|state.ex_xor~q\ & !\inst5|state.ex_or~q\))) ) ) ) # ( 
-- !\inst5|state.ex_and~q\ & ( !\inst5|state.ex_load~q\ & ( (!\inst5|state.ex_or~q\ & ((!\inst5|state.ex_xor~q\) # (!\inst5|AC\(14) $ (\inst5|altsyncram_component|auto_generated|q_a\(14))))) # (\inst5|state.ex_or~q\ & (!\inst5|AC\(14) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100110001000111010001000100011001000100010001100100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_AC\(14),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst5|ALT_INV_state.ex_xor~q\,
	datad => \inst5|ALT_INV_state.ex_or~q\,
	datae => \inst5|ALT_INV_state.ex_and~q\,
	dataf => \inst5|ALT_INV_state.ex_load~q\,
	combout => \inst5|Selector13~1_combout\);

\inst5|Selector13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector13~2_combout\ = ( \inst5|Selector13~1_combout\ & ( (!\IO_DATA[14]~14_combout\ & (((!\inst5|state.ex_loadi~q\) # (!\inst5|operand[10]~10_combout\)))) # (\IO_DATA[14]~14_combout\ & (!\inst5|state.ex_in2~q\ & ((!\inst5|state.ex_loadi~q\) # 
-- (!\inst5|operand[10]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110000000000000000000001110111011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_IO_DATA[14]~14_combout\,
	datab => \inst5|ALT_INV_state.ex_in2~q\,
	datac => \inst5|ALT_INV_state.ex_loadi~q\,
	datad => \inst5|ALT_INV_operand[10]~10_combout\,
	datae => \inst5|ALT_INV_Selector13~1_combout\,
	combout => \inst5|Selector13~2_combout\);

\inst5|Selector13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector13~3_combout\ = ( \inst5|Selector13~2_combout\ & ( (!\inst5|WideOr3~0_combout\ & (((\inst5|state.ex_shift~q\ & \inst5|Selector13~0_combout\)) # (\inst5|Add1~57_sumout\))) # (\inst5|WideOr3~0_combout\ & (\inst5|state.ex_shift~q\ & 
-- ((\inst5|Selector13~0_combout\)))) ) ) # ( !\inst5|Selector13~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000010100011101111111111111111110000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_WideOr3~0_combout\,
	datab => \inst5|ALT_INV_state.ex_shift~q\,
	datac => \inst5|ALT_INV_Add1~57_sumout\,
	datad => \inst5|ALT_INV_Selector13~0_combout\,
	datae => \inst5|ALT_INV_Selector13~2_combout\,
	combout => \inst5|Selector13~3_combout\);

\inst5|AC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector13~3_combout\,
	ena => \inst5|AC[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|AC\(14));

\inst5|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\inst5|state~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~51_combout\ = (\inst5|altsyncram_component|auto_generated|q_a\(13) & (\inst5|altsyncram_component|auto_generated|q_a\(14) & \inst5|state~40_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \inst5|ALT_INV_state~40_combout\,
	combout => \inst5|state~51_combout\);

\inst5|state.ex_istore\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~51_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_istore~q\);

\inst5|state.ex_istore2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state.ex_istore~q\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_istore2~q\);

\inst5|state~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|state~50_combout\ = ( !\inst5|altsyncram_component|auto_generated|q_a\(14) & ( \inst5|state.decode~q\ & ( (!\inst5|altsyncram_component|auto_generated|q_a\(13) & (!\inst5|altsyncram_component|auto_generated|q_a\(11) & 
-- (!\inst5|altsyncram_component|auto_generated|q_a\(15) & \inst5|altsyncram_component|auto_generated|q_a\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datae => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \inst5|ALT_INV_state.decode~q\,
	combout => \inst5|state~50_combout\);

\inst5|state.ex_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state~50_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_store~q\);

\inst5|state.ex_store2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state.ex_store~q\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.ex_store2~q\);

\inst5|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector0~0_combout\ = ( \inst5|state.ex_istore~q\ & ( \inst5|state.ex_store2~q\ ) ) # ( !\inst5|state.ex_istore~q\ & ( \inst5|state.ex_store2~q\ & ( \inst5|state.ex_store~q\ ) ) ) # ( \inst5|state.ex_istore~q\ & ( !\inst5|state.ex_store2~q\ ) ) # 
-- ( !\inst5|state.ex_istore~q\ & ( !\inst5|state.ex_store2~q\ & ( ((\inst5|state.init~q\ & (!\inst5|state.ex_istore2~q\ & \inst5|MW~q\))) # (\inst5|state.ex_store~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011111111111111111111111100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.init~q\,
	datab => \inst5|ALT_INV_state.ex_istore2~q\,
	datac => \inst5|ALT_INV_MW~q\,
	datad => \inst5|ALT_INV_state.ex_store~q\,
	datae => \inst5|ALT_INV_state.ex_istore~q\,
	dataf => \inst5|ALT_INV_state.ex_store2~q\,
	combout => \inst5|Selector0~0_combout\);

\inst5|MW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector0~0_combout\,
	ena => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|MW~q\);

\inst5|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023A1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "NewTimerTest.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SCOMP:inst5|altsyncram:altsyncram_component|altsyncram_3134:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst5|MW~q\,
	portare => VCC,
	clk0 => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	portadatain => \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

\inst5|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector30~0_combout\ = ( \inst5|state.decode~q\ & ( (\inst5|altsyncram_component|auto_generated|q_a\(13) & (\inst5|altsyncram_component|auto_generated|q_a\(15) & (!\inst5|altsyncram_component|auto_generated|q_a\(12) & 
-- !\inst5|altsyncram_component|auto_generated|q_a\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datab => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \inst5|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datae => \inst5|ALT_INV_state.decode~q\,
	combout => \inst5|Selector30~0_combout\);

\inst5|WideOr7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|WideOr7~0_combout\ = ( !\inst5|state.ex_iload~q\ & ( (!\inst5|state.decode~q\ & (!\inst5|state.fetch~q\ & (!\inst5|state.ex_in~q\ & !\inst5|state.ex_out~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_state.decode~q\,
	datab => \inst5|ALT_INV_state.fetch~q\,
	datac => \inst5|ALT_INV_state.ex_in~q\,
	datad => \inst5|ALT_INV_state.ex_out~q\,
	datae => \inst5|ALT_INV_state.ex_iload~q\,
	combout => \inst5|WideOr7~0_combout\);

\inst5|Selector30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector30~1_combout\ = ((!\inst5|state.ex_store~q\ & (!\inst5|state.ex_istore~q\ & \inst5|WideOr7~0_combout\))) # (\inst5|Selector30~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111010101010101011101010101010101110101010101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_Selector30~0_combout\,
	datab => \inst5|ALT_INV_state.ex_store~q\,
	datac => \inst5|ALT_INV_state.ex_istore~q\,
	datad => \inst5|ALT_INV_WideOr7~0_combout\,
	combout => \inst5|Selector30~1_combout\);

\inst5|state.fetch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector30~1_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.fetch~q\);

\inst5|state.decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|state.fetch~q\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|state.decode~q\);

\inst5|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst5|Selector28~0_combout\ = ( \inst5|state.fetch~q\ & ( ((\inst5|IO_WRITE_int~q\ & \inst5|state.decode~q\)) # (\inst5|state~34_combout\) ) ) # ( !\inst5|state.fetch~q\ & ( ((\inst5|IO_WRITE_int~q\ & ((\inst5|state.init~q\) # (\inst5|state.decode~q\)))) 
-- # (\inst5|state~34_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111101011111000111110001111100011111010111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst5|ALT_INV_state.decode~q\,
	datac => \inst5|ALT_INV_state~34_combout\,
	datad => \inst5|ALT_INV_state.init~q\,
	datae => \inst5|ALT_INV_state.fetch~q\,
	combout => \inst5|Selector28~0_combout\);

\inst5|IO_WRITE_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk\(0),
	d => \inst5|Selector28~0_combout\,
	ena => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst5|IO_WRITE_int~q\);

\inst9|inst7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst7~combout\ = LCELL(( \inst5|IR\(2) & ( !\inst5|IR\(1) & ( (\inst5|IO_WRITE_int~q\ & (\inst6|LED_EN~0_combout\ & (\inst6|LED_EN~1_combout\ & !\inst5|IR\(0)))) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_LED_EN~0_combout\,
	datac => \inst6|ALT_INV_LED_EN~1_combout\,
	datad => \inst5|ALT_INV_IR\(0),
	datae => \inst5|ALT_INV_IR\(2),
	dataf => \inst5|ALT_INV_IR\(1),
	combout => \inst9|inst7~combout\);

\inst9|inst1|latched_hex[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[0]~0_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst1|latched_hex\(0));

\inst9|inst1|latched_hex[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[1]~1_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst1|latched_hex\(1));

\inst9|inst1|latched_hex[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[2]~2_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst1|latched_hex\(2));

\inst9|inst1|latched_hex[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[3]~3_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst1|latched_hex\(3));

\inst9|inst1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst1|Mux0~0_combout\ = (!\inst9|inst1|latched_hex\(0) & ((!\inst9|inst1|latched_hex\(2) $ (!\inst9|inst1|latched_hex\(3))) # (\inst9|inst1|latched_hex\(1)))) # (\inst9|inst1|latched_hex\(0) & ((!\inst9|inst1|latched_hex\(1) $ 
-- (!\inst9|inst1|latched_hex\(2))) # (\inst9|inst1|latched_hex\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111011110111001111101111011100111110111101110011111011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|ALT_INV_latched_hex\(0),
	datab => \inst9|inst1|ALT_INV_latched_hex\(1),
	datac => \inst9|inst1|ALT_INV_latched_hex\(2),
	datad => \inst9|inst1|ALT_INV_latched_hex\(3),
	combout => \inst9|inst1|Mux0~0_combout\);

\inst9|inst1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst1|Mux1~0_combout\ = (!\inst9|inst1|latched_hex\(0) & (\inst9|inst1|latched_hex\(1) & (!\inst9|inst1|latched_hex\(2) & !\inst9|inst1|latched_hex\(3)))) # (\inst9|inst1|latched_hex\(0) & (!\inst9|inst1|latched_hex\(3) $ 
-- (((!\inst9|inst1|latched_hex\(1) & \inst9|inst1|latched_hex\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|ALT_INV_latched_hex\(0),
	datab => \inst9|inst1|ALT_INV_latched_hex\(1),
	datac => \inst9|inst1|ALT_INV_latched_hex\(2),
	datad => \inst9|inst1|ALT_INV_latched_hex\(3),
	combout => \inst9|inst1|Mux1~0_combout\);

\inst9|inst1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst1|Mux2~0_combout\ = (!\inst9|inst1|latched_hex\(1) & ((!\inst9|inst1|latched_hex\(2) & (\inst9|inst1|latched_hex\(0))) # (\inst9|inst1|latched_hex\(2) & ((!\inst9|inst1|latched_hex\(3)))))) # (\inst9|inst1|latched_hex\(1) & 
-- (\inst9|inst1|latched_hex\(0) & ((!\inst9|inst1|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101000000010111010100000001011101010000000101110101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|ALT_INV_latched_hex\(0),
	datab => \inst9|inst1|ALT_INV_latched_hex\(1),
	datac => \inst9|inst1|ALT_INV_latched_hex\(2),
	datad => \inst9|inst1|ALT_INV_latched_hex\(3),
	combout => \inst9|inst1|Mux2~0_combout\);

\inst9|inst1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst1|Mux3~0_combout\ = (!\inst9|inst1|latched_hex\(1) & (!\inst9|inst1|latched_hex\(3) & (!\inst9|inst1|latched_hex\(0) $ (!\inst9|inst1|latched_hex\(2))))) # (\inst9|inst1|latched_hex\(1) & ((!\inst9|inst1|latched_hex\(0) & 
-- (!\inst9|inst1|latched_hex\(2) & \inst9|inst1|latched_hex\(3))) # (\inst9|inst1|latched_hex\(0) & (\inst9|inst1|latched_hex\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|ALT_INV_latched_hex\(0),
	datab => \inst9|inst1|ALT_INV_latched_hex\(1),
	datac => \inst9|inst1|ALT_INV_latched_hex\(2),
	datad => \inst9|inst1|ALT_INV_latched_hex\(3),
	combout => \inst9|inst1|Mux3~0_combout\);

\inst9|inst1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst1|Mux4~0_combout\ = (!\inst9|inst1|latched_hex\(2) & (!\inst9|inst1|latched_hex\(0) & (\inst9|inst1|latched_hex\(1) & !\inst9|inst1|latched_hex\(3)))) # (\inst9|inst1|latched_hex\(2) & (\inst9|inst1|latched_hex\(3) & 
-- ((!\inst9|inst1|latched_hex\(0)) # (\inst9|inst1|latched_hex\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000001011001000000000101100100000000010110010000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|ALT_INV_latched_hex\(0),
	datab => \inst9|inst1|ALT_INV_latched_hex\(1),
	datac => \inst9|inst1|ALT_INV_latched_hex\(2),
	datad => \inst9|inst1|ALT_INV_latched_hex\(3),
	combout => \inst9|inst1|Mux4~0_combout\);

\inst9|inst1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst1|Mux5~0_combout\ = (!\inst9|inst1|latched_hex\(1) & (\inst9|inst1|latched_hex\(2) & (!\inst9|inst1|latched_hex\(0) $ (!\inst9|inst1|latched_hex\(3))))) # (\inst9|inst1|latched_hex\(1) & ((!\inst9|inst1|latched_hex\(0) & 
-- (\inst9|inst1|latched_hex\(2))) # (\inst9|inst1|latched_hex\(0) & ((\inst9|inst1|latched_hex\(3))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000011011000001100001101100000110000110110000011000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|ALT_INV_latched_hex\(0),
	datab => \inst9|inst1|ALT_INV_latched_hex\(1),
	datac => \inst9|inst1|ALT_INV_latched_hex\(2),
	datad => \inst9|inst1|ALT_INV_latched_hex\(3),
	combout => \inst9|inst1|Mux5~0_combout\);

\inst9|inst1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst1|Mux6~0_combout\ = (!\inst9|inst1|latched_hex\(2) & (\inst9|inst1|latched_hex\(0) & (!\inst9|inst1|latched_hex\(1) $ (\inst9|inst1|latched_hex\(3))))) # (\inst9|inst1|latched_hex\(2) & (!\inst9|inst1|latched_hex\(1) & 
-- (!\inst9|inst1|latched_hex\(0) $ (\inst9|inst1|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000010100010010000001010001001000000101000100100000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst1|ALT_INV_latched_hex\(0),
	datab => \inst9|inst1|ALT_INV_latched_hex\(1),
	datac => \inst9|inst1|ALT_INV_latched_hex\(2),
	datad => \inst9|inst1|ALT_INV_latched_hex\(3),
	combout => \inst9|inst1|Mux6~0_combout\);

\inst9|inst2|latched_hex[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[4]~4_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst2|latched_hex\(0));

\inst9|inst2|latched_hex[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[5]~5_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst2|latched_hex\(1));

\inst9|inst2|latched_hex[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[6]~6_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst2|latched_hex\(2));

\inst9|inst2|latched_hex[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[7]~7_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst2|latched_hex\(3));

\inst9|inst2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst2|Mux0~0_combout\ = (!\inst9|inst2|latched_hex\(0) & ((!\inst9|inst2|latched_hex\(2) $ (!\inst9|inst2|latched_hex\(3))) # (\inst9|inst2|latched_hex\(1)))) # (\inst9|inst2|latched_hex\(0) & ((!\inst9|inst2|latched_hex\(1) $ 
-- (!\inst9|inst2|latched_hex\(2))) # (\inst9|inst2|latched_hex\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111011110111001111101111011100111110111101110011111011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst2|ALT_INV_latched_hex\(0),
	datab => \inst9|inst2|ALT_INV_latched_hex\(1),
	datac => \inst9|inst2|ALT_INV_latched_hex\(2),
	datad => \inst9|inst2|ALT_INV_latched_hex\(3),
	combout => \inst9|inst2|Mux0~0_combout\);

\inst9|inst2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst2|Mux1~0_combout\ = (!\inst9|inst2|latched_hex\(0) & (\inst9|inst2|latched_hex\(1) & (!\inst9|inst2|latched_hex\(2) & !\inst9|inst2|latched_hex\(3)))) # (\inst9|inst2|latched_hex\(0) & (!\inst9|inst2|latched_hex\(3) $ 
-- (((!\inst9|inst2|latched_hex\(1) & \inst9|inst2|latched_hex\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst2|ALT_INV_latched_hex\(0),
	datab => \inst9|inst2|ALT_INV_latched_hex\(1),
	datac => \inst9|inst2|ALT_INV_latched_hex\(2),
	datad => \inst9|inst2|ALT_INV_latched_hex\(3),
	combout => \inst9|inst2|Mux1~0_combout\);

\inst9|inst2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst2|Mux2~0_combout\ = (!\inst9|inst2|latched_hex\(1) & ((!\inst9|inst2|latched_hex\(2) & (\inst9|inst2|latched_hex\(0))) # (\inst9|inst2|latched_hex\(2) & ((!\inst9|inst2|latched_hex\(3)))))) # (\inst9|inst2|latched_hex\(1) & 
-- (\inst9|inst2|latched_hex\(0) & ((!\inst9|inst2|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101000000010111010100000001011101010000000101110101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst2|ALT_INV_latched_hex\(0),
	datab => \inst9|inst2|ALT_INV_latched_hex\(1),
	datac => \inst9|inst2|ALT_INV_latched_hex\(2),
	datad => \inst9|inst2|ALT_INV_latched_hex\(3),
	combout => \inst9|inst2|Mux2~0_combout\);

\inst9|inst2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst2|Mux3~0_combout\ = (!\inst9|inst2|latched_hex\(1) & (!\inst9|inst2|latched_hex\(3) & (!\inst9|inst2|latched_hex\(0) $ (!\inst9|inst2|latched_hex\(2))))) # (\inst9|inst2|latched_hex\(1) & ((!\inst9|inst2|latched_hex\(0) & 
-- (!\inst9|inst2|latched_hex\(2) & \inst9|inst2|latched_hex\(3))) # (\inst9|inst2|latched_hex\(0) & (\inst9|inst2|latched_hex\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst2|ALT_INV_latched_hex\(0),
	datab => \inst9|inst2|ALT_INV_latched_hex\(1),
	datac => \inst9|inst2|ALT_INV_latched_hex\(2),
	datad => \inst9|inst2|ALT_INV_latched_hex\(3),
	combout => \inst9|inst2|Mux3~0_combout\);

\inst9|inst2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst2|Mux4~0_combout\ = (!\inst9|inst2|latched_hex\(2) & (!\inst9|inst2|latched_hex\(0) & (\inst9|inst2|latched_hex\(1) & !\inst9|inst2|latched_hex\(3)))) # (\inst9|inst2|latched_hex\(2) & (\inst9|inst2|latched_hex\(3) & 
-- ((!\inst9|inst2|latched_hex\(0)) # (\inst9|inst2|latched_hex\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000001011001000000000101100100000000010110010000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst2|ALT_INV_latched_hex\(0),
	datab => \inst9|inst2|ALT_INV_latched_hex\(1),
	datac => \inst9|inst2|ALT_INV_latched_hex\(2),
	datad => \inst9|inst2|ALT_INV_latched_hex\(3),
	combout => \inst9|inst2|Mux4~0_combout\);

\inst9|inst2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst2|Mux5~0_combout\ = (!\inst9|inst2|latched_hex\(1) & (\inst9|inst2|latched_hex\(2) & (!\inst9|inst2|latched_hex\(0) $ (!\inst9|inst2|latched_hex\(3))))) # (\inst9|inst2|latched_hex\(1) & ((!\inst9|inst2|latched_hex\(0) & 
-- (\inst9|inst2|latched_hex\(2))) # (\inst9|inst2|latched_hex\(0) & ((\inst9|inst2|latched_hex\(3))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000011011000001100001101100000110000110110000011000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst2|ALT_INV_latched_hex\(0),
	datab => \inst9|inst2|ALT_INV_latched_hex\(1),
	datac => \inst9|inst2|ALT_INV_latched_hex\(2),
	datad => \inst9|inst2|ALT_INV_latched_hex\(3),
	combout => \inst9|inst2|Mux5~0_combout\);

\inst9|inst2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst2|Mux6~0_combout\ = (!\inst9|inst2|latched_hex\(2) & (\inst9|inst2|latched_hex\(0) & (!\inst9|inst2|latched_hex\(1) $ (\inst9|inst2|latched_hex\(3))))) # (\inst9|inst2|latched_hex\(2) & (!\inst9|inst2|latched_hex\(1) & 
-- (!\inst9|inst2|latched_hex\(0) $ (\inst9|inst2|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000010100010010000001010001001000000101000100100000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst2|ALT_INV_latched_hex\(0),
	datab => \inst9|inst2|ALT_INV_latched_hex\(1),
	datac => \inst9|inst2|ALT_INV_latched_hex\(2),
	datad => \inst9|inst2|ALT_INV_latched_hex\(3),
	combout => \inst9|inst2|Mux6~0_combout\);

\inst9|inst3|latched_hex[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[8]~8_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst3|latched_hex\(0));

\inst9|inst3|latched_hex[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[9]~9_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst3|latched_hex\(1));

\inst9|inst3|latched_hex[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[10]~10_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst3|latched_hex\(2));

\inst9|inst3|latched_hex[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[11]~11_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst3|latched_hex\(3));

\inst9|inst3|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst3|Mux0~0_combout\ = (!\inst9|inst3|latched_hex\(0) & ((!\inst9|inst3|latched_hex\(2) $ (!\inst9|inst3|latched_hex\(3))) # (\inst9|inst3|latched_hex\(1)))) # (\inst9|inst3|latched_hex\(0) & ((!\inst9|inst3|latched_hex\(1) $ 
-- (!\inst9|inst3|latched_hex\(2))) # (\inst9|inst3|latched_hex\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111011110111001111101111011100111110111101110011111011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst3|ALT_INV_latched_hex\(0),
	datab => \inst9|inst3|ALT_INV_latched_hex\(1),
	datac => \inst9|inst3|ALT_INV_latched_hex\(2),
	datad => \inst9|inst3|ALT_INV_latched_hex\(3),
	combout => \inst9|inst3|Mux0~0_combout\);

\inst9|inst3|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst3|Mux1~0_combout\ = (!\inst9|inst3|latched_hex\(0) & (\inst9|inst3|latched_hex\(1) & (!\inst9|inst3|latched_hex\(2) & !\inst9|inst3|latched_hex\(3)))) # (\inst9|inst3|latched_hex\(0) & (!\inst9|inst3|latched_hex\(3) $ 
-- (((!\inst9|inst3|latched_hex\(1) & \inst9|inst3|latched_hex\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst3|ALT_INV_latched_hex\(0),
	datab => \inst9|inst3|ALT_INV_latched_hex\(1),
	datac => \inst9|inst3|ALT_INV_latched_hex\(2),
	datad => \inst9|inst3|ALT_INV_latched_hex\(3),
	combout => \inst9|inst3|Mux1~0_combout\);

\inst9|inst3|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst3|Mux2~0_combout\ = (!\inst9|inst3|latched_hex\(1) & ((!\inst9|inst3|latched_hex\(2) & (\inst9|inst3|latched_hex\(0))) # (\inst9|inst3|latched_hex\(2) & ((!\inst9|inst3|latched_hex\(3)))))) # (\inst9|inst3|latched_hex\(1) & 
-- (\inst9|inst3|latched_hex\(0) & ((!\inst9|inst3|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101000000010111010100000001011101010000000101110101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst3|ALT_INV_latched_hex\(0),
	datab => \inst9|inst3|ALT_INV_latched_hex\(1),
	datac => \inst9|inst3|ALT_INV_latched_hex\(2),
	datad => \inst9|inst3|ALT_INV_latched_hex\(3),
	combout => \inst9|inst3|Mux2~0_combout\);

\inst9|inst3|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst3|Mux3~0_combout\ = (!\inst9|inst3|latched_hex\(1) & (!\inst9|inst3|latched_hex\(3) & (!\inst9|inst3|latched_hex\(0) $ (!\inst9|inst3|latched_hex\(2))))) # (\inst9|inst3|latched_hex\(1) & ((!\inst9|inst3|latched_hex\(0) & 
-- (!\inst9|inst3|latched_hex\(2) & \inst9|inst3|latched_hex\(3))) # (\inst9|inst3|latched_hex\(0) & (\inst9|inst3|latched_hex\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst3|ALT_INV_latched_hex\(0),
	datab => \inst9|inst3|ALT_INV_latched_hex\(1),
	datac => \inst9|inst3|ALT_INV_latched_hex\(2),
	datad => \inst9|inst3|ALT_INV_latched_hex\(3),
	combout => \inst9|inst3|Mux3~0_combout\);

\inst9|inst3|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst3|Mux4~0_combout\ = (!\inst9|inst3|latched_hex\(2) & (!\inst9|inst3|latched_hex\(0) & (\inst9|inst3|latched_hex\(1) & !\inst9|inst3|latched_hex\(3)))) # (\inst9|inst3|latched_hex\(2) & (\inst9|inst3|latched_hex\(3) & 
-- ((!\inst9|inst3|latched_hex\(0)) # (\inst9|inst3|latched_hex\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000001011001000000000101100100000000010110010000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst3|ALT_INV_latched_hex\(0),
	datab => \inst9|inst3|ALT_INV_latched_hex\(1),
	datac => \inst9|inst3|ALT_INV_latched_hex\(2),
	datad => \inst9|inst3|ALT_INV_latched_hex\(3),
	combout => \inst9|inst3|Mux4~0_combout\);

\inst9|inst3|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst3|Mux5~0_combout\ = (!\inst9|inst3|latched_hex\(1) & (\inst9|inst3|latched_hex\(2) & (!\inst9|inst3|latched_hex\(0) $ (!\inst9|inst3|latched_hex\(3))))) # (\inst9|inst3|latched_hex\(1) & ((!\inst9|inst3|latched_hex\(0) & 
-- (\inst9|inst3|latched_hex\(2))) # (\inst9|inst3|latched_hex\(0) & ((\inst9|inst3|latched_hex\(3))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000011011000001100001101100000110000110110000011000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst3|ALT_INV_latched_hex\(0),
	datab => \inst9|inst3|ALT_INV_latched_hex\(1),
	datac => \inst9|inst3|ALT_INV_latched_hex\(2),
	datad => \inst9|inst3|ALT_INV_latched_hex\(3),
	combout => \inst9|inst3|Mux5~0_combout\);

\inst9|inst3|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst3|Mux6~0_combout\ = (!\inst9|inst3|latched_hex\(2) & (\inst9|inst3|latched_hex\(0) & (!\inst9|inst3|latched_hex\(1) $ (\inst9|inst3|latched_hex\(3))))) # (\inst9|inst3|latched_hex\(2) & (!\inst9|inst3|latched_hex\(1) & 
-- (!\inst9|inst3|latched_hex\(0) $ (\inst9|inst3|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000010100010010000001010001001000000101000100100000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst3|ALT_INV_latched_hex\(0),
	datab => \inst9|inst3|ALT_INV_latched_hex\(1),
	datac => \inst9|inst3|ALT_INV_latched_hex\(2),
	datad => \inst9|inst3|ALT_INV_latched_hex\(3),
	combout => \inst9|inst3|Mux6~0_combout\);

\inst9|inst4|latched_hex[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[12]~12_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst4|latched_hex\(0));

\inst9|inst4|latched_hex[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[13]~13_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst4|latched_hex\(1));

\inst9|inst4|latched_hex[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[14]~14_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst4|latched_hex\(2));

\inst9|inst4|latched_hex[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst7~combout\,
	d => \IO_DATA[15]~15_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst4|latched_hex\(3));

\inst9|inst4|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst4|Mux0~0_combout\ = (!\inst9|inst4|latched_hex\(0) & ((!\inst9|inst4|latched_hex\(2) $ (!\inst9|inst4|latched_hex\(3))) # (\inst9|inst4|latched_hex\(1)))) # (\inst9|inst4|latched_hex\(0) & ((!\inst9|inst4|latched_hex\(1) $ 
-- (!\inst9|inst4|latched_hex\(2))) # (\inst9|inst4|latched_hex\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111011110111001111101111011100111110111101110011111011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst4|ALT_INV_latched_hex\(0),
	datab => \inst9|inst4|ALT_INV_latched_hex\(1),
	datac => \inst9|inst4|ALT_INV_latched_hex\(2),
	datad => \inst9|inst4|ALT_INV_latched_hex\(3),
	combout => \inst9|inst4|Mux0~0_combout\);

\inst9|inst4|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst4|Mux1~0_combout\ = (!\inst9|inst4|latched_hex\(0) & (\inst9|inst4|latched_hex\(1) & (!\inst9|inst4|latched_hex\(2) & !\inst9|inst4|latched_hex\(3)))) # (\inst9|inst4|latched_hex\(0) & (!\inst9|inst4|latched_hex\(3) $ 
-- (((!\inst9|inst4|latched_hex\(1) & \inst9|inst4|latched_hex\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst4|ALT_INV_latched_hex\(0),
	datab => \inst9|inst4|ALT_INV_latched_hex\(1),
	datac => \inst9|inst4|ALT_INV_latched_hex\(2),
	datad => \inst9|inst4|ALT_INV_latched_hex\(3),
	combout => \inst9|inst4|Mux1~0_combout\);

\inst9|inst4|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst4|Mux2~0_combout\ = (!\inst9|inst4|latched_hex\(1) & ((!\inst9|inst4|latched_hex\(2) & (\inst9|inst4|latched_hex\(0))) # (\inst9|inst4|latched_hex\(2) & ((!\inst9|inst4|latched_hex\(3)))))) # (\inst9|inst4|latched_hex\(1) & 
-- (\inst9|inst4|latched_hex\(0) & ((!\inst9|inst4|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101000000010111010100000001011101010000000101110101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst4|ALT_INV_latched_hex\(0),
	datab => \inst9|inst4|ALT_INV_latched_hex\(1),
	datac => \inst9|inst4|ALT_INV_latched_hex\(2),
	datad => \inst9|inst4|ALT_INV_latched_hex\(3),
	combout => \inst9|inst4|Mux2~0_combout\);

\inst9|inst4|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst4|Mux3~0_combout\ = (!\inst9|inst4|latched_hex\(1) & (!\inst9|inst4|latched_hex\(3) & (!\inst9|inst4|latched_hex\(0) $ (!\inst9|inst4|latched_hex\(2))))) # (\inst9|inst4|latched_hex\(1) & ((!\inst9|inst4|latched_hex\(0) & 
-- (!\inst9|inst4|latched_hex\(2) & \inst9|inst4|latched_hex\(3))) # (\inst9|inst4|latched_hex\(0) & (\inst9|inst4|latched_hex\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst4|ALT_INV_latched_hex\(0),
	datab => \inst9|inst4|ALT_INV_latched_hex\(1),
	datac => \inst9|inst4|ALT_INV_latched_hex\(2),
	datad => \inst9|inst4|ALT_INV_latched_hex\(3),
	combout => \inst9|inst4|Mux3~0_combout\);

\inst9|inst4|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst4|Mux4~0_combout\ = (!\inst9|inst4|latched_hex\(2) & (!\inst9|inst4|latched_hex\(0) & (\inst9|inst4|latched_hex\(1) & !\inst9|inst4|latched_hex\(3)))) # (\inst9|inst4|latched_hex\(2) & (\inst9|inst4|latched_hex\(3) & 
-- ((!\inst9|inst4|latched_hex\(0)) # (\inst9|inst4|latched_hex\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000001011001000000000101100100000000010110010000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst4|ALT_INV_latched_hex\(0),
	datab => \inst9|inst4|ALT_INV_latched_hex\(1),
	datac => \inst9|inst4|ALT_INV_latched_hex\(2),
	datad => \inst9|inst4|ALT_INV_latched_hex\(3),
	combout => \inst9|inst4|Mux4~0_combout\);

\inst9|inst4|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst4|Mux5~0_combout\ = (!\inst9|inst4|latched_hex\(1) & (\inst9|inst4|latched_hex\(2) & (!\inst9|inst4|latched_hex\(0) $ (!\inst9|inst4|latched_hex\(3))))) # (\inst9|inst4|latched_hex\(1) & ((!\inst9|inst4|latched_hex\(0) & 
-- (\inst9|inst4|latched_hex\(2))) # (\inst9|inst4|latched_hex\(0) & ((\inst9|inst4|latched_hex\(3))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000011011000001100001101100000110000110110000011000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst4|ALT_INV_latched_hex\(0),
	datab => \inst9|inst4|ALT_INV_latched_hex\(1),
	datac => \inst9|inst4|ALT_INV_latched_hex\(2),
	datad => \inst9|inst4|ALT_INV_latched_hex\(3),
	combout => \inst9|inst4|Mux5~0_combout\);

\inst9|inst4|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst4|Mux6~0_combout\ = (!\inst9|inst4|latched_hex\(2) & (\inst9|inst4|latched_hex\(0) & (!\inst9|inst4|latched_hex\(1) $ (\inst9|inst4|latched_hex\(3))))) # (\inst9|inst4|latched_hex\(2) & (!\inst9|inst4|latched_hex\(1) & 
-- (!\inst9|inst4|latched_hex\(0) $ (\inst9|inst4|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000010100010010000001010001001000000101000100100000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst4|ALT_INV_latched_hex\(0),
	datab => \inst9|inst4|ALT_INV_latched_hex\(1),
	datac => \inst9|inst4|ALT_INV_latched_hex\(2),
	datad => \inst9|inst4|ALT_INV_latched_hex\(3),
	combout => \inst9|inst4|Mux6~0_combout\);

\inst9|inst8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst8~combout\ = LCELL(( \inst5|IR\(2) & ( !\inst5|IR\(1) & ( (\inst5|IO_WRITE_int~q\ & (\inst6|LED_EN~0_combout\ & (\inst6|LED_EN~1_combout\ & \inst5|IR\(0)))) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst5|ALT_INV_IO_WRITE_int~q\,
	datab => \inst6|ALT_INV_LED_EN~0_combout\,
	datac => \inst6|ALT_INV_LED_EN~1_combout\,
	datad => \inst5|ALT_INV_IR\(0),
	datae => \inst5|ALT_INV_IR\(2),
	dataf => \inst5|ALT_INV_IR\(1),
	combout => \inst9|inst8~combout\);

\inst9|inst5|latched_hex[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst8~combout\,
	d => \IO_DATA[0]~0_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|latched_hex\(0));

\inst9|inst5|latched_hex[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst8~combout\,
	d => \IO_DATA[1]~1_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|latched_hex\(1));

\inst9|inst5|latched_hex[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst8~combout\,
	d => \IO_DATA[2]~2_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|latched_hex\(2));

\inst9|inst5|latched_hex[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst8~combout\,
	d => \IO_DATA[3]~3_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst5|latched_hex\(3));

\inst9|inst5|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst5|Mux0~0_combout\ = (!\inst9|inst5|latched_hex\(0) & ((!\inst9|inst5|latched_hex\(2) $ (!\inst9|inst5|latched_hex\(3))) # (\inst9|inst5|latched_hex\(1)))) # (\inst9|inst5|latched_hex\(0) & ((!\inst9|inst5|latched_hex\(1) $ 
-- (!\inst9|inst5|latched_hex\(2))) # (\inst9|inst5|latched_hex\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111011110111001111101111011100111110111101110011111011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|ALT_INV_latched_hex\(0),
	datab => \inst9|inst5|ALT_INV_latched_hex\(1),
	datac => \inst9|inst5|ALT_INV_latched_hex\(2),
	datad => \inst9|inst5|ALT_INV_latched_hex\(3),
	combout => \inst9|inst5|Mux0~0_combout\);

\inst9|inst5|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst5|Mux1~0_combout\ = (!\inst9|inst5|latched_hex\(0) & (\inst9|inst5|latched_hex\(1) & (!\inst9|inst5|latched_hex\(2) & !\inst9|inst5|latched_hex\(3)))) # (\inst9|inst5|latched_hex\(0) & (!\inst9|inst5|latched_hex\(3) $ 
-- (((!\inst9|inst5|latched_hex\(1) & \inst9|inst5|latched_hex\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|ALT_INV_latched_hex\(0),
	datab => \inst9|inst5|ALT_INV_latched_hex\(1),
	datac => \inst9|inst5|ALT_INV_latched_hex\(2),
	datad => \inst9|inst5|ALT_INV_latched_hex\(3),
	combout => \inst9|inst5|Mux1~0_combout\);

\inst9|inst5|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst5|Mux2~0_combout\ = (!\inst9|inst5|latched_hex\(1) & ((!\inst9|inst5|latched_hex\(2) & (\inst9|inst5|latched_hex\(0))) # (\inst9|inst5|latched_hex\(2) & ((!\inst9|inst5|latched_hex\(3)))))) # (\inst9|inst5|latched_hex\(1) & 
-- (\inst9|inst5|latched_hex\(0) & ((!\inst9|inst5|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101000000010111010100000001011101010000000101110101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|ALT_INV_latched_hex\(0),
	datab => \inst9|inst5|ALT_INV_latched_hex\(1),
	datac => \inst9|inst5|ALT_INV_latched_hex\(2),
	datad => \inst9|inst5|ALT_INV_latched_hex\(3),
	combout => \inst9|inst5|Mux2~0_combout\);

\inst9|inst5|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst5|Mux3~0_combout\ = (!\inst9|inst5|latched_hex\(1) & (!\inst9|inst5|latched_hex\(3) & (!\inst9|inst5|latched_hex\(0) $ (!\inst9|inst5|latched_hex\(2))))) # (\inst9|inst5|latched_hex\(1) & ((!\inst9|inst5|latched_hex\(0) & 
-- (!\inst9|inst5|latched_hex\(2) & \inst9|inst5|latched_hex\(3))) # (\inst9|inst5|latched_hex\(0) & (\inst9|inst5|latched_hex\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|ALT_INV_latched_hex\(0),
	datab => \inst9|inst5|ALT_INV_latched_hex\(1),
	datac => \inst9|inst5|ALT_INV_latched_hex\(2),
	datad => \inst9|inst5|ALT_INV_latched_hex\(3),
	combout => \inst9|inst5|Mux3~0_combout\);

\inst9|inst5|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst5|Mux4~0_combout\ = (!\inst9|inst5|latched_hex\(2) & (!\inst9|inst5|latched_hex\(0) & (\inst9|inst5|latched_hex\(1) & !\inst9|inst5|latched_hex\(3)))) # (\inst9|inst5|latched_hex\(2) & (\inst9|inst5|latched_hex\(3) & 
-- ((!\inst9|inst5|latched_hex\(0)) # (\inst9|inst5|latched_hex\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000001011001000000000101100100000000010110010000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|ALT_INV_latched_hex\(0),
	datab => \inst9|inst5|ALT_INV_latched_hex\(1),
	datac => \inst9|inst5|ALT_INV_latched_hex\(2),
	datad => \inst9|inst5|ALT_INV_latched_hex\(3),
	combout => \inst9|inst5|Mux4~0_combout\);

\inst9|inst5|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst5|Mux5~0_combout\ = (!\inst9|inst5|latched_hex\(1) & (\inst9|inst5|latched_hex\(2) & (!\inst9|inst5|latched_hex\(0) $ (!\inst9|inst5|latched_hex\(3))))) # (\inst9|inst5|latched_hex\(1) & ((!\inst9|inst5|latched_hex\(0) & 
-- (\inst9|inst5|latched_hex\(2))) # (\inst9|inst5|latched_hex\(0) & ((\inst9|inst5|latched_hex\(3))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000011011000001100001101100000110000110110000011000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|ALT_INV_latched_hex\(0),
	datab => \inst9|inst5|ALT_INV_latched_hex\(1),
	datac => \inst9|inst5|ALT_INV_latched_hex\(2),
	datad => \inst9|inst5|ALT_INV_latched_hex\(3),
	combout => \inst9|inst5|Mux5~0_combout\);

\inst9|inst5|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst5|Mux6~0_combout\ = (!\inst9|inst5|latched_hex\(2) & (\inst9|inst5|latched_hex\(0) & (!\inst9|inst5|latched_hex\(1) $ (\inst9|inst5|latched_hex\(3))))) # (\inst9|inst5|latched_hex\(2) & (!\inst9|inst5|latched_hex\(1) & 
-- (!\inst9|inst5|latched_hex\(0) $ (\inst9|inst5|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000010100010010000001010001001000000101000100100000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst5|ALT_INV_latched_hex\(0),
	datab => \inst9|inst5|ALT_INV_latched_hex\(1),
	datac => \inst9|inst5|ALT_INV_latched_hex\(2),
	datad => \inst9|inst5|ALT_INV_latched_hex\(3),
	combout => \inst9|inst5|Mux6~0_combout\);

\inst9|inst6|latched_hex[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst8~combout\,
	d => \IO_DATA[4]~4_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|latched_hex\(0));

\inst9|inst6|latched_hex[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst8~combout\,
	d => \IO_DATA[5]~5_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|latched_hex\(1));

\inst9|inst6|latched_hex[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst8~combout\,
	d => \IO_DATA[6]~6_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|latched_hex\(2));

\inst9|inst6|latched_hex[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|inst8~combout\,
	d => \IO_DATA[7]~7_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|inst6|latched_hex\(3));

\inst9|inst6|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst6|Mux0~0_combout\ = (!\inst9|inst6|latched_hex\(0) & ((!\inst9|inst6|latched_hex\(2) $ (!\inst9|inst6|latched_hex\(3))) # (\inst9|inst6|latched_hex\(1)))) # (\inst9|inst6|latched_hex\(0) & ((!\inst9|inst6|latched_hex\(1) $ 
-- (!\inst9|inst6|latched_hex\(2))) # (\inst9|inst6|latched_hex\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111011110111001111101111011100111110111101110011111011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|ALT_INV_latched_hex\(0),
	datab => \inst9|inst6|ALT_INV_latched_hex\(1),
	datac => \inst9|inst6|ALT_INV_latched_hex\(2),
	datad => \inst9|inst6|ALT_INV_latched_hex\(3),
	combout => \inst9|inst6|Mux0~0_combout\);

\inst9|inst6|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst6|Mux1~0_combout\ = (!\inst9|inst6|latched_hex\(0) & (\inst9|inst6|latched_hex\(1) & (!\inst9|inst6|latched_hex\(2) & !\inst9|inst6|latched_hex\(3)))) # (\inst9|inst6|latched_hex\(0) & (!\inst9|inst6|latched_hex\(3) $ 
-- (((!\inst9|inst6|latched_hex\(1) & \inst9|inst6|latched_hex\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|ALT_INV_latched_hex\(0),
	datab => \inst9|inst6|ALT_INV_latched_hex\(1),
	datac => \inst9|inst6|ALT_INV_latched_hex\(2),
	datad => \inst9|inst6|ALT_INV_latched_hex\(3),
	combout => \inst9|inst6|Mux1~0_combout\);

\inst9|inst6|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst6|Mux2~0_combout\ = (!\inst9|inst6|latched_hex\(1) & ((!\inst9|inst6|latched_hex\(2) & (\inst9|inst6|latched_hex\(0))) # (\inst9|inst6|latched_hex\(2) & ((!\inst9|inst6|latched_hex\(3)))))) # (\inst9|inst6|latched_hex\(1) & 
-- (\inst9|inst6|latched_hex\(0) & ((!\inst9|inst6|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101000000010111010100000001011101010000000101110101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|ALT_INV_latched_hex\(0),
	datab => \inst9|inst6|ALT_INV_latched_hex\(1),
	datac => \inst9|inst6|ALT_INV_latched_hex\(2),
	datad => \inst9|inst6|ALT_INV_latched_hex\(3),
	combout => \inst9|inst6|Mux2~0_combout\);

\inst9|inst6|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst6|Mux3~0_combout\ = (!\inst9|inst6|latched_hex\(1) & (!\inst9|inst6|latched_hex\(3) & (!\inst9|inst6|latched_hex\(0) $ (!\inst9|inst6|latched_hex\(2))))) # (\inst9|inst6|latched_hex\(1) & ((!\inst9|inst6|latched_hex\(0) & 
-- (!\inst9|inst6|latched_hex\(2) & \inst9|inst6|latched_hex\(3))) # (\inst9|inst6|latched_hex\(0) & (\inst9|inst6|latched_hex\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|ALT_INV_latched_hex\(0),
	datab => \inst9|inst6|ALT_INV_latched_hex\(1),
	datac => \inst9|inst6|ALT_INV_latched_hex\(2),
	datad => \inst9|inst6|ALT_INV_latched_hex\(3),
	combout => \inst9|inst6|Mux3~0_combout\);

\inst9|inst6|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst6|Mux4~0_combout\ = (!\inst9|inst6|latched_hex\(2) & (!\inst9|inst6|latched_hex\(0) & (\inst9|inst6|latched_hex\(1) & !\inst9|inst6|latched_hex\(3)))) # (\inst9|inst6|latched_hex\(2) & (\inst9|inst6|latched_hex\(3) & 
-- ((!\inst9|inst6|latched_hex\(0)) # (\inst9|inst6|latched_hex\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000001011001000000000101100100000000010110010000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|ALT_INV_latched_hex\(0),
	datab => \inst9|inst6|ALT_INV_latched_hex\(1),
	datac => \inst9|inst6|ALT_INV_latched_hex\(2),
	datad => \inst9|inst6|ALT_INV_latched_hex\(3),
	combout => \inst9|inst6|Mux4~0_combout\);

\inst9|inst6|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst6|Mux5~0_combout\ = (!\inst9|inst6|latched_hex\(1) & (\inst9|inst6|latched_hex\(2) & (!\inst9|inst6|latched_hex\(0) $ (!\inst9|inst6|latched_hex\(3))))) # (\inst9|inst6|latched_hex\(1) & ((!\inst9|inst6|latched_hex\(0) & 
-- (\inst9|inst6|latched_hex\(2))) # (\inst9|inst6|latched_hex\(0) & ((\inst9|inst6|latched_hex\(3))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000011011000001100001101100000110000110110000011000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|ALT_INV_latched_hex\(0),
	datab => \inst9|inst6|ALT_INV_latched_hex\(1),
	datac => \inst9|inst6|ALT_INV_latched_hex\(2),
	datad => \inst9|inst6|ALT_INV_latched_hex\(3),
	combout => \inst9|inst6|Mux5~0_combout\);

\inst9|inst6|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst9|inst6|Mux6~0_combout\ = (!\inst9|inst6|latched_hex\(2) & (\inst9|inst6|latched_hex\(0) & (!\inst9|inst6|latched_hex\(1) $ (\inst9|inst6|latched_hex\(3))))) # (\inst9|inst6|latched_hex\(2) & (!\inst9|inst6|latched_hex\(1) & 
-- (!\inst9|inst6|latched_hex\(0) $ (\inst9|inst6|latched_hex\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000010100010010000001010001001000000101000100100000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|inst6|ALT_INV_latched_hex\(0),
	datab => \inst9|inst6|ALT_INV_latched_hex\(1),
	datac => \inst9|inst6|ALT_INV_latched_hex\(2),
	datad => \inst9|inst6|ALT_INV_latched_hex\(3),
	combout => \inst9|inst6|Mux6~0_combout\);

\inst6|LED_EN\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst6|LED_EN~combout\ = LCELL(( !\inst5|IR\(1) & ( (\inst6|LED_EN~0_combout\ & (\inst6|LED_EN~1_combout\ & (\inst5|IR\(0) & !\inst5|IR\(2)))) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|ALT_INV_LED_EN~0_combout\,
	datab => \inst6|ALT_INV_LED_EN~1_combout\,
	datac => \inst5|ALT_INV_IR\(0),
	datad => \inst5|ALT_INV_IR\(2),
	datae => \inst5|ALT_INV_IR\(1),
	combout => \inst6|LED_EN~combout\);

\inst21|DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|LED_EN~combout\,
	d => \IO_DATA[9]~9_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	ena => \inst5|IO_WRITE_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|DATA\(9));

\inst21|DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|LED_EN~combout\,
	d => \IO_DATA[8]~8_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	ena => \inst5|IO_WRITE_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|DATA\(8));

\inst21|DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|LED_EN~combout\,
	d => \IO_DATA[7]~7_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	ena => \inst5|IO_WRITE_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|DATA\(7));

\inst21|DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|LED_EN~combout\,
	d => \IO_DATA[6]~6_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	ena => \inst5|IO_WRITE_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|DATA\(6));

\inst21|DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|LED_EN~combout\,
	d => \IO_DATA[5]~5_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	ena => \inst5|IO_WRITE_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|DATA\(5));

\inst21|DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|LED_EN~combout\,
	d => \IO_DATA[4]~4_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	ena => \inst5|IO_WRITE_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|DATA\(4));

\inst21|DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|LED_EN~combout\,
	d => \IO_DATA[3]~3_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	ena => \inst5|IO_WRITE_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|DATA\(3));

\inst21|DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|LED_EN~combout\,
	d => \IO_DATA[2]~2_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	ena => \inst5|IO_WRITE_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|DATA\(2));

\inst21|DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|LED_EN~combout\,
	d => \IO_DATA[1]~1_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	ena => \inst5|IO_WRITE_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|DATA\(1));

\inst21|DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|LED_EN~combout\,
	d => \IO_DATA[0]~0_combout\,
	clrn => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	ena => \inst5|IO_WRITE_int~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst21|DATA\(0));

\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001010110010101100101011001010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101010101010101110101010101010111010101010101011101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111111111111101111111111111110111111111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101000101010101010100010101010101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\);

\auto_signaltap_0|~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010001000100000000000000000000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100000001000100010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000011111111111111110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000001000100000001000000010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000100000001000001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101010000001001110111000000000111010100000010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111111111111000111111111111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101000000000000001101000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110100010000001111000000000000111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101010111110101111111110101111101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111111101011111010101011111010111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111110101111101011101110111011101111101011111010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111110101010111111101010101111111111101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111010001100000000000000001110011110100011000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000101011001100000001010000010000001010110011000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010001010011100000000000000010100100010100111000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \altera_internal_jtag~TDIUTAP\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110100010001110111011101000100011101000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000101011011111100000100101011100001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111101111010100000000000000000001111011110101000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000101011011111101000100111011100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000101011011111100000100101011100001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001001100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

QIC_SIGNALTAP_GND : cyclonev_lcell_comb
-- Equation(s):
-- \QIC_SIGNALTAP_GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \QIC_SIGNALTAP_GND~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110011000000011111101100000001001100110000000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111011000000011111101100000001111110110000000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011000100000001000000010000000100110001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~46\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~46\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(12));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000000000000111111111111111111010000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101111001011110010111100000000001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~4_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~49_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(12),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011111111111100000000000000000010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~3_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001100110000000000110011000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(11),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~4_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~5_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~6_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001100110000000000110011000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(8),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~8_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001100110000000000110011000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(2),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~9_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~10_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~45_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~11_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001100110000000000110011000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(5),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~1_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011111111000000001111111111010000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~4_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\,
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~46\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~46\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[11]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010101000000000101010101010101010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~4_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100000000111111110000000000101111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~4_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~45_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\);

\auto_signaltap_0|acq_trigger_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|acq_trigger_in_reg\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110110111011000100000001101011011101101110110001000000011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\);

\auto_signaltap_0|acq_trigger_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \QIC_SIGNALTAP_GND~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|acq_trigger_in_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110110111011000100000001101011011101101110110001000000011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\);

\auto_signaltap_0|acq_trigger_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \QIC_SIGNALTAP_GND~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|acq_trigger_in_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110110111011000100000001101011011101101110110001000000011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100011101000100010001000100010001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010001000000000000000000000000010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => VCC,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100000000000101010000000000010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001110000000000000000000000000000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011001100110001001100010011000100110011001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011110000001011110000111100000000111100001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal2~4_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000111011101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000001110111011100110100010001000000011101110111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110001000000011111000100000001111100010000000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\);

\auto_signaltap_0|~VCC\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~VCC~combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~VCC~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000101000001111000010100000111100001010000011110000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111111111100001011000011111111101111111111000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000010111111001010100000000011000000101111110010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001000111111001010101111110010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110011001000100000001100000010001100110010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010011111100010101000101010001010100111111000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110001010100010101000101010011111100010101000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011100000001001000110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~2_combout\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110000000011110111111100000000011100000000111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~5_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011100000010000100110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011100000010000100110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(2),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011100000100000001110011010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[1]~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(1),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~1_sumout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111101001111010011110100111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1));

\auto_signaltap_0|acq_data_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|acq_data_in_reg\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110000000000000111000000000000011100000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111111111111011111111111111101111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111111111111011111111111111111111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~sumout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ke84:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \QIC_SIGNALTAP_GND~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010111111111010001011111111101000101111111110100010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

\auto_signaltap_0|acq_data_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \QIC_SIGNALTAP_GND~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|acq_data_in_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ke84:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \QIC_SIGNALTAP_GND~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000101101110101111111100000000010001011011101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(2),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

\auto_signaltap_0|acq_data_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \QIC_SIGNALTAP_GND~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|acq_data_in_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ke84:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \QIC_SIGNALTAP_GND~combout\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010001110111111101110100010000000100011101111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111110111111101111111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(24));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(24),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(23));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(23),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101011101010101010101010101010101010111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_base_address~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011100000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111110000000000000000000000000001010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000000010000001100000001000000110000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110000000100000011000000010000001100000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111111111111011111111111111101111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(23));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \QIC_SIGNALTAP_GND~combout\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11),
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(24));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(24));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101111111111111111111111111111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(23),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(24),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(23));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(23),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100000101111100100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011111001000100010000011011101110111110010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110100001111111111111111111111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011111001000100010011100100010001000001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101110111011111001000100010011100100010001000001101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111011000000001111101100000000111110110000000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101010000000000000000000000000001010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111011000000001111101100000000111110110000000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111011000000001111101100000000111110110000000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000111010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010100000100010001000100010001000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100000111010100000000010101010011000001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000101010101010101010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000000101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010101010100000000000000000101010101010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010101010000000001010000010100000101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000111010001010100011101000101010001110100010101000111010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000000010000000100000001000011010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001111110111111100000000010101010011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010000000000000110010001100101111101000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001101000011000000110110001100000011010000110000001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000000100100011000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000100001011000000010000101100000001000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010000000000000000000101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000111100000111000011110000011100001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000101010101010011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


