TimeQuest Timing Analyzer report for top_level
Fri Jun 08 15:43:28 2018
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock50m'
 12. Slow Model Setup: 'tck'
 13. Slow Model Setup: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'
 14. Slow Model Hold: 'tck'
 15. Slow Model Hold: 'clock50m'
 16. Slow Model Hold: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'
 17. Slow Model Recovery: 'clock50m'
 18. Slow Model Removal: 'clock50m'
 19. Slow Model Minimum Pulse Width: 'clock50m'
 20. Slow Model Minimum Pulse Width: 'tck'
 21. Slow Model Minimum Pulse Width: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'clock50m'
 32. Fast Model Setup: 'tck'
 33. Fast Model Setup: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'
 34. Fast Model Hold: 'tck'
 35. Fast Model Hold: 'clock50m'
 36. Fast Model Hold: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'
 37. Fast Model Recovery: 'clock50m'
 38. Fast Model Removal: 'clock50m'
 39. Fast Model Minimum Pulse Width: 'clock50m'
 40. Fast Model Minimum Pulse Width: 'tck'
 41. Fast Model Minimum Pulse Width: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; top_level                                        ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; Clock Name                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                             ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; clock50m                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock50m }                                        ;
; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debug_memory_interface:host_if|USB_JTAG:u1|mTCK } ;
; tck                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { tck }                                             ;
+-------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                               ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 152.21 MHz ; 152.21 MHz      ; clock50m                                        ;      ;
; 183.62 MHz ; 183.62 MHz      ; tck                                             ;      ;
; 433.28 MHz ; 433.28 MHz      ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow Model Setup Summary                                                 ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock50m                                        ; -5.570 ; -1649.368     ;
; tck                                             ; -4.446 ; -6.695        ;
; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -1.308 ; -11.111       ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Hold Summary                                                  ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; tck                                             ; -0.171 ; -0.171        ;
; clock50m                                        ; 0.183  ; 0.000         ;
; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.445  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock50m ; -1.920 ; -260.991      ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock50m ; 2.670 ; 0.000         ;
+----------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock50m                                        ; -2.064 ; -4215.021     ;
; tck                                             ; -1.469 ; -7.579        ;
; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -0.611 ; -23.218       ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock50m'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_we_reg         ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg0   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg1   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg2   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg3   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg4   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg5   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg6   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg7   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg8   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg9   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg10  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.570 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg11  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.495      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_we_reg         ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg0   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg1   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg2   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg3   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg4   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg5   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg6   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg7   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg8   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg9   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg10  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.456 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg11  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.119     ; 6.375      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_we_reg        ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg0  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg1  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg2  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg3  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg4  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg5  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg6  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg7  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg8  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg9  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg10 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.377 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg11 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.116     ; 6.299      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_we_reg            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg0      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg1      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg2      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg3      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg4      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg5      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg6      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg7      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg8      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg9      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg10     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.373 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg11     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.113     ; 6.298      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_we_reg         ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg0   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg1   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg2   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg3   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg4   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg5   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg6   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg7   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg8   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg9   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg10  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.362 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg11  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.108     ; 6.292      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_we_reg            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg0      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg1      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg2      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg3      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg4      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg5      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg6      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg7      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg8      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg9      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg10     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.344 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg11     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0] ; clock50m     ; clock50m    ; 1.000        ; -0.098     ; 6.284      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_we_reg           ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg0     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg1     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg2     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg3     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg4     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg5     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg6     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg7     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg8     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg9     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg10    ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.343 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg11    ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.118     ; 6.263      ;
; -5.314 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_we_reg        ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.110     ; 6.242      ;
; -5.314 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg0  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.110     ; 6.242      ;
; -5.314 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg1  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.110     ; 6.242      ;
; -5.314 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg2  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.110     ; 6.242      ;
; -5.314 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg3  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.110     ; 6.242      ;
; -5.314 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg4  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.110     ; 6.242      ;
; -5.314 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg5  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.110     ; 6.242      ;
; -5.314 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg6  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.110     ; 6.242      ;
; -5.314 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg7  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.110     ; 6.242      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'tck'                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.446 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 1.000        ; -0.043     ; 5.312      ;
; -4.183 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 1.000        ; -0.043     ; 5.049      ;
; -4.166 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 1.000        ; -0.043     ; 5.032      ;
; -3.288 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.650      ; 5.847      ;
; -3.122 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.645      ; 5.676      ;
; -3.097 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.651      ; 5.657      ;
; -3.001 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.650      ; 5.560      ;
; -2.946 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.651      ; 5.506      ;
; -2.902 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.651      ; 5.462      ;
; -2.860 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.650      ; 5.419      ;
; -2.758 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[6]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.650      ; 5.317      ;
; -2.579 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.650      ; 5.138      ;
; -2.502 ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.641      ; 5.052      ;
; -2.464 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.650      ; 5.023      ;
; -2.331 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.645      ; 4.885      ;
; -2.241 ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.646      ; 4.796      ;
; -2.222 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 1.645      ; 4.776      ;
; -0.755 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; tck          ; tck         ; 1.000        ; 0.000      ; 1.793      ;
; -0.755 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 1.000        ; 0.000      ; 1.793      ;
; -0.739 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 1.000        ; 0.006      ; 1.783      ;
; -0.682 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 1.693      ; 3.413      ;
; -0.547 ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 1.684      ; 3.269      ;
; -0.532 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 1.000        ; 0.006      ; 1.576      ;
; -0.487 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 1.688      ; 3.213      ;
; -0.434 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 1.688      ; 3.160      ;
; -0.412 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 1.000        ; 0.006      ; 1.456      ;
; -0.325 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 1.688      ; 3.051      ;
; -0.286 ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 1.689      ; 3.013      ;
; -0.072 ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 1.684      ; 2.794      ;
; 0.099  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 1.000        ; 0.000      ; 0.939      ;
; 0.182  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 1.693      ; 2.549      ;
; 0.189  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 1.689      ; 2.538      ;
; 0.280  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 1.688      ; 2.446      ;
; 0.307  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; tck          ; tck         ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; tck          ; tck         ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 1.000        ; 0.000      ; 0.731      ;
; 0.316  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 1.684      ; 2.406      ;
; 0.356  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 1.688      ; 2.370      ;
; 0.377  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 1.688      ; 2.349      ;
; 0.430  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 1.688      ; 2.296      ;
; 0.539  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 1.688      ; 2.187      ;
; 0.566  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 1.693      ; 2.165      ;
; 0.577  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 1.689      ; 2.150      ;
; 0.923  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 1.688      ; 1.803      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.308 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.346      ;
; -1.308 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.346      ;
; -1.308 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.346      ;
; -1.308 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.346      ;
; -1.308 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.346      ;
; -1.308 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.346      ;
; -1.308 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.346      ;
; -1.308 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.346      ;
; -1.186 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.224      ;
; -1.186 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.224      ;
; -1.186 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.224      ;
; -1.186 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.224      ;
; -1.186 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.224      ;
; -1.186 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.224      ;
; -1.186 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.224      ;
; -1.186 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.224      ;
; -1.054 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.092      ;
; -1.054 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.092      ;
; -1.054 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.092      ;
; -1.054 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.092      ;
; -1.054 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.092      ;
; -1.054 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.092      ;
; -1.054 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.092      ;
; -1.054 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 2.092      ;
; -0.345 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.383      ;
; -0.269 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.307      ;
; -0.183 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.222      ;
; -0.105 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.144      ;
; -0.104 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.143      ;
; -0.098 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.137      ;
; -0.097 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.136      ;
; -0.093 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.132      ;
; -0.049 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 1.088      ;
; -0.032 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.070      ;
; -0.017 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.055      ;
; -0.016 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.054      ;
; 0.097  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.941      ;
; 0.100  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.938      ;
; 0.102  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.936      ;
; 0.126  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.912      ;
; 0.126  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.912      ;
; 0.129  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.909      ;
; 0.130  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.908      ;
; 0.307  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.731      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'tck'                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.171 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 1.688      ; 1.803      ;
; -0.062 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 1.688      ; 1.912      ;
; -0.009 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 1.688      ; 1.965      ;
; 0.008  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 1.688      ; 1.982      ;
; 0.084  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 1.688      ; 2.058      ;
; 0.175  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 1.689      ; 2.150      ;
; 0.186  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 1.693      ; 2.165      ;
; 0.213  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 1.688      ; 2.187      ;
; 0.436  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 1.684      ; 2.406      ;
; 0.445  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; tck          ; tck         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; tck          ; tck         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 0.000        ; 0.000      ; 0.731      ;
; 0.563  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 1.689      ; 2.538      ;
; 0.570  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 1.693      ; 2.549      ;
; 0.653  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 0.000        ; 0.000      ; 0.939      ;
; 0.824  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 1.684      ; 2.794      ;
; 0.871  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 1.688      ; 2.845      ;
; 0.947  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 1.688      ; 2.921      ;
; 1.038  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 1.689      ; 3.013      ;
; 1.077  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 1.688      ; 3.051      ;
; 1.164  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 0.000        ; 0.006      ; 1.456      ;
; 1.284  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 0.000        ; 0.006      ; 1.576      ;
; 1.299  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 1.684      ; 3.269      ;
; 1.434  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 1.693      ; 3.413      ;
; 1.491  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 0.000        ; 0.006      ; 1.783      ;
; 1.507  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; tck          ; tck         ; 0.000        ; 0.000      ; 1.793      ;
; 1.507  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 0.000        ; 0.000      ; 1.793      ;
; 2.657  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.645      ; 4.415      ;
; 2.792  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.645      ; 4.550      ;
; 2.816  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.645      ; 4.574      ;
; 3.037  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.646      ; 4.796      ;
; 3.260  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.650      ; 5.023      ;
; 3.298  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.641      ; 5.052      ;
; 3.375  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.650      ; 5.138      ;
; 3.554  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[6]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.650      ; 5.317      ;
; 3.656  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.650      ; 5.419      ;
; 3.698  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.651      ; 5.462      ;
; 3.742  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.651      ; 5.506      ;
; 3.797  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.650      ; 5.560      ;
; 3.893  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.651      ; 5.657      ;
; 4.084  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 1.650      ; 5.847      ;
; 4.492  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 0.000        ; -0.043     ; 4.562      ;
; 4.979  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 0.000        ; -0.043     ; 5.049      ;
; 5.013  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 0.000        ; -0.043     ; 5.083      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock50m'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                     ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.183 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[4]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.434      ; 0.903      ;
; 0.184 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.434      ; 0.904      ;
; 0.185 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[0]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.434      ; 0.905      ;
; 0.187 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[5]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.434      ; 0.907      ;
; 0.189 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[3]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.434      ; 0.909      ;
; 0.189 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.434      ; 0.909      ;
; 0.210 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_RxD_Ready    ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.434      ; 0.930      ;
; 0.215 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_Ready       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.434      ; 0.935      ;
; 0.326 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[6]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.434      ; 1.046      ;
; 0.326 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[7]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.434      ; 1.046      ;
; 0.445 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[0]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[0]       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_WRn               ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_WRn       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.011             ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.011     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.101             ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.101     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start          ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start  ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.000             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.000     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.111             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.111     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|f_FLASH                ; debug_memory_interface:host_if|CMD_Decode:u5|f_FLASH        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start          ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start  ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.000            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.000    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.011            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.011    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.101            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.101    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|f_SDRAM                ; debug_memory_interface:host_if|CMD_Decode:u5|f_SDRAM        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start         ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|f_SRAM                 ; debug_memory_interface:host_if|CMD_Decode:u5|f_SRAM         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|f_SEG7                 ; debug_memory_interface:host_if|CMD_Decode:u5|f_SEG7         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|CMD_Decode:u5|f_LED                  ; debug_memory_interface:host_if|CMD_Decode:u5|f_LED          ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.731      ;
; 0.615 ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.100             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.101     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.901      ;
; 0.619 ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.001             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.010     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.905      ;
; 0.624 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[19]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[19]      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.011             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.100     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.101             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.110     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[19]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[11]  ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.110             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.111     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.110             ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start  ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[18]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[10]  ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.100            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.101    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.101             ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start  ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[8]             ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_DATA[0]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.011            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.100    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[0]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[8]     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.101            ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.916      ;
; 0.635 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[23]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[31]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.921      ;
; 0.636 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[5]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[13]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.922      ;
; 0.638 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[7]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[15]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.924      ;
; 0.638 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[2]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[10]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.924      ;
; 0.639 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[51]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[59]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.925      ;
; 0.640 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[3]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[11]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.926      ;
; 0.640 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[30]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_ADDR[6]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.926      ;
; 0.642 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[21]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[29]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.001             ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.010     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.929      ;
; 0.644 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[26]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[34]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.930      ;
; 0.677 ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.011             ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.100     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.963      ;
; 0.763 ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.010             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.011     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.049      ;
; 0.767 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[55]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[63]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.053      ;
; 0.769 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[25]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_ADDR[1]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.055      ;
; 0.771 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[38]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[46]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.057      ;
; 0.772 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[39]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[47]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.058      ;
; 0.774 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[32]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_ADDR[8]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.060      ;
; 0.775 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[29]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_ADDR[5]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.061      ;
; 0.777 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[15]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_DATA[7]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.063      ;
; 0.779 ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_RxD_Ready            ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_Ready       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.065      ;
; 0.780 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[20]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_DATA[12]   ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.066      ;
; 0.781 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[20]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[28]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.067      ;
; 0.791 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[1]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[9]     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.077      ;
; 0.852 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[29]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[37]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.001      ; 1.139      ;
; 0.856 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[17]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[9]   ; clock50m                                        ; clock50m    ; 0.000        ; -0.001     ; 1.141      ;
; 0.860 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[28]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[36]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.146      ;
; 0.865 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[26]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_ADDR[2]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.001      ; 1.152      ;
; 0.866 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[18]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_DATA[10]   ; clock50m                                        ; clock50m    ; 0.000        ; 0.001      ; 1.153      ;
; 0.868 ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_TxD_Done             ; debug_memory_interface:host_if|USB_JTAG:u1|oTxD_Done        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.154      ;
; 0.873 ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.000             ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.001     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.159      ;
; 0.903 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[42]            ; debug_memory_interface:host_if|CMD_Decode:u5|f_SETUP        ; clock50m                                        ; clock50m    ; 0.000        ; 0.001      ; 1.190      ;
; 0.903 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[42]            ; debug_memory_interface:host_if|CMD_Decode:u5|f_SEG7         ; clock50m                                        ; clock50m    ; 0.000        ; 0.001      ; 1.190      ;
; 0.915 ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.000            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.001    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.201      ;
; 0.915 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[48]            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.000    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.201      ;
; 0.937 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[58]            ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_CMD[2]     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.223      ;
; 0.939 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[60]            ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_CMD[0]     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.225      ;
; 0.954 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[20]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[12]  ; clock50m                                        ; clock50m    ; 0.000        ; -0.001     ; 1.239      ;
; 0.968 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[10]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[10]      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.254      ;
; 0.972 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[1]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[1]       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.258      ;
; 0.975 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[11]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[11]      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.261      ;
; 0.979 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[3]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[3]       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.265      ;
; 0.980 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[5]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[5]       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[8]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[8]       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[7]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[7]       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.267      ;
; 0.983 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[12]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[12]      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.269      ;
; 0.984 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[14]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[14]      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.270      ;
; 0.985 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[17]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[17]      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[9]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[9]       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.272      ;
; 0.998 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[19]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_DATA[11]   ; clock50m                                        ; clock50m    ; 0.000        ; 0.001      ; 1.285      ;
; 1.005 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[43]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[51]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.291      ;
; 1.005 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[24]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_ADDR[0]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.291      ;
; 1.006 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[18]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[18]      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.292      ;
; 1.007 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[49]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[57]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.293      ;
; 1.012 ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[47]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[55]    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.298      ;
; 1.017 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[0]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[1]       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.303      ;
; 1.019 ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.010            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.011    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.305      ;
; 1.021 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[2]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[2]       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.307      ;
; 1.022 ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[13]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[13]      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 1.308      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.445 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.731      ;
; 0.622 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.909      ;
; 0.626 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.912      ;
; 0.650 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.936      ;
; 0.652 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.938      ;
; 0.655 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.941      ;
; 0.768 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.054      ;
; 0.769 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.784 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.070      ;
; 0.801 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.088      ;
; 0.845 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.132      ;
; 0.849 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.136      ;
; 0.850 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.137      ;
; 0.856 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.143      ;
; 0.857 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.144      ;
; 0.935 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 1.222      ;
; 1.021 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.307      ;
; 1.097 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.383      ;
; 1.806 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.092      ;
; 1.806 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.092      ;
; 1.806 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.092      ;
; 1.806 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.092      ;
; 1.806 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.092      ;
; 1.806 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.092      ;
; 1.806 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.092      ;
; 1.806 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.092      ;
; 1.938 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.224      ;
; 1.938 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.224      ;
; 1.938 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.224      ;
; 1.938 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.224      ;
; 1.938 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.224      ;
; 1.938 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.224      ;
; 1.938 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.224      ;
; 1.938 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.224      ;
; 2.060 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.346      ;
; 2.060 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.346      ;
; 2.060 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.346      ;
; 2.060 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.346      ;
; 2.060 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.346      ;
; 2.060 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.346      ;
; 2.060 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.346      ;
; 2.060 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 2.346      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock50m'                                                                                                                                                                   ;
+--------+------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[6]     ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[14]    ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[38]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.965      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[46]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.965      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[5]     ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[13]    ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[45]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.965      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[39]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.965      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[47]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.965      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[43]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.965      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[2]     ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[10]    ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[42]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.965      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[1]     ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[9]     ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[41]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.965      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[44]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.965      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[40]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.965      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[9]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[12]  ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[13]  ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[14]  ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.920 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[15]  ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.000     ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_TxD_Done     ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 2.961      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|oTxD_Done        ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 2.961      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[22]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[30]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[54]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[62]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[21]    ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[29]    ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[37]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[53]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[61]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[23]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[31]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[55]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[63]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[27]    ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[35]    ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[51]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[59]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[26]    ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[34]    ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[50]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[58]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[56]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[17]    ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[33]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[49]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[57]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[12]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[20]    ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[28]    ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[36]    ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[52]    ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[60]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.010     ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.011     ; clock50m     ; clock50m    ; 1.000        ; -0.001     ; 2.956      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.100     ; clock50m     ; clock50m    ; 1.000        ; -0.001     ; 2.956      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.101     ; clock50m     ; clock50m    ; 1.000        ; -0.001     ; 2.956      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start  ; clock50m     ; clock50m    ; 1.000        ; -0.001     ; 2.956      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SETUP        ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR         ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 2.961      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL         ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 2.961      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR        ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 2.961      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[16]    ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 2.963      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[32]    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 2.964      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.000     ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 2.960      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.001     ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 2.960      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.010     ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 2.960      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.011     ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 2.960      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.100     ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 2.960      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.101     ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 2.960      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.110     ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 2.960      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.111     ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 2.960      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_FLASH        ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 2.960      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start  ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 2.960      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.000    ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.001    ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.010    ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.011    ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.100    ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.101    ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SDRAM        ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[48]    ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.001     ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SRAM         ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_Start      ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SEG7         ; clock50m     ; clock50m    ; 1.000        ; 0.008      ; 2.965      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[0]   ; clock50m     ; clock50m    ; 1.000        ; 0.002      ; 2.959      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[1]   ; clock50m     ; clock50m    ; 1.000        ; 0.002      ; 2.959      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[2]   ; clock50m     ; clock50m    ; 1.000        ; 0.002      ; 2.959      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[3]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 2.961      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[4]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 2.961      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[5]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 2.961      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[6]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 2.961      ;
; -1.919 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[7]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 2.961      ;
+--------+------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock50m'                                                                                                                                                                   ;
+-------+------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_RxD_Ready    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 2.961      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[7]     ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.962      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[15]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.962      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[3]     ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.962      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[11]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.962      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[19]    ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.959      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[18]    ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.959      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[25]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.962      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[4]     ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.962      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_WRn       ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.962      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[0]     ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.962      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[8]     ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.962      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[24]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.962      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_Ready       ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 2.961      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[10]  ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.959      ;
; 2.670 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[11]  ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.959      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.000     ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_TxD_Done     ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 2.961      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|oTxD_Done        ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 2.961      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[22]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[30]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[54]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[62]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[21]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.963      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[29]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.963      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[37]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[53]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[61]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[23]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[31]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[55]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[63]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[27]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.963      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[35]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.963      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[51]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[59]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[26]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.963      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[34]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.963      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[50]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[58]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[56]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[17]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.963      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[33]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[49]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[57]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[12]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[20]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.963      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[28]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.963      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[36]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.963      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[52]    ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[60]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.010     ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.011     ; clock50m     ; clock50m    ; 0.000        ; -0.001     ; 2.956      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.100     ; clock50m     ; clock50m    ; 0.000        ; -0.001     ; 2.956      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.101     ; clock50m     ; clock50m    ; 0.000        ; -0.001     ; 2.956      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start  ; clock50m     ; clock50m    ; 0.000        ; -0.001     ; 2.956      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SETUP        ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR         ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 2.961      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL         ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 2.961      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR        ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 2.961      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[16]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 2.963      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[32]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 2.964      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.000     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.960      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.001     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.960      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.010     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.960      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.011     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.960      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.100     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.960      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.101     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.960      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.110     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.960      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.111     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.960      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_FLASH        ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.960      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start  ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 2.960      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.000    ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.001    ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.010    ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.011    ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.100    ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.101    ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SDRAM        ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[48]    ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.001     ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SRAM         ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_Start      ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SEG7         ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[0]   ; clock50m     ; clock50m    ; 0.000        ; 0.002      ; 2.959      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[1]   ; clock50m     ; clock50m    ; 0.000        ; 0.002      ; 2.959      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[2]   ; clock50m     ; clock50m    ; 0.000        ; 0.002      ; 2.959      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[3]   ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 2.961      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[4]   ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 2.961      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[5]   ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 2.961      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[6]   ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 2.961      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[7]   ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 2.961      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[8]   ; clock50m     ; clock50m    ; 0.000        ; 0.002      ; 2.959      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_LED          ; clock50m     ; clock50m    ; 0.000        ; 0.008      ; 2.965      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[0]  ; clock50m     ; clock50m    ; 0.000        ; 0.002      ; 2.959      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[1]  ; clock50m     ; clock50m    ; 0.000        ; 0.002      ; 2.959      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[2]  ; clock50m     ; clock50m    ; 0.000        ; 0.002      ; 2.959      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[3]  ; clock50m     ; clock50m    ; 0.000        ; 0.002      ; 2.959      ;
; 2.671 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[4]  ; clock50m     ; clock50m    ; 0.000        ; 0.002      ; 2.959      ;
+-------+------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock50m'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_datain_reg1    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_datain_reg1    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_memory_reg1    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_memory_reg1    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_memory_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_memory_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'tck'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; tck   ; Rise       ; tck                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; host_if|u1|u1|oTxD_Done|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; host_if|u1|u1|oTxD_Done|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; host_if|u1|u1|rCont[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; host_if|u1|u1|rCont[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; host_if|u1|u1|rCont[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; host_if|u1|u1|rCont[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; host_if|u1|u1|rCont[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; host_if|u1|u1|rCont[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; tck|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; tck|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; tck~clkctrl|inclk[0]                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; tck~clkctrl|inclk[0]                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; tck~clkctrl|outclk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; tck~clkctrl|outclk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; tdo|outclk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; tdo|outclk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7]     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK|regout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK|regout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[0]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[0]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[1]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[1]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[2]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[2]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[3]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[3]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[4]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[4]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[5]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[5]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[6]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[6]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[7]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[7]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_Ready|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_Ready|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[0]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[0]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[1]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[1]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[2]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[2]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[1]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[1]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[2]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[2]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[3]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[3]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[4]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[4]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[5]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[5]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[6]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[6]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[7]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[7]|clk                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; tck       ; clock50m                                        ; 1.711 ; 1.711 ; Rise       ; clock50m                                        ;
; tcs       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 3.625 ; 3.625 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
; tdi       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 2.296 ; 2.296 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                   ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; tck       ; clock50m                                        ; -1.463 ; -1.463 ; Rise       ; clock50m                                        ;
; tcs       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -2.367 ; -2.367 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
; tdi       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -1.903 ; -1.903 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; hex0[*]   ; clock50m   ; 10.689 ; 10.689 ; Rise       ; clock50m        ;
;  hex0[0]  ; clock50m   ; 9.967  ; 9.967  ; Rise       ; clock50m        ;
;  hex0[1]  ; clock50m   ; 9.454  ; 9.454  ; Rise       ; clock50m        ;
;  hex0[2]  ; clock50m   ; 10.190 ; 10.190 ; Rise       ; clock50m        ;
;  hex0[3]  ; clock50m   ; 9.723  ; 9.723  ; Rise       ; clock50m        ;
;  hex0[4]  ; clock50m   ; 10.689 ; 10.689 ; Rise       ; clock50m        ;
;  hex0[5]  ; clock50m   ; 9.449  ; 9.449  ; Rise       ; clock50m        ;
;  hex0[6]  ; clock50m   ; 9.738  ; 9.738  ; Rise       ; clock50m        ;
; hex1[*]   ; clock50m   ; 10.993 ; 10.993 ; Rise       ; clock50m        ;
;  hex1[0]  ; clock50m   ; 10.892 ; 10.892 ; Rise       ; clock50m        ;
;  hex1[1]  ; clock50m   ; 10.946 ; 10.946 ; Rise       ; clock50m        ;
;  hex1[2]  ; clock50m   ; 10.400 ; 10.400 ; Rise       ; clock50m        ;
;  hex1[3]  ; clock50m   ; 9.685  ; 9.685  ; Rise       ; clock50m        ;
;  hex1[4]  ; clock50m   ; 9.807  ; 9.807  ; Rise       ; clock50m        ;
;  hex1[5]  ; clock50m   ; 10.134 ; 10.134 ; Rise       ; clock50m        ;
;  hex1[6]  ; clock50m   ; 10.993 ; 10.993 ; Rise       ; clock50m        ;
; hex2[*]   ; clock50m   ; 11.680 ; 11.680 ; Rise       ; clock50m        ;
;  hex2[0]  ; clock50m   ; 10.515 ; 10.515 ; Rise       ; clock50m        ;
;  hex2[1]  ; clock50m   ; 10.450 ; 10.450 ; Rise       ; clock50m        ;
;  hex2[2]  ; clock50m   ; 11.007 ; 11.007 ; Rise       ; clock50m        ;
;  hex2[3]  ; clock50m   ; 11.680 ; 11.680 ; Rise       ; clock50m        ;
;  hex2[4]  ; clock50m   ; 10.390 ; 10.390 ; Rise       ; clock50m        ;
;  hex2[5]  ; clock50m   ; 10.951 ; 10.951 ; Rise       ; clock50m        ;
;  hex2[6]  ; clock50m   ; 11.035 ; 11.035 ; Rise       ; clock50m        ;
; hex3[*]   ; clock50m   ; 11.190 ; 11.190 ; Rise       ; clock50m        ;
;  hex3[0]  ; clock50m   ; 9.900  ; 9.900  ; Rise       ; clock50m        ;
;  hex3[1]  ; clock50m   ; 10.065 ; 10.065 ; Rise       ; clock50m        ;
;  hex3[2]  ; clock50m   ; 11.190 ; 11.190 ; Rise       ; clock50m        ;
;  hex3[3]  ; clock50m   ; 9.656  ; 9.656  ; Rise       ; clock50m        ;
;  hex3[4]  ; clock50m   ; 10.594 ; 10.594 ; Rise       ; clock50m        ;
;  hex3[5]  ; clock50m   ; 10.394 ; 10.394 ; Rise       ; clock50m        ;
;  hex3[6]  ; clock50m   ; 9.909  ; 9.909  ; Rise       ; clock50m        ;
; ledg[*]   ; clock50m   ; 8.570  ; 8.570  ; Rise       ; clock50m        ;
;  ledg[0]  ; clock50m   ; 8.214  ; 8.214  ; Rise       ; clock50m        ;
;  ledg[1]  ; clock50m   ; 8.081  ; 8.081  ; Rise       ; clock50m        ;
;  ledg[2]  ; clock50m   ; 8.128  ; 8.128  ; Rise       ; clock50m        ;
;  ledg[3]  ; clock50m   ; 7.998  ; 7.998  ; Rise       ; clock50m        ;
;  ledg[4]  ; clock50m   ; 8.570  ; 8.570  ; Rise       ; clock50m        ;
;  ledg[5]  ; clock50m   ; 8.135  ; 8.135  ; Rise       ; clock50m        ;
;  ledg[6]  ; clock50m   ; 8.189  ; 8.189  ; Rise       ; clock50m        ;
;  ledg[7]  ; clock50m   ; 7.825  ; 7.825  ; Rise       ; clock50m        ;
; ledr[*]   ; clock50m   ; 8.320  ; 8.320  ; Rise       ; clock50m        ;
;  ledr[0]  ; clock50m   ; 7.427  ; 7.427  ; Rise       ; clock50m        ;
;  ledr[1]  ; clock50m   ; 7.711  ; 7.711  ; Rise       ; clock50m        ;
;  ledr[2]  ; clock50m   ; 8.231  ; 8.231  ; Rise       ; clock50m        ;
;  ledr[3]  ; clock50m   ; 8.162  ; 8.162  ; Rise       ; clock50m        ;
;  ledr[4]  ; clock50m   ; 8.320  ; 8.320  ; Rise       ; clock50m        ;
;  ledr[5]  ; clock50m   ; 8.158  ; 8.158  ; Rise       ; clock50m        ;
;  ledr[6]  ; clock50m   ; 8.180  ; 8.180  ; Rise       ; clock50m        ;
;  ledr[7]  ; clock50m   ; 8.297  ; 8.297  ; Rise       ; clock50m        ;
;  ledr[8]  ; clock50m   ; 8.053  ; 8.053  ; Rise       ; clock50m        ;
;  ledr[9]  ; clock50m   ; 8.077  ; 8.077  ; Rise       ; clock50m        ;
; tdo       ; tck        ; 7.373  ; 7.373  ; Rise       ; tck             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; hex0[*]   ; clock50m   ; 9.067  ; 9.067  ; Rise       ; clock50m        ;
;  hex0[0]  ; clock50m   ; 9.584  ; 9.584  ; Rise       ; clock50m        ;
;  hex0[1]  ; clock50m   ; 9.076  ; 9.076  ; Rise       ; clock50m        ;
;  hex0[2]  ; clock50m   ; 9.816  ; 9.816  ; Rise       ; clock50m        ;
;  hex0[3]  ; clock50m   ; 9.347  ; 9.347  ; Rise       ; clock50m        ;
;  hex0[4]  ; clock50m   ; 10.312 ; 10.312 ; Rise       ; clock50m        ;
;  hex0[5]  ; clock50m   ; 9.067  ; 9.067  ; Rise       ; clock50m        ;
;  hex0[6]  ; clock50m   ; 9.363  ; 9.363  ; Rise       ; clock50m        ;
; hex1[*]   ; clock50m   ; 9.292  ; 9.292  ; Rise       ; clock50m        ;
;  hex1[0]  ; clock50m   ; 10.498 ; 10.498 ; Rise       ; clock50m        ;
;  hex1[1]  ; clock50m   ; 10.559 ; 10.559 ; Rise       ; clock50m        ;
;  hex1[2]  ; clock50m   ; 10.011 ; 10.011 ; Rise       ; clock50m        ;
;  hex1[3]  ; clock50m   ; 9.292  ; 9.292  ; Rise       ; clock50m        ;
;  hex1[4]  ; clock50m   ; 9.401  ; 9.401  ; Rise       ; clock50m        ;
;  hex1[5]  ; clock50m   ; 9.758  ; 9.758  ; Rise       ; clock50m        ;
;  hex1[6]  ; clock50m   ; 10.587 ; 10.587 ; Rise       ; clock50m        ;
; hex2[*]   ; clock50m   ; 9.747  ; 9.747  ; Rise       ; clock50m        ;
;  hex2[0]  ; clock50m   ; 9.866  ; 9.866  ; Rise       ; clock50m        ;
;  hex2[1]  ; clock50m   ; 9.770  ; 9.770  ; Rise       ; clock50m        ;
;  hex2[2]  ; clock50m   ; 10.326 ; 10.326 ; Rise       ; clock50m        ;
;  hex2[3]  ; clock50m   ; 10.998 ; 10.998 ; Rise       ; clock50m        ;
;  hex2[4]  ; clock50m   ; 9.747  ; 9.747  ; Rise       ; clock50m        ;
;  hex2[5]  ; clock50m   ; 10.310 ; 10.310 ; Rise       ; clock50m        ;
;  hex2[6]  ; clock50m   ; 10.348 ; 10.348 ; Rise       ; clock50m        ;
; hex3[*]   ; clock50m   ; 9.089  ; 9.089  ; Rise       ; clock50m        ;
;  hex3[0]  ; clock50m   ; 9.317  ; 9.317  ; Rise       ; clock50m        ;
;  hex3[1]  ; clock50m   ; 9.485  ; 9.485  ; Rise       ; clock50m        ;
;  hex3[2]  ; clock50m   ; 10.612 ; 10.612 ; Rise       ; clock50m        ;
;  hex3[3]  ; clock50m   ; 9.089  ; 9.089  ; Rise       ; clock50m        ;
;  hex3[4]  ; clock50m   ; 9.986  ; 9.986  ; Rise       ; clock50m        ;
;  hex3[5]  ; clock50m   ; 9.793  ; 9.793  ; Rise       ; clock50m        ;
;  hex3[6]  ; clock50m   ; 9.301  ; 9.301  ; Rise       ; clock50m        ;
; ledg[*]   ; clock50m   ; 7.825  ; 7.825  ; Rise       ; clock50m        ;
;  ledg[0]  ; clock50m   ; 8.214  ; 8.214  ; Rise       ; clock50m        ;
;  ledg[1]  ; clock50m   ; 8.081  ; 8.081  ; Rise       ; clock50m        ;
;  ledg[2]  ; clock50m   ; 8.128  ; 8.128  ; Rise       ; clock50m        ;
;  ledg[3]  ; clock50m   ; 7.998  ; 7.998  ; Rise       ; clock50m        ;
;  ledg[4]  ; clock50m   ; 8.570  ; 8.570  ; Rise       ; clock50m        ;
;  ledg[5]  ; clock50m   ; 8.135  ; 8.135  ; Rise       ; clock50m        ;
;  ledg[6]  ; clock50m   ; 8.189  ; 8.189  ; Rise       ; clock50m        ;
;  ledg[7]  ; clock50m   ; 7.825  ; 7.825  ; Rise       ; clock50m        ;
; ledr[*]   ; clock50m   ; 7.427  ; 7.427  ; Rise       ; clock50m        ;
;  ledr[0]  ; clock50m   ; 7.427  ; 7.427  ; Rise       ; clock50m        ;
;  ledr[1]  ; clock50m   ; 7.711  ; 7.711  ; Rise       ; clock50m        ;
;  ledr[2]  ; clock50m   ; 8.231  ; 8.231  ; Rise       ; clock50m        ;
;  ledr[3]  ; clock50m   ; 8.162  ; 8.162  ; Rise       ; clock50m        ;
;  ledr[4]  ; clock50m   ; 8.320  ; 8.320  ; Rise       ; clock50m        ;
;  ledr[5]  ; clock50m   ; 8.158  ; 8.158  ; Rise       ; clock50m        ;
;  ledr[6]  ; clock50m   ; 8.180  ; 8.180  ; Rise       ; clock50m        ;
;  ledr[7]  ; clock50m   ; 8.297  ; 8.297  ; Rise       ; clock50m        ;
;  ledr[8]  ; clock50m   ; 8.053  ; 8.053  ; Rise       ; clock50m        ;
;  ledr[9]  ; clock50m   ; 8.077  ; 8.077  ; Rise       ; clock50m        ;
; tdo       ; tck        ; 7.373  ; 7.373  ; Rise       ; tck             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Fast Model Setup Summary                                                 ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock50m                                        ; -2.185 ; -363.042      ;
; tck                                             ; -1.242 ; -1.242        ;
; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -0.001 ; -0.008        ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast Model Hold Summary                                                  ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; tck                                             ; -0.192 ; -0.336        ;
; clock50m                                        ; -0.059 ; -0.422        ;
; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.215  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; clock50m ; -0.734 ; -99.744       ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; clock50m ; 1.613 ; 0.000         ;
+----------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clock50m                                        ; -2.000 ; -4046.380     ;
; tck                                             ; -1.222 ; -6.222        ;
; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -0.500 ; -19.000       ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock50m'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_we_reg         ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg0   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg1   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg2   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg3   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg4   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg5   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg6   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg7   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg8   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg9   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg10  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.185 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a4~portb_address_reg11  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.076     ; 3.141      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_we_reg         ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg0   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg1   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg2   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg3   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg4   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg5   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg6   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg7   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg8   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg9   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg10  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.180 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a9~portb_address_reg11  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1] ; clock50m     ; clock50m    ; 1.000        ; -0.066     ; 3.146      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_we_reg        ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg0  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg1  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg2  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg3  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg4  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg5  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg6  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg7  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg8  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg9  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg10 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.170 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg11 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.070     ; 3.132      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_we_reg        ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg0  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg1  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg2  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg3  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg4  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg5  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg6  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg7  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg8  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg9  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg10 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.160 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a15~portb_address_reg11 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7] ; clock50m     ; clock50m    ; 1.000        ; -0.073     ; 3.119      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_we_reg         ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg0   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg1   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg2   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg3   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg4   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg5   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg6   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg7   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg8   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg9   ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg10  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.138 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a5~portb_address_reg11  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5] ; clock50m     ; clock50m    ; 1.000        ; -0.069     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_we_reg        ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg0  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg1  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg2  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg3  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg4  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg5  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg6  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg7  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg8  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg9  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg10 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.137 ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a11~portb_address_reg11 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3] ; clock50m     ; clock50m    ; 1.000        ; -0.068     ; 3.101      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_we_reg           ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg0     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg1     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg2     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg3     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg4     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg5     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg6     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg7     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg8     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg9     ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg10    ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.136 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a12~portb_address_reg11    ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4] ; clock50m     ; clock50m    ; 1.000        ; -0.075     ; 3.093      ;
; -2.130 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_we_reg            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.071     ; 3.091      ;
; -2.130 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg0      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.071     ; 3.091      ;
; -2.130 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg1      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.071     ; 3.091      ;
; -2.130 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg2      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.071     ; 3.091      ;
; -2.130 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg3      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.071     ; 3.091      ;
; -2.130 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg4      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.071     ; 3.091      ;
; -2.130 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg5      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.071     ; 3.091      ;
; -2.130 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg6      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.071     ; 3.091      ;
; -2.130 ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a2~portb_address_reg7      ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2] ; clock50m     ; clock50m    ; 1.000        ; -0.071     ; 3.091      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'tck'                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.242 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 1.000        ; -0.055     ; 2.149      ;
; -1.145 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 1.000        ; -0.055     ; 2.052      ;
; -1.142 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 1.000        ; -0.055     ; 2.049      ;
; -0.640 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.731      ; 2.333      ;
; -0.588 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.725      ; 2.275      ;
; -0.574 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.732      ; 2.268      ;
; -0.542 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.731      ; 2.235      ;
; -0.515 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.732      ; 2.209      ;
; -0.507 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.732      ; 2.201      ;
; -0.490 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.731      ; 2.183      ;
; -0.462 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[6]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.731      ; 2.155      ;
; -0.413 ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.722      ; 2.097      ;
; -0.407 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.731      ; 2.100      ;
; -0.354 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.725      ; 2.041      ;
; -0.353 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.731      ; 2.046      ;
; -0.302 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.725      ; 1.989      ;
; -0.283 ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 1.000        ; 0.726      ; 1.971      ;
; 0.317  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 1.000        ; 0.006      ; 0.721      ;
; 0.323  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 1.000        ; 0.000      ; 0.709      ;
; 0.325  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; tck          ; tck         ; 1.000        ; 0.000      ; 0.707      ;
; 0.378  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 1.000        ; 0.006      ; 0.660      ;
; 0.441  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 1.000        ; 0.006      ; 0.597      ;
; 0.539  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 0.786      ; 1.279      ;
; 0.543  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 0.777      ; 1.266      ;
; 0.581  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 0.780      ; 1.231      ;
; 0.592  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 0.780      ; 1.220      ;
; 0.624  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 1.000        ; 0.000      ; 0.408      ;
; 0.644  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 0.780      ; 1.168      ;
; 0.665  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; tck          ; tck         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; tck          ; tck         ; 1.000        ; 0.000      ; 0.367      ;
; 0.673  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 1.000        ; 0.781      ; 1.140      ;
; 0.716  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 0.777      ; 1.093      ;
; 0.839  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 0.786      ; 0.979      ;
; 0.845  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 0.777      ; 0.964      ;
; 0.846  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 0.781      ; 0.967      ;
; 0.881  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 0.780      ; 0.931      ;
; 0.887  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 0.780      ; 0.925      ;
; 0.892  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 0.780      ; 0.920      ;
; 0.895  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 0.780      ; 0.917      ;
; 0.944  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 0.780      ; 0.868      ;
; 0.967  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 0.786      ; 0.851      ;
; 0.975  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 1.000        ; 0.781      ; 0.838      ;
; 1.072  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 1.000        ; 0.780      ; 0.740      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.001 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 1.033      ;
; 0.063  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.969      ;
; 0.063  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.969      ;
; 0.063  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.969      ;
; 0.063  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.969      ;
; 0.063  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.969      ;
; 0.063  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.969      ;
; 0.063  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.969      ;
; 0.063  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.969      ;
; 0.109  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.923      ;
; 0.109  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.923      ;
; 0.432  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.600      ;
; 0.487  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 0.546      ;
; 0.501  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.531      ;
; 0.554  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.478      ;
; 0.555  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.477      ;
; 0.558  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 0.475      ;
; 0.558  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 0.475      ;
; 0.560  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 0.473      ;
; 0.560  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 0.473      ;
; 0.561  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 0.472      ;
; 0.566  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.001      ; 0.467      ;
; 0.578  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.454      ;
; 0.621  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.411      ;
; 0.624  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.408      ;
; 0.624  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.408      ;
; 0.638  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.394      ;
; 0.638  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.394      ;
; 0.639  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.393      ;
; 0.640  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.392      ;
; 0.665  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.000        ; 0.000      ; 0.367      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'tck'                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.192 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 0.780      ; 0.740      ;
; -0.144 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 0.780      ; 0.788      ;
; -0.140 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 0.780      ; 0.792      ;
; -0.136 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 0.780      ; 0.796      ;
; -0.129 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 0.780      ; 0.803      ;
; -0.095 ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 0.781      ; 0.838      ;
; -0.087 ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 0.786      ; 0.851      ;
; -0.064 ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 0.780      ; 0.868      ;
; 0.034  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 0.781      ; 0.967      ;
; 0.035  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 0.777      ; 0.964      ;
; 0.041  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; clock50m     ; tck         ; 0.000        ; 0.786      ; 0.979      ;
; 0.158  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 0.780      ; 1.090      ;
; 0.164  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; clock50m     ; tck         ; 0.000        ; 0.777      ; 1.093      ;
; 0.166  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 0.780      ; 1.098      ;
; 0.207  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 0.781      ; 1.140      ;
; 0.215  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ; tck          ; tck         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; tck          ; tck         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 0.780      ; 1.168      ;
; 0.256  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 0.000        ; 0.000      ; 0.408      ;
; 0.337  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 0.777      ; 1.266      ;
; 0.341  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; clock50m     ; tck         ; 0.000        ; 0.786      ; 1.279      ;
; 0.439  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 0.000        ; 0.006      ; 0.597      ;
; 0.502  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 0.000        ; 0.006      ; 0.660      ;
; 0.555  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ; tck          ; tck         ; 0.000        ; 0.000      ; 0.707      ;
; 0.557  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ; tck          ; tck         ; 0.000        ; 0.000      ; 0.709      ;
; 0.563  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ; tck          ; tck         ; 0.000        ; 0.006      ; 0.721      ;
; 1.080  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.725      ; 1.868      ;
; 1.124  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL               ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.725      ; 1.912      ;
; 1.134  ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR              ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.725      ; 1.922      ;
; 1.182  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.726      ; 1.971      ;
; 1.252  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[7]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.731      ; 2.046      ;
; 1.306  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start        ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.731      ; 2.100      ;
; 1.312  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.722      ; 2.097      ;
; 1.361  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[6]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.731      ; 2.155      ;
; 1.389  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[3]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.731      ; 2.183      ;
; 1.406  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[5]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.732      ; 2.201      ;
; 1.414  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[4]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.732      ; 2.209      ;
; 1.441  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[2]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.731      ; 2.235      ;
; 1.473  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[1]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.732      ; 2.268      ;
; 1.539  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_DATA[0]      ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; clock50m     ; tck         ; 0.000        ; 0.731      ; 2.333      ;
; 1.880  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 0.000        ; -0.055     ; 1.888      ;
; 2.041  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 0.000        ; -0.055     ; 2.049      ;
; 2.059  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ; tck          ; tck         ; 0.000        ; -0.055     ; 2.067      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock50m'                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                       ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -0.059 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[4]                                                                       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.297      ; 0.390      ;
; -0.057 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[1]                                                                       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.297      ; 0.392      ;
; -0.056 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[5]                                                                       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.297      ; 0.393      ;
; -0.056 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[0]                                                                       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.297      ; 0.393      ;
; -0.055 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[3]                                                                       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.297      ; 0.394      ;
; -0.055 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[2]                                                                       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.297      ; 0.394      ;
; -0.044 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_RxD_Ready                                                                      ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.297      ; 0.405      ;
; -0.040 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_Ready                                                                         ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.297      ; 0.409      ;
; 0.025  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[6]                                                                       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.297      ; 0.474      ;
; 0.025  ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_DATA[7]                                                                       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m    ; 0.000        ; 0.297      ; 0.474      ;
; 0.215  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[0]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[0]                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_WRn               ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_WRn                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.011             ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.011                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.101             ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.101                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start          ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start                                                                    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.000             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.000                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.111             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.111                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|f_FLASH                ; debug_memory_interface:host_if|CMD_Decode:u5|f_FLASH                                                                          ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start          ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start                                                                    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.000            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.000                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.011            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.011                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.101            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.101                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|f_SDRAM                ; debug_memory_interface:host_if|CMD_Decode:u5|f_SDRAM                                                                          ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start         ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start                                                                   ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|f_SRAM                 ; debug_memory_interface:host_if|CMD_Decode:u5|f_SRAM                                                                           ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|f_SEG7                 ; debug_memory_interface:host_if|CMD_Decode:u5|f_SEG7                                                                           ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; debug_memory_interface:host_if|CMD_Decode:u5|f_LED                  ; debug_memory_interface:host_if|CMD_Decode:u5|f_LED                                                                            ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.100             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.101                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.390      ;
; 0.241  ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.001             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.010                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[19]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[11]                                                                    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[19]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[19]                                                                        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[18]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[10]                                                                    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.101             ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start                                                                    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.101             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.110                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[8]             ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_DATA[0]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.110             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.111                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.110             ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start                                                                    ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.011             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.100                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.100            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.101                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.011            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.100                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.397      ;
; 0.247  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[23]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[31]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[0]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[8]                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.101            ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start                                                                   ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[2]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[10]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.400      ;
; 0.250  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[30]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_ADDR[6]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[5]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[13]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[21]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[29]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[7]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[15]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[3]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[11]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[51]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[59]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[26]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[34]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.001             ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.010                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.404      ;
; 0.272  ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.011             ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.100                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.424      ;
; 0.296  ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_RxD_Ready            ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_Ready                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.448      ;
; 0.321  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[29]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[37]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.473      ;
; 0.323  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[17]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[9]                                                                     ; clock50m                                        ; clock50m    ; 0.000        ; -0.001     ; 0.474      ;
; 0.324  ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.010             ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.011                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.476      ;
; 0.325  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[25]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_ADDR[1]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[28]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[36]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[55]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[63]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[26]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_ADDR[2]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.480      ;
; 0.329  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[32]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_ADDR[8]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[18]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_DATA[10]                                                                     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.481      ;
; 0.330  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[39]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[47]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.482      ;
; 0.331  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[38]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[46]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[29]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_ADDR[5]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[15]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_DATA[7]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.483      ;
; 0.332  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[20]            ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_DATA[12]                                                                     ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.484      ;
; 0.333  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[20]            ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[28]                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.485      ;
; 0.333  ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.000             ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.001                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.485      ;
; 0.339  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[1]             ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[9]                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.491      ;
; 0.348  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[42]            ; debug_memory_interface:host_if|CMD_Decode:u5|f_SETUP                                                                          ; clock50m                                        ; clock50m    ; 0.000        ; 0.001      ; 0.501      ;
; 0.348  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[42]            ; debug_memory_interface:host_if|CMD_Decode:u5|f_SEG7                                                                           ; clock50m                                        ; clock50m    ; 0.000        ; 0.001      ; 0.501      ;
; 0.355  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[10]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[10]                                                                        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_TxD_Done             ; debug_memory_interface:host_if|USB_JTAG:u1|oTxD_Done                                                                          ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.507      ;
; 0.359  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[11]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[11]                                                                        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.511      ;
; 0.363  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[1]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[1]                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[3]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[3]                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[5]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[5]                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[7]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[7]                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[8]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[8]                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[9]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[9]                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[12]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[12]                                                                        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[17]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[17]                                                                        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.000            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.001                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[14]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[14]                                                                        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[18]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[18]                                                                        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.521      ;
; 0.374  ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.010            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.011                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[0]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[1]                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.526      ;
; 0.377  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[13]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[13]                                                                        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[2]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[2]                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[15]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[15]                                                                        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[4]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[4]                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[6]               ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[6]                                                                         ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[16]              ; debug_memory_interface:host_if|Reset_Delay:d0|Cont[16]                                                                        ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[48]            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.000                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_DATA[1]            ; dual_port_ram_8k:program_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a1~portb_datain_reg0 ; clock50m                                        ; clock50m    ; 0.000        ; 0.068      ; 0.588      ;
; 0.384  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[58]            ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_CMD[2]                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.536      ;
; 0.385  ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.001            ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.010                                                                      ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.537      ;
; 0.391  ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[60]            ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_CMD[0]                                                                       ; clock50m                                        ; clock50m    ; 0.000        ; 0.000      ; 0.543      ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.215 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.394      ;
; 0.256 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.408      ;
; 0.259 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.411      ;
; 0.302 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.454      ;
; 0.314 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 0.467      ;
; 0.319 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 0.472      ;
; 0.320 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 0.473      ;
; 0.322 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 0.475      ;
; 0.322 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 0.475      ;
; 0.325 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.478      ;
; 0.379 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.531      ;
; 0.393 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.001      ; 0.546      ;
; 0.448 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.600      ;
; 0.771 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.923      ;
; 0.817 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.969      ;
; 0.817 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.969      ;
; 0.817 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.969      ;
; 0.817 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.969      ;
; 0.817 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.969      ;
; 0.817 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.969      ;
; 0.817 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.969      ;
; 0.817 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 0.969      ;
; 0.881 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.033      ;
; 0.881 ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2] ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 0.000        ; 0.000      ; 1.033      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock50m'                                                                                                                                                                  ;
+--------+------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[6]    ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[14]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[22]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.771      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[30]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.771      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[38]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.772      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[46]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.772      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[54]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.771      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[5]    ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[13]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[37]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.771      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[45]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.772      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[7]    ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[15]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[23]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.771      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[31]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.771      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[39]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.772      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[47]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.772      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[3]    ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[11]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[43]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.772      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[2]    ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[10]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[42]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.772      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[50]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.771      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[1]    ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[9]    ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[25]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[33]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.771      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[41]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.772      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[49]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.771      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[4]    ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[44]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.772      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[0]    ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[8]    ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[24]   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[32]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.771      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[40]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.772      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[0]  ; clock50m     ; clock50m    ; 1.000        ; 0.001      ; 1.767      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[1]  ; clock50m     ; clock50m    ; 1.000        ; 0.001      ; 1.767      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[2]  ; clock50m     ; clock50m    ; 1.000        ; 0.001      ; 1.767      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[8]  ; clock50m     ; clock50m    ; 1.000        ; 0.001      ; 1.767      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[9]  ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[12] ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[13] ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[14] ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[15] ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.770      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[7] ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.773      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_RED[0]   ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.773      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_RED[1]   ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.773      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_RED[2]   ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.773      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_RED[3]   ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.773      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_RED[4]   ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.773      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_RED[5]   ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.773      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_RED[6]   ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.773      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_RED[7]   ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.773      ;
; -0.734 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_RED[9]   ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.773      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.000    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.772      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_RxD_Ready   ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.769      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_TxD_Done    ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 1.768      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|oTxD_Done       ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 1.768      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[62]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[21]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[29]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[53]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[61]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[55]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[63]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[19]   ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 1.768      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[27]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[35]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[51]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[59]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[18]   ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 1.768      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[26]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[34]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[58]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[56]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[17]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[57]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[12]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[20]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[28]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[36]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[52]   ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.772      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[60]   ; clock50m     ; clock50m    ; 1.000        ; 0.006      ; 1.771      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_WRn      ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.010    ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.772      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.011    ; clock50m     ; clock50m    ; 1.000        ; -0.002     ; 1.763      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.100    ; clock50m     ; clock50m    ; 1.000        ; -0.002     ; 1.763      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.101    ; clock50m     ; clock50m    ; 1.000        ; -0.002     ; 1.763      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start ; clock50m     ; clock50m    ; 1.000        ; -0.002     ; 1.763      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SETUP       ; clock50m     ; clock50m    ; 1.000        ; 0.007      ; 1.772      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR        ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.769      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL        ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.769      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR       ; clock50m     ; clock50m    ; 1.000        ; 0.004      ; 1.769      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[16]   ; clock50m     ; clock50m    ; 1.000        ; 0.005      ; 1.770      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.000    ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 1.768      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.001    ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 1.768      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.010    ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 1.768      ;
; -0.733 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.011    ; clock50m     ; clock50m    ; 1.000        ; 0.003      ; 1.768      ;
+--------+------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock50m'                                                                                                                                                                   ;
+-------+------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.000     ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_RxD_Ready    ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.769      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|Pre_TxD_Done     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|oTxD_Done        ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[62]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[21]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[29]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[53]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[61]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[55]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[63]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[19]    ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[27]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[35]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[51]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[59]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[18]    ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[26]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[34]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[58]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[56]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[17]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[57]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[12]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[20]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[28]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[36]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[52]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[60]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.771      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_WRn       ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.010     ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.011     ; clock50m     ; clock50m    ; 0.000        ; -0.002     ; 1.763      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.100     ; clock50m     ; clock50m    ; 0.000        ; -0.002     ; 1.763      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.101     ; clock50m     ; clock50m    ; 0.000        ; -0.002     ; 1.763      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSR_TXD_Start  ; clock50m     ; clock50m    ; 0.000        ; -0.002     ; 1.763      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SETUP        ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SR         ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.769      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_FL         ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.769      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|sel_SDR        ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.769      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[16]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.770      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.000     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.001     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.010     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.011     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.100     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.101     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.110     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mFL_ST.111     ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_FLASH        ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oFL_TXD_Start  ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.000    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.001    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.010    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.011    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.100    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSDR_ST.101    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SDRAM        ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSDR_TXD_Start ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|USB_JTAG:u1|oRxD_Ready       ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.769      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[48]    ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_ST.001     ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SRAM         ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|mSR_Start      ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_SEG7         ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[3]   ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[4]   ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.769      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[5]   ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.769      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[6]   ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.769      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[7]   ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.769      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[10]  ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oSEG7_DIG[11]  ; clock50m     ; clock50m    ; 0.000        ; 0.003      ; 1.768      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|f_LED          ; clock50m     ; clock50m    ; 0.000        ; 0.007      ; 1.772      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[0]  ; clock50m     ; clock50m    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[1]  ; clock50m     ; clock50m    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[2]  ; clock50m     ; clock50m    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[3]  ; clock50m     ; clock50m    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[4]  ; clock50m     ; clock50m    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[5]  ; clock50m     ; clock50m    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_GREEN[6]  ; clock50m     ; clock50m    ; 0.000        ; 0.000      ; 1.765      ;
; 1.613 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|oLED_RED[8]    ; clock50m     ; clock50m    ; 0.000        ; 0.000      ; 1.765      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[6]     ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.770      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[14]    ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.770      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[22]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.771      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[30]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.771      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[38]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.772      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[46]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.772      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[54]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.771      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[5]     ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.770      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[13]    ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.770      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[37]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.771      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[45]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.772      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[7]     ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.770      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[15]    ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.770      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[23]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.771      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[31]    ; clock50m     ; clock50m    ; 0.000        ; 0.005      ; 1.771      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[39]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.772      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[47]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.772      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[3]     ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.770      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[11]    ; clock50m     ; clock50m    ; 0.000        ; 0.004      ; 1.770      ;
; 1.614 ; debug_memory_interface:host_if|Reset_Delay:d0|oRESET ; debug_memory_interface:host_if|CMD_Decode:u5|CMD_Tmp[43]    ; clock50m     ; clock50m    ; 0.000        ; 0.006      ; 1.772      ;
+-------+------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock50m'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_datain_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_datain_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_memory_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~porta_memory_reg1    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a0~portb_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_memory_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~porta_memory_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock50m ; Rise       ; dual_port_ram_8k:data_memory|altsyncram:altsyncram_component|altsyncram_6n62:auto_generated|ram_block1a10~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'tck'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; tck   ; Rise       ; tck                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|TDO       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; tck   ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_TRANS:u1|rCont[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; host_if|u1|u1|oTxD_Done|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; host_if|u1|u1|oTxD_Done|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; host_if|u1|u1|rCont[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; host_if|u1|u1|rCont[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; host_if|u1|u1|rCont[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; host_if|u1|u1|rCont[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; host_if|u1|u1|rCont[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; host_if|u1|u1|rCont[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; tck|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; tck|combout                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; tck~clkctrl|inclk[0]                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; tck~clkctrl|inclk[0]                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; tck~clkctrl|outclk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; tck~clkctrl|outclk                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; tck   ; Rise       ; tdo|outclk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; tck   ; Rise       ; tdo|outclk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'debug_memory_interface:host_if|USB_JTAG:u1|mTCK'                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rCont[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|JTAG_REC:u0|rDATA[7]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK|regout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK|regout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|mTCK~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[0]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[0]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[1]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[1]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[2]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[2]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[3]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[3]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[4]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[4]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[5]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[5]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[6]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[6]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[7]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_DATA[7]|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_Ready|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|oRxD_Ready|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[0]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[0]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[1]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[1]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[2]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rCont[2]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[1]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[1]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[2]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[2]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[3]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[3]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[4]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[4]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[5]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[5]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[6]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[6]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[7]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; Rise       ; host_if|u1|u0|rDATA[7]|clk                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; tck       ; clock50m                                        ; 0.696 ; 0.696 ; Rise       ; clock50m                                        ;
; tcs       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.659 ; 1.659 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
; tdi       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 1.078 ; 1.078 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                   ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; tck       ; clock50m                                        ; -0.576 ; -0.576 ; Rise       ; clock50m                                        ;
; tcs       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -1.150 ; -1.150 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
; tdi       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -0.873 ; -0.873 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex0[*]   ; clock50m   ; 5.187 ; 5.187 ; Rise       ; clock50m        ;
;  hex0[0]  ; clock50m   ; 4.896 ; 4.896 ; Rise       ; clock50m        ;
;  hex0[1]  ; clock50m   ; 4.733 ; 4.733 ; Rise       ; clock50m        ;
;  hex0[2]  ; clock50m   ; 4.981 ; 4.981 ; Rise       ; clock50m        ;
;  hex0[3]  ; clock50m   ; 4.829 ; 4.829 ; Rise       ; clock50m        ;
;  hex0[4]  ; clock50m   ; 5.187 ; 5.187 ; Rise       ; clock50m        ;
;  hex0[5]  ; clock50m   ; 4.743 ; 4.743 ; Rise       ; clock50m        ;
;  hex0[6]  ; clock50m   ; 4.846 ; 4.846 ; Rise       ; clock50m        ;
; hex1[*]   ; clock50m   ; 5.331 ; 5.331 ; Rise       ; clock50m        ;
;  hex1[0]  ; clock50m   ; 5.331 ; 5.331 ; Rise       ; clock50m        ;
;  hex1[1]  ; clock50m   ; 5.242 ; 5.242 ; Rise       ; clock50m        ;
;  hex1[2]  ; clock50m   ; 5.095 ; 5.095 ; Rise       ; clock50m        ;
;  hex1[3]  ; clock50m   ; 4.843 ; 4.843 ; Rise       ; clock50m        ;
;  hex1[4]  ; clock50m   ; 4.911 ; 4.911 ; Rise       ; clock50m        ;
;  hex1[5]  ; clock50m   ; 5.032 ; 5.032 ; Rise       ; clock50m        ;
;  hex1[6]  ; clock50m   ; 5.293 ; 5.293 ; Rise       ; clock50m        ;
; hex2[*]   ; clock50m   ; 5.698 ; 5.698 ; Rise       ; clock50m        ;
;  hex2[0]  ; clock50m   ; 5.156 ; 5.156 ; Rise       ; clock50m        ;
;  hex2[1]  ; clock50m   ; 5.101 ; 5.101 ; Rise       ; clock50m        ;
;  hex2[2]  ; clock50m   ; 5.296 ; 5.296 ; Rise       ; clock50m        ;
;  hex2[3]  ; clock50m   ; 5.698 ; 5.698 ; Rise       ; clock50m        ;
;  hex2[4]  ; clock50m   ; 5.145 ; 5.145 ; Rise       ; clock50m        ;
;  hex2[5]  ; clock50m   ; 5.310 ; 5.310 ; Rise       ; clock50m        ;
;  hex2[6]  ; clock50m   ; 5.338 ; 5.338 ; Rise       ; clock50m        ;
; hex3[*]   ; clock50m   ; 5.437 ; 5.437 ; Rise       ; clock50m        ;
;  hex3[0]  ; clock50m   ; 4.932 ; 4.932 ; Rise       ; clock50m        ;
;  hex3[1]  ; clock50m   ; 5.064 ; 5.064 ; Rise       ; clock50m        ;
;  hex3[2]  ; clock50m   ; 5.437 ; 5.437 ; Rise       ; clock50m        ;
;  hex3[3]  ; clock50m   ; 4.786 ; 4.786 ; Rise       ; clock50m        ;
;  hex3[4]  ; clock50m   ; 5.252 ; 5.252 ; Rise       ; clock50m        ;
;  hex3[5]  ; clock50m   ; 5.096 ; 5.096 ; Rise       ; clock50m        ;
;  hex3[6]  ; clock50m   ; 4.931 ; 4.931 ; Rise       ; clock50m        ;
; ledg[*]   ; clock50m   ; 4.420 ; 4.420 ; Rise       ; clock50m        ;
;  ledg[0]  ; clock50m   ; 4.281 ; 4.281 ; Rise       ; clock50m        ;
;  ledg[1]  ; clock50m   ; 4.198 ; 4.198 ; Rise       ; clock50m        ;
;  ledg[2]  ; clock50m   ; 4.229 ; 4.229 ; Rise       ; clock50m        ;
;  ledg[3]  ; clock50m   ; 4.188 ; 4.188 ; Rise       ; clock50m        ;
;  ledg[4]  ; clock50m   ; 4.420 ; 4.420 ; Rise       ; clock50m        ;
;  ledg[5]  ; clock50m   ; 4.271 ; 4.271 ; Rise       ; clock50m        ;
;  ledg[6]  ; clock50m   ; 4.274 ; 4.274 ; Rise       ; clock50m        ;
;  ledg[7]  ; clock50m   ; 4.121 ; 4.121 ; Rise       ; clock50m        ;
; ledr[*]   ; clock50m   ; 4.355 ; 4.355 ; Rise       ; clock50m        ;
;  ledr[0]  ; clock50m   ; 3.934 ; 3.934 ; Rise       ; clock50m        ;
;  ledr[1]  ; clock50m   ; 4.075 ; 4.075 ; Rise       ; clock50m        ;
;  ledr[2]  ; clock50m   ; 4.282 ; 4.282 ; Rise       ; clock50m        ;
;  ledr[3]  ; clock50m   ; 4.248 ; 4.248 ; Rise       ; clock50m        ;
;  ledr[4]  ; clock50m   ; 4.355 ; 4.355 ; Rise       ; clock50m        ;
;  ledr[5]  ; clock50m   ; 4.239 ; 4.239 ; Rise       ; clock50m        ;
;  ledr[6]  ; clock50m   ; 4.253 ; 4.253 ; Rise       ; clock50m        ;
;  ledr[7]  ; clock50m   ; 4.340 ; 4.340 ; Rise       ; clock50m        ;
;  ledr[8]  ; clock50m   ; 4.167 ; 4.167 ; Rise       ; clock50m        ;
;  ledr[9]  ; clock50m   ; 4.174 ; 4.174 ; Rise       ; clock50m        ;
; tdo       ; tck        ; 3.960 ; 3.960 ; Rise       ; tck             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex0[*]   ; clock50m   ; 4.603 ; 4.603 ; Rise       ; clock50m        ;
;  hex0[0]  ; clock50m   ; 4.763 ; 4.763 ; Rise       ; clock50m        ;
;  hex0[1]  ; clock50m   ; 4.603 ; 4.603 ; Rise       ; clock50m        ;
;  hex0[2]  ; clock50m   ; 4.852 ; 4.852 ; Rise       ; clock50m        ;
;  hex0[3]  ; clock50m   ; 4.704 ; 4.704 ; Rise       ; clock50m        ;
;  hex0[4]  ; clock50m   ; 5.056 ; 5.056 ; Rise       ; clock50m        ;
;  hex0[5]  ; clock50m   ; 4.610 ; 4.610 ; Rise       ; clock50m        ;
;  hex0[6]  ; clock50m   ; 4.720 ; 4.720 ; Rise       ; clock50m        ;
; hex1[*]   ; clock50m   ; 4.709 ; 4.709 ; Rise       ; clock50m        ;
;  hex1[0]  ; clock50m   ; 5.197 ; 5.197 ; Rise       ; clock50m        ;
;  hex1[1]  ; clock50m   ; 5.116 ; 5.116 ; Rise       ; clock50m        ;
;  hex1[2]  ; clock50m   ; 4.962 ; 4.962 ; Rise       ; clock50m        ;
;  hex1[3]  ; clock50m   ; 4.709 ; 4.709 ; Rise       ; clock50m        ;
;  hex1[4]  ; clock50m   ; 4.768 ; 4.768 ; Rise       ; clock50m        ;
;  hex1[5]  ; clock50m   ; 4.890 ; 4.890 ; Rise       ; clock50m        ;
;  hex1[6]  ; clock50m   ; 5.151 ; 5.151 ; Rise       ; clock50m        ;
; hex2[*]   ; clock50m   ; 4.866 ; 4.866 ; Rise       ; clock50m        ;
;  hex2[0]  ; clock50m   ; 4.921 ; 4.921 ; Rise       ; clock50m        ;
;  hex2[1]  ; clock50m   ; 4.866 ; 4.866 ; Rise       ; clock50m        ;
;  hex2[2]  ; clock50m   ; 5.055 ; 5.055 ; Rise       ; clock50m        ;
;  hex2[3]  ; clock50m   ; 5.464 ; 5.464 ; Rise       ; clock50m        ;
;  hex2[4]  ; clock50m   ; 4.908 ; 4.908 ; Rise       ; clock50m        ;
;  hex2[5]  ; clock50m   ; 5.076 ; 5.076 ; Rise       ; clock50m        ;
;  hex2[6]  ; clock50m   ; 5.099 ; 5.099 ; Rise       ; clock50m        ;
; hex3[*]   ; clock50m   ; 4.618 ; 4.618 ; Rise       ; clock50m        ;
;  hex3[0]  ; clock50m   ; 4.727 ; 4.727 ; Rise       ; clock50m        ;
;  hex3[1]  ; clock50m   ; 4.863 ; 4.863 ; Rise       ; clock50m        ;
;  hex3[2]  ; clock50m   ; 5.237 ; 5.237 ; Rise       ; clock50m        ;
;  hex3[3]  ; clock50m   ; 4.618 ; 4.618 ; Rise       ; clock50m        ;
;  hex3[4]  ; clock50m   ; 5.065 ; 5.065 ; Rise       ; clock50m        ;
;  hex3[5]  ; clock50m   ; 4.916 ; 4.916 ; Rise       ; clock50m        ;
;  hex3[6]  ; clock50m   ; 4.751 ; 4.751 ; Rise       ; clock50m        ;
; ledg[*]   ; clock50m   ; 4.121 ; 4.121 ; Rise       ; clock50m        ;
;  ledg[0]  ; clock50m   ; 4.281 ; 4.281 ; Rise       ; clock50m        ;
;  ledg[1]  ; clock50m   ; 4.198 ; 4.198 ; Rise       ; clock50m        ;
;  ledg[2]  ; clock50m   ; 4.229 ; 4.229 ; Rise       ; clock50m        ;
;  ledg[3]  ; clock50m   ; 4.188 ; 4.188 ; Rise       ; clock50m        ;
;  ledg[4]  ; clock50m   ; 4.420 ; 4.420 ; Rise       ; clock50m        ;
;  ledg[5]  ; clock50m   ; 4.271 ; 4.271 ; Rise       ; clock50m        ;
;  ledg[6]  ; clock50m   ; 4.274 ; 4.274 ; Rise       ; clock50m        ;
;  ledg[7]  ; clock50m   ; 4.121 ; 4.121 ; Rise       ; clock50m        ;
; ledr[*]   ; clock50m   ; 3.934 ; 3.934 ; Rise       ; clock50m        ;
;  ledr[0]  ; clock50m   ; 3.934 ; 3.934 ; Rise       ; clock50m        ;
;  ledr[1]  ; clock50m   ; 4.075 ; 4.075 ; Rise       ; clock50m        ;
;  ledr[2]  ; clock50m   ; 4.282 ; 4.282 ; Rise       ; clock50m        ;
;  ledr[3]  ; clock50m   ; 4.248 ; 4.248 ; Rise       ; clock50m        ;
;  ledr[4]  ; clock50m   ; 4.355 ; 4.355 ; Rise       ; clock50m        ;
;  ledr[5]  ; clock50m   ; 4.239 ; 4.239 ; Rise       ; clock50m        ;
;  ledr[6]  ; clock50m   ; 4.253 ; 4.253 ; Rise       ; clock50m        ;
;  ledr[7]  ; clock50m   ; 4.340 ; 4.340 ; Rise       ; clock50m        ;
;  ledr[8]  ; clock50m   ; 4.167 ; 4.167 ; Rise       ; clock50m        ;
;  ledr[9]  ; clock50m   ; 4.174 ; 4.174 ; Rise       ; clock50m        ;
; tdo       ; tck        ; 3.960 ; 3.960 ; Rise       ; tck             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+--------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                            ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                 ; -5.570    ; -0.192 ; -1.920   ; 1.613   ; -2.064              ;
;  clock50m                                        ; -5.570    ; -0.059 ; -1.920   ; 1.613   ; -2.064              ;
;  debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -1.308    ; 0.215  ; N/A      ; N/A     ; -0.611              ;
;  tck                                             ; -4.446    ; -0.192 ; N/A      ; N/A     ; -1.469              ;
; Design-wide TNS                                  ; -1667.174 ; -0.758 ; -260.991 ; 0.0     ; -4245.818           ;
;  clock50m                                        ; -1649.368 ; -0.422 ; -260.991 ; 0.000   ; -4215.021           ;
;  debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -11.111   ; 0.000  ; N/A      ; N/A     ; -23.218             ;
;  tck                                             ; -6.695    ; -0.336 ; N/A      ; N/A     ; -7.579              ;
+--------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+
; tck       ; clock50m                                        ; 1.711 ; 1.711 ; Rise       ; clock50m                                        ;
; tcs       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 3.625 ; 3.625 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
; tdi       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 2.296 ; 2.296 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
+-----------+-------------------------------------------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                   ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+
; tck       ; clock50m                                        ; -0.576 ; -0.576 ; Rise       ; clock50m                                        ;
; tcs       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -1.150 ; -1.150 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
; tdi       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; -0.873 ; -0.873 ; Rise       ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ;
+-----------+-------------------------------------------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; hex0[*]   ; clock50m   ; 10.689 ; 10.689 ; Rise       ; clock50m        ;
;  hex0[0]  ; clock50m   ; 9.967  ; 9.967  ; Rise       ; clock50m        ;
;  hex0[1]  ; clock50m   ; 9.454  ; 9.454  ; Rise       ; clock50m        ;
;  hex0[2]  ; clock50m   ; 10.190 ; 10.190 ; Rise       ; clock50m        ;
;  hex0[3]  ; clock50m   ; 9.723  ; 9.723  ; Rise       ; clock50m        ;
;  hex0[4]  ; clock50m   ; 10.689 ; 10.689 ; Rise       ; clock50m        ;
;  hex0[5]  ; clock50m   ; 9.449  ; 9.449  ; Rise       ; clock50m        ;
;  hex0[6]  ; clock50m   ; 9.738  ; 9.738  ; Rise       ; clock50m        ;
; hex1[*]   ; clock50m   ; 10.993 ; 10.993 ; Rise       ; clock50m        ;
;  hex1[0]  ; clock50m   ; 10.892 ; 10.892 ; Rise       ; clock50m        ;
;  hex1[1]  ; clock50m   ; 10.946 ; 10.946 ; Rise       ; clock50m        ;
;  hex1[2]  ; clock50m   ; 10.400 ; 10.400 ; Rise       ; clock50m        ;
;  hex1[3]  ; clock50m   ; 9.685  ; 9.685  ; Rise       ; clock50m        ;
;  hex1[4]  ; clock50m   ; 9.807  ; 9.807  ; Rise       ; clock50m        ;
;  hex1[5]  ; clock50m   ; 10.134 ; 10.134 ; Rise       ; clock50m        ;
;  hex1[6]  ; clock50m   ; 10.993 ; 10.993 ; Rise       ; clock50m        ;
; hex2[*]   ; clock50m   ; 11.680 ; 11.680 ; Rise       ; clock50m        ;
;  hex2[0]  ; clock50m   ; 10.515 ; 10.515 ; Rise       ; clock50m        ;
;  hex2[1]  ; clock50m   ; 10.450 ; 10.450 ; Rise       ; clock50m        ;
;  hex2[2]  ; clock50m   ; 11.007 ; 11.007 ; Rise       ; clock50m        ;
;  hex2[3]  ; clock50m   ; 11.680 ; 11.680 ; Rise       ; clock50m        ;
;  hex2[4]  ; clock50m   ; 10.390 ; 10.390 ; Rise       ; clock50m        ;
;  hex2[5]  ; clock50m   ; 10.951 ; 10.951 ; Rise       ; clock50m        ;
;  hex2[6]  ; clock50m   ; 11.035 ; 11.035 ; Rise       ; clock50m        ;
; hex3[*]   ; clock50m   ; 11.190 ; 11.190 ; Rise       ; clock50m        ;
;  hex3[0]  ; clock50m   ; 9.900  ; 9.900  ; Rise       ; clock50m        ;
;  hex3[1]  ; clock50m   ; 10.065 ; 10.065 ; Rise       ; clock50m        ;
;  hex3[2]  ; clock50m   ; 11.190 ; 11.190 ; Rise       ; clock50m        ;
;  hex3[3]  ; clock50m   ; 9.656  ; 9.656  ; Rise       ; clock50m        ;
;  hex3[4]  ; clock50m   ; 10.594 ; 10.594 ; Rise       ; clock50m        ;
;  hex3[5]  ; clock50m   ; 10.394 ; 10.394 ; Rise       ; clock50m        ;
;  hex3[6]  ; clock50m   ; 9.909  ; 9.909  ; Rise       ; clock50m        ;
; ledg[*]   ; clock50m   ; 8.570  ; 8.570  ; Rise       ; clock50m        ;
;  ledg[0]  ; clock50m   ; 8.214  ; 8.214  ; Rise       ; clock50m        ;
;  ledg[1]  ; clock50m   ; 8.081  ; 8.081  ; Rise       ; clock50m        ;
;  ledg[2]  ; clock50m   ; 8.128  ; 8.128  ; Rise       ; clock50m        ;
;  ledg[3]  ; clock50m   ; 7.998  ; 7.998  ; Rise       ; clock50m        ;
;  ledg[4]  ; clock50m   ; 8.570  ; 8.570  ; Rise       ; clock50m        ;
;  ledg[5]  ; clock50m   ; 8.135  ; 8.135  ; Rise       ; clock50m        ;
;  ledg[6]  ; clock50m   ; 8.189  ; 8.189  ; Rise       ; clock50m        ;
;  ledg[7]  ; clock50m   ; 7.825  ; 7.825  ; Rise       ; clock50m        ;
; ledr[*]   ; clock50m   ; 8.320  ; 8.320  ; Rise       ; clock50m        ;
;  ledr[0]  ; clock50m   ; 7.427  ; 7.427  ; Rise       ; clock50m        ;
;  ledr[1]  ; clock50m   ; 7.711  ; 7.711  ; Rise       ; clock50m        ;
;  ledr[2]  ; clock50m   ; 8.231  ; 8.231  ; Rise       ; clock50m        ;
;  ledr[3]  ; clock50m   ; 8.162  ; 8.162  ; Rise       ; clock50m        ;
;  ledr[4]  ; clock50m   ; 8.320  ; 8.320  ; Rise       ; clock50m        ;
;  ledr[5]  ; clock50m   ; 8.158  ; 8.158  ; Rise       ; clock50m        ;
;  ledr[6]  ; clock50m   ; 8.180  ; 8.180  ; Rise       ; clock50m        ;
;  ledr[7]  ; clock50m   ; 8.297  ; 8.297  ; Rise       ; clock50m        ;
;  ledr[8]  ; clock50m   ; 8.053  ; 8.053  ; Rise       ; clock50m        ;
;  ledr[9]  ; clock50m   ; 8.077  ; 8.077  ; Rise       ; clock50m        ;
; tdo       ; tck        ; 7.373  ; 7.373  ; Rise       ; tck             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; hex0[*]   ; clock50m   ; 4.603 ; 4.603 ; Rise       ; clock50m        ;
;  hex0[0]  ; clock50m   ; 4.763 ; 4.763 ; Rise       ; clock50m        ;
;  hex0[1]  ; clock50m   ; 4.603 ; 4.603 ; Rise       ; clock50m        ;
;  hex0[2]  ; clock50m   ; 4.852 ; 4.852 ; Rise       ; clock50m        ;
;  hex0[3]  ; clock50m   ; 4.704 ; 4.704 ; Rise       ; clock50m        ;
;  hex0[4]  ; clock50m   ; 5.056 ; 5.056 ; Rise       ; clock50m        ;
;  hex0[5]  ; clock50m   ; 4.610 ; 4.610 ; Rise       ; clock50m        ;
;  hex0[6]  ; clock50m   ; 4.720 ; 4.720 ; Rise       ; clock50m        ;
; hex1[*]   ; clock50m   ; 4.709 ; 4.709 ; Rise       ; clock50m        ;
;  hex1[0]  ; clock50m   ; 5.197 ; 5.197 ; Rise       ; clock50m        ;
;  hex1[1]  ; clock50m   ; 5.116 ; 5.116 ; Rise       ; clock50m        ;
;  hex1[2]  ; clock50m   ; 4.962 ; 4.962 ; Rise       ; clock50m        ;
;  hex1[3]  ; clock50m   ; 4.709 ; 4.709 ; Rise       ; clock50m        ;
;  hex1[4]  ; clock50m   ; 4.768 ; 4.768 ; Rise       ; clock50m        ;
;  hex1[5]  ; clock50m   ; 4.890 ; 4.890 ; Rise       ; clock50m        ;
;  hex1[6]  ; clock50m   ; 5.151 ; 5.151 ; Rise       ; clock50m        ;
; hex2[*]   ; clock50m   ; 4.866 ; 4.866 ; Rise       ; clock50m        ;
;  hex2[0]  ; clock50m   ; 4.921 ; 4.921 ; Rise       ; clock50m        ;
;  hex2[1]  ; clock50m   ; 4.866 ; 4.866 ; Rise       ; clock50m        ;
;  hex2[2]  ; clock50m   ; 5.055 ; 5.055 ; Rise       ; clock50m        ;
;  hex2[3]  ; clock50m   ; 5.464 ; 5.464 ; Rise       ; clock50m        ;
;  hex2[4]  ; clock50m   ; 4.908 ; 4.908 ; Rise       ; clock50m        ;
;  hex2[5]  ; clock50m   ; 5.076 ; 5.076 ; Rise       ; clock50m        ;
;  hex2[6]  ; clock50m   ; 5.099 ; 5.099 ; Rise       ; clock50m        ;
; hex3[*]   ; clock50m   ; 4.618 ; 4.618 ; Rise       ; clock50m        ;
;  hex3[0]  ; clock50m   ; 4.727 ; 4.727 ; Rise       ; clock50m        ;
;  hex3[1]  ; clock50m   ; 4.863 ; 4.863 ; Rise       ; clock50m        ;
;  hex3[2]  ; clock50m   ; 5.237 ; 5.237 ; Rise       ; clock50m        ;
;  hex3[3]  ; clock50m   ; 4.618 ; 4.618 ; Rise       ; clock50m        ;
;  hex3[4]  ; clock50m   ; 5.065 ; 5.065 ; Rise       ; clock50m        ;
;  hex3[5]  ; clock50m   ; 4.916 ; 4.916 ; Rise       ; clock50m        ;
;  hex3[6]  ; clock50m   ; 4.751 ; 4.751 ; Rise       ; clock50m        ;
; ledg[*]   ; clock50m   ; 4.121 ; 4.121 ; Rise       ; clock50m        ;
;  ledg[0]  ; clock50m   ; 4.281 ; 4.281 ; Rise       ; clock50m        ;
;  ledg[1]  ; clock50m   ; 4.198 ; 4.198 ; Rise       ; clock50m        ;
;  ledg[2]  ; clock50m   ; 4.229 ; 4.229 ; Rise       ; clock50m        ;
;  ledg[3]  ; clock50m   ; 4.188 ; 4.188 ; Rise       ; clock50m        ;
;  ledg[4]  ; clock50m   ; 4.420 ; 4.420 ; Rise       ; clock50m        ;
;  ledg[5]  ; clock50m   ; 4.271 ; 4.271 ; Rise       ; clock50m        ;
;  ledg[6]  ; clock50m   ; 4.274 ; 4.274 ; Rise       ; clock50m        ;
;  ledg[7]  ; clock50m   ; 4.121 ; 4.121 ; Rise       ; clock50m        ;
; ledr[*]   ; clock50m   ; 3.934 ; 3.934 ; Rise       ; clock50m        ;
;  ledr[0]  ; clock50m   ; 3.934 ; 3.934 ; Rise       ; clock50m        ;
;  ledr[1]  ; clock50m   ; 4.075 ; 4.075 ; Rise       ; clock50m        ;
;  ledr[2]  ; clock50m   ; 4.282 ; 4.282 ; Rise       ; clock50m        ;
;  ledr[3]  ; clock50m   ; 4.248 ; 4.248 ; Rise       ; clock50m        ;
;  ledr[4]  ; clock50m   ; 4.355 ; 4.355 ; Rise       ; clock50m        ;
;  ledr[5]  ; clock50m   ; 4.239 ; 4.239 ; Rise       ; clock50m        ;
;  ledr[6]  ; clock50m   ; 4.253 ; 4.253 ; Rise       ; clock50m        ;
;  ledr[7]  ; clock50m   ; 4.340 ; 4.340 ; Rise       ; clock50m        ;
;  ledr[8]  ; clock50m   ; 4.167 ; 4.167 ; Rise       ; clock50m        ;
;  ledr[9]  ; clock50m   ; 4.174 ; 4.174 ; Rise       ; clock50m        ;
; tdo       ; tck        ; 3.960 ; 3.960 ; Rise       ; tck             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clock50m                                        ; clock50m                                        ; 3666     ; 0        ; 0        ; 0        ;
; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m                                        ; 18       ; 0        ; 0        ; 0        ;
; tck                                             ; clock50m                                        ; 3        ; 1        ; 0        ; 0        ;
; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 46       ; 0        ; 0        ; 0        ;
; clock50m                                        ; tck                                             ; 45       ; 0        ; 0        ; 0        ;
; tck                                             ; tck                                             ; 16       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; clock50m                                        ; clock50m                                        ; 3666     ; 0        ; 0        ; 0        ;
; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; clock50m                                        ; 18       ; 0        ; 0        ; 0        ;
; tck                                             ; clock50m                                        ; 3        ; 1        ; 0        ; 0        ;
; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; debug_memory_interface:host_if|USB_JTAG:u1|mTCK ; 46       ; 0        ; 0        ; 0        ;
; clock50m                                        ; tck                                             ; 45       ; 0        ; 0        ; 0        ;
; tck                                             ; tck                                             ; 16       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock50m   ; clock50m ; 136      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock50m   ; clock50m ; 136      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 26    ; 26   ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 131   ; 131  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Fri Jun 08 15:43:25 2018
Info: Command: quartus_sta top_level -c top_level
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock50m clock50m
    Info (332105): create_clock -period 1.000 -name debug_memory_interface:host_if|USB_JTAG:u1|mTCK debug_memory_interface:host_if|USB_JTAG:u1|mTCK
    Info (332105): create_clock -period 1.000 -name tck tck
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.570
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.570     -1649.368 clock50m 
    Info (332119):    -4.446        -6.695 tck 
    Info (332119):    -1.308       -11.111 debug_memory_interface:host_if|USB_JTAG:u1|mTCK 
Info (332146): Worst-case hold slack is -0.171
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.171        -0.171 tck 
    Info (332119):     0.183         0.000 clock50m 
    Info (332119):     0.445         0.000 debug_memory_interface:host_if|USB_JTAG:u1|mTCK 
Info (332146): Worst-case recovery slack is -1.920
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.920      -260.991 clock50m 
Info (332146): Worst-case removal slack is 2.670
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.670         0.000 clock50m 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -4215.021 clock50m 
    Info (332119):    -1.469        -7.579 tck 
    Info (332119):    -0.611       -23.218 debug_memory_interface:host_if|USB_JTAG:u1|mTCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.185      -363.042 clock50m 
    Info (332119):    -1.242        -1.242 tck 
    Info (332119):    -0.001        -0.008 debug_memory_interface:host_if|USB_JTAG:u1|mTCK 
Info (332146): Worst-case hold slack is -0.192
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.192        -0.336 tck 
    Info (332119):    -0.059        -0.422 clock50m 
    Info (332119):     0.215         0.000 debug_memory_interface:host_if|USB_JTAG:u1|mTCK 
Info (332146): Worst-case recovery slack is -0.734
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.734       -99.744 clock50m 
Info (332146): Worst-case removal slack is 1.613
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.613         0.000 clock50m 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -4046.380 clock50m 
    Info (332119):    -1.222        -6.222 tck 
    Info (332119):    -0.500       -19.000 debug_memory_interface:host_if|USB_JTAG:u1|mTCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 329 megabytes
    Info: Processing ended: Fri Jun 08 15:43:28 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


