Analysis & Synthesis report for ELEC374Verilog
Thu Feb 23 20:36:23 2023
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |data_path|ALU:MY_ALU|Booth_Mult_32:my_32_mult|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: reg_32_bits:r0
 13. Parameter Settings for User Entity Instance: reg_32_bits:r1
 14. Parameter Settings for User Entity Instance: reg_32_bits:r2
 15. Parameter Settings for User Entity Instance: reg_32_bits:r3
 16. Parameter Settings for User Entity Instance: reg_32_bits:r4
 17. Parameter Settings for User Entity Instance: reg_32_bits:r5
 18. Parameter Settings for User Entity Instance: reg_32_bits:r6
 19. Parameter Settings for User Entity Instance: reg_32_bits:r7
 20. Parameter Settings for User Entity Instance: reg_32_bits:r8
 21. Parameter Settings for User Entity Instance: reg_32_bits:r9
 22. Parameter Settings for User Entity Instance: reg_32_bits:r10
 23. Parameter Settings for User Entity Instance: reg_32_bits:r11
 24. Parameter Settings for User Entity Instance: reg_32_bits:r12
 25. Parameter Settings for User Entity Instance: reg_32_bits:r13
 26. Parameter Settings for User Entity Instance: reg_32_bits:r14
 27. Parameter Settings for User Entity Instance: reg_32_bits:r15
 28. Parameter Settings for User Entity Instance: reg_32_bits:ir
 29. Parameter Settings for User Entity Instance: reg_32_bits:mar
 30. Parameter Settings for User Entity Instance: MDR:mdr|reg_32_bits:my_reg
 31. Parameter Settings for User Entity Instance: reg_32_bits:hi
 32. Parameter Settings for User Entity Instance: reg_32_bits:lo
 33. Parameter Settings for User Entity Instance: reg_32_bits:y
 34. Parameter Settings for User Entity Instance: reg_32_bits:zHI
 35. Parameter Settings for User Entity Instance: reg_32_bits:ZLO
 36. Port Connectivity Checks: "bus:my_bus|mux_32_to_1:my_mux"
 37. Port Connectivity Checks: "bus:my_bus"
 38. Port Connectivity Checks: "ALU:MY_ALU|divider:my_32_divider"
 39. Port Connectivity Checks: "ALU:MY_ALU|Booth_Mult_32:my_32_mult"
 40. Port Connectivity Checks: "ALU:MY_ALU|sub_rca_32:my_32_sub|Add_rca_16:M2"
 41. Port Connectivity Checks: "ALU:MY_ALU|sub_rca_32:my_32_sub|Add_rca_16:M1"
 42. Port Connectivity Checks: "ALU:MY_ALU|sub_rca_32:my_32_sub"
 43. Port Connectivity Checks: "ALU:MY_ALU|Add_rca_32:my_32_add|Add_rca_16:M2"
 44. Port Connectivity Checks: "ALU:MY_ALU|Add_rca_32:my_32_add|Add_rca_16:M1"
 45. Port Connectivity Checks: "ALU:MY_ALU|Add_rca_32:my_32_add"
 46. Port Connectivity Checks: "ALU:MY_ALU"
 47. Port Connectivity Checks: "reg_32_bits:ZLO"
 48. Port Connectivity Checks: "reg_32_bits:zHI"
 49. Port Connectivity Checks: "reg_32_bits:y"
 50. Port Connectivity Checks: "reg_32_bits:lo"
 51. Port Connectivity Checks: "reg_32_bits:hi"
 52. Port Connectivity Checks: "MDR:mdr|reg_32_bits:my_reg"
 53. Port Connectivity Checks: "MDR:mdr"
 54. Port Connectivity Checks: "reg_32_bits:mar"
 55. Port Connectivity Checks: "pc_reg:pc"
 56. Port Connectivity Checks: "reg_32_bits:ir"
 57. Port Connectivity Checks: "reg_32_bits:r15"
 58. Port Connectivity Checks: "reg_32_bits:r14"
 59. Port Connectivity Checks: "reg_32_bits:r13"
 60. Port Connectivity Checks: "reg_32_bits:r12"
 61. Port Connectivity Checks: "reg_32_bits:r11"
 62. Port Connectivity Checks: "reg_32_bits:r10"
 63. Port Connectivity Checks: "reg_32_bits:r9"
 64. Port Connectivity Checks: "reg_32_bits:r8"
 65. Port Connectivity Checks: "reg_32_bits:r7"
 66. Port Connectivity Checks: "reg_32_bits:r6"
 67. Port Connectivity Checks: "reg_32_bits:r5"
 68. Port Connectivity Checks: "reg_32_bits:r4"
 69. Port Connectivity Checks: "reg_32_bits:r3"
 70. Port Connectivity Checks: "reg_32_bits:r2"
 71. Port Connectivity Checks: "reg_32_bits:r1"
 72. Port Connectivity Checks: "reg_32_bits:r0"
 73. Elapsed Time Per Partition
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 23 20:36:23 2023            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; ELEC374Verilog                                   ;
; Top-level Entity Name              ; data_path                                        ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 0                                                ;
;     Total combinational functions  ; 0                                                ;
;     Dedicated logic registers      ; 0                                                ;
; Total registers                    ; 0                                                ;
; Total pins                         ; 71                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; data_path          ; ELEC374Verilog     ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                 ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+
; pc_reg.v                         ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/pc_reg.v          ;         ;
; data_path.v                      ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/data_path.v       ;         ;
; bus.v                            ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/bus.v             ;         ;
; sub_rca_32.v                     ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/sub_rca_32.v      ;         ;
; reg_32_bits.v                    ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/reg_32_bits.v     ;         ;
; mux_32_to_1.v                    ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/mux_32_to_1.v     ;         ;
; mux_2_to_1.v                     ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/mux_2_to_1.v      ;         ;
; MDR.v                            ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/MDR.v             ;         ;
; encoder_32_to_5.v                ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/encoder_32_to_5.v ;         ;
; divider.v                        ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/divider.v         ;         ;
; Booth_Mult_32.v                  ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/Booth_Mult_32.v   ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/ALU.v             ;         ;
; Add_rca_32.v                     ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/Add_rca_32.v      ;         ;
; Add_rca_16.v                     ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/Add_rca_16.v      ;         ;
; Add_rca_4.v                      ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/Add_rca_4.v       ;         ;
; Add_half.v                       ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/Add_half.v        ;         ;
; Add_full.v                       ; yes             ; User Verilog HDL File  ; C:/altera/Verilog Proj 374/Add_full.v        ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 71    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; R0in  ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 71    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |data_path                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 71   ; 0            ; |data_path          ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |data_path|ALU:MY_ALU|Booth_Mult_32:my_32_mult|state ;
+----------+----------+----------+----------+--------------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00                 ;
+----------+----------+----------+----------+--------------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                        ;
; state.01 ; 0        ; 0        ; 1        ; 1                        ;
; state.10 ; 0        ; 1        ; 0        ; 1                        ;
; state.11 ; 1        ; 0        ; 0        ; 1                        ;
+----------+----------+----------+----------+--------------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------------+--------------------------------------+
; Register name                                ; Reason for Removal                   ;
+----------------------------------------------+--------------------------------------+
; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state~2  ; Lost fanout                          ;
; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state~3  ; Lost fanout                          ;
; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state.00 ; Stuck at GND due to stuck port clock ;
; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state.11 ; Lost fanout                          ;
; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state.10 ; Lost fanout                          ;
; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state.01 ; Lost fanout                          ;
; Total Number of Removed Registers = 6        ;                                      ;
+----------------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                           ;
+----------------------------------------------+-------------------------+----------------------------------------------+
; Register name                                ; Reason for Removal      ; Registers Removed due to This Register       ;
+----------------------------------------------+-------------------------+----------------------------------------------+
; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state~2  ; Lost Fanouts            ; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state.10 ;
; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state~3  ; Lost Fanouts            ; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state.01 ;
; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state.00 ; Stuck at GND            ; ALU:MY_ALU|Booth_Mult_32:my_32_mult|state.11 ;
;                                              ; due to stuck port clock ;                                              ;
+----------------------------------------------+-------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r6 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r7 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r8 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r9 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r10 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; qInitial       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r11 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; qInitial       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r12 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; qInitial       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r13 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; qInitial       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r14 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; qInitial       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:r15 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; qInitial       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:ir ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:mar ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; qInitial       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MDR:mdr|reg_32_bits:my_reg ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; qInitial       ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:hi ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:lo ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:y ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:zHI ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; qInitial       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bits:ZLO ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; qInitial       ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus:my_bus|mux_32_to_1:my_mux"                                                                                                      ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; BusMuxOut ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "BusMuxOut[31..1]" have no fanouts ;
; BusMuxOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus:my_bus"                                                                                                                                                                                   ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; r0Signal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r1Signal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r2Signal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r3Signal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r4Signal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r5Signal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r6Signal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r7Signal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r8Signal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r9Signal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r10Signal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r11Signal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r12Signal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r13Signal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r14Signal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r15Signal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; HISignal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; LOSignal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ZHISignal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ZLOSignal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PCSignal        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; MDRSignal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; InportSignal    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; CSignal         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BusMuxIn_R0     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R0[31..1]" will be connected to GND.                              ;
; BusMuxIn_R1     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R1[31..1]" will be connected to GND.                              ;
; BusMuxIn_R2     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R2[31..1]" will be connected to GND.                              ;
; BusMuxIn_R3     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R3[31..1]" will be connected to GND.                              ;
; BusMuxIn_R4     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R4[31..1]" will be connected to GND.                              ;
; BusMuxIn_R5     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R5[31..1]" will be connected to GND.                              ;
; BusMuxIn_R6     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R6[31..1]" will be connected to GND.                              ;
; BusMuxIn_R7     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R7[31..1]" will be connected to GND.                              ;
; BusMuxIn_R8     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R8[31..1]" will be connected to GND.                              ;
; BusMuxIn_R9     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R9[31..1]" will be connected to GND.                              ;
; BusMuxIn_R10    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R10[31..1]" will be connected to GND.                             ;
; BusMuxIn_R11    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R11[31..1]" will be connected to GND.                             ;
; BusMuxIn_R12    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R12[31..1]" will be connected to GND.                             ;
; BusMuxIn_R13    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R13[31..1]" will be connected to GND.                             ;
; BusMuxIn_R14    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R14[31..1]" will be connected to GND.                             ;
; BusMuxIn_R15    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_R15[31..1]" will be connected to GND.                             ;
; BusMuxIn_HI     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_HI[31..1]" will be connected to GND.                              ;
; BusMuxIn_LO     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_LO[31..1]" will be connected to GND.                              ;
; BusMuxIn_Z_high ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_Z_high[31..1]" will be connected to GND.                          ;
; BusMuxIn_Z_low  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_Z_low[31..1]" will be connected to GND.                           ;
; BusMuxIn_PC     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_PC[31..1]" will be connected to GND.                              ;
; BusMuxIn_MDR    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_MDR[31..1]" will be connected to GND.                             ;
; BusMuxIn_InPort ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_InPort[31..1]" will be connected to GND.                          ;
; C_sign_extended ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "C_sign_extended[31..1]" will be connected to GND.                          ;
; BusMuxOut       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MY_ALU|divider:my_32_divider"                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; quotient ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "quotient[31..1]" have no fanouts ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MY_ALU|Booth_Mult_32:my_32_mult"                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; product ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (1 bits) it drives; bit(s) "product[63..1]" have no fanouts                 ;
; clk     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MY_ALU|sub_rca_32:my_32_sub|Add_rca_16:M2"                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MY_ALU|sub_rca_32:my_32_sub|Add_rca_16:M1"                                                                                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_out ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MY_ALU|sub_rca_32:my_32_sub"                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_in     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_in[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sum      ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "sum[31..1]" have no fanouts                                                           ;
; c_out    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND.            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MY_ALU|Add_rca_32:my_32_add|Add_rca_16:M2"                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_in ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MY_ALU|Add_rca_32:my_32_add|Add_rca_16:M1"                                                                                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_out ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MY_ALU|Add_rca_32:my_32_add"                                                                                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_in      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_in[-1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sum       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "sum[31..1]" have no fanouts                                                           ;
; c_out     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND.            ;
; c_out[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MY_ALU"                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "y[31..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:ZLO"                                                                                                       ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:zHI"                                                                                                       ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:y"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:lo"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:hi"                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MDR:mdr|reg_32_bits:my_reg"                                                                                                                                                         ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MDR:mdr"                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Mdatain ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Mdatain[31..1]" will be connected to GND. ;
; MDRin   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "MDRin[31..1]" will be connected to GND.   ;
; Q       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[31..1]" have no fanouts                            ;
; Q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:mar"                                                                                                       ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc_reg:pc"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:ir"                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r15"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r14"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r13"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r12"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r11"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r10"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r9"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r8"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r7"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r6"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r5"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r4"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r3"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r2"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r1"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bits:r0"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Feb 23 20:36:10 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374Verilog -c ELEC374Verilog
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file pc_reg.v
    Info (12023): Found entity 1: pc_reg
Info (12021): Found 1 design units, including 1 entities, in source file data_path.v
    Info (12023): Found entity 1: data_path
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: bus
Info (12021): Found 0 design units, including 0 entities, in source file t_add_half.v
Info (12021): Found 1 design units, including 1 entities, in source file sub_rca_32.v
    Info (12023): Found entity 1: sub_rca_32
Info (12021): Found 1 design units, including 1 entities, in source file reg_32_bits.v
    Info (12023): Found entity 1: reg_32_bits
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_to_1.v
    Info (12023): Found entity 1: mux_32_to_1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_to_1.v
    Info (12023): Found entity 1: mux_2_to_1
Info (12021): Found 1 design units, including 1 entities, in source file mdr.v
    Info (12023): Found entity 1: MDR
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_to_5.v
    Info (12023): Found entity 1: encoder_32_to_5
Info (12021): Found 1 design units, including 1 entities, in source file encoder_8_3.v
    Info (12023): Found entity 1: encoder_8_3
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 0 design units, including 0 entities, in source file cla_32.v
Info (12021): Found 1 design units, including 1 entities, in source file booth_mult_32.v
    Info (12023): Found entity 1: Booth_Mult_32
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: datapath_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file add_rca_32.v
    Info (12023): Found entity 1: Add_rca_32
Info (12021): Found 1 design units, including 1 entities, in source file add_rca_16.v
    Info (12023): Found entity 1: Add_rca_16
Info (12021): Found 1 design units, including 1 entities, in source file add_rca_4.v
    Info (12023): Found entity 1: Add_rca_4
Info (12021): Found 1 design units, including 1 entities, in source file add_half.v
    Info (12023): Found entity 1: Add_half
Info (12021): Found 1 design units, including 1 entities, in source file add_full.v
    Info (12023): Found entity 1: Add_full
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(49): created implicit net for "clk"
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(67): created implicit net for "iRin"
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(67): created implicit net for "IRout"
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(68): created implicit net for "incPC"
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(71): created implicit net for "busMuxInMAR"
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(72): created implicit net for "MDRread"
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(72): created implicit net for "Mdatain"
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(72): created implicit net for "busMuxInMDR"
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(79): created implicit net for "busMUXInHI"
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(83): created implicit net for "zHighin"
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(84): created implicit net for "zLowIn"
Warning (10236): Verilog HDL Implicit Net warning at data_path.v(87): created implicit net for "Ydata"
Warning (10236): Verilog HDL Implicit Net warning at bus.v(120): created implicit net for "OutputToBus"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(149): created implicit net for "Outport_Output"
Info (12127): Elaborating entity "data_path" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at data_path.v(88): truncated value with size 64 to match size of target (32)
Warning (10034): Output port "R0" at data_path.v(25) has no driver
Warning (10034): Output port "R1" at data_path.v(25) has no driver
Warning (10034): Output port "R2" at data_path.v(25) has no driver
Warning (10034): Output port "R3" at data_path.v(25) has no driver
Warning (10034): Output port "R4" at data_path.v(25) has no driver
Warning (10034): Output port "R5" at data_path.v(25) has no driver
Warning (10034): Output port "R6" at data_path.v(25) has no driver
Warning (10034): Output port "R7" at data_path.v(25) has no driver
Warning (10034): Output port "R8" at data_path.v(25) has no driver
Warning (10034): Output port "R9" at data_path.v(25) has no driver
Warning (10034): Output port "R10" at data_path.v(25) has no driver
Warning (10034): Output port "R11" at data_path.v(25) has no driver
Warning (10034): Output port "R12" at data_path.v(25) has no driver
Warning (10034): Output port "R13" at data_path.v(25) has no driver
Warning (10034): Output port "R14" at data_path.v(25) has no driver
Warning (10034): Output port "R15" at data_path.v(28) has no driver
Info (12128): Elaborating entity "reg_32_bits" for hierarchy "reg_32_bits:r0"
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:pc"
Info (12128): Elaborating entity "MDR" for hierarchy "MDR:mdr"
Info (12128): Elaborating entity "mux_2_to_1" for hierarchy "MDR:mdr|mux_2_to_1:my_mux"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:MY_ALU"
Info (12128): Elaborating entity "Add_rca_32" for hierarchy "ALU:MY_ALU|Add_rca_32:my_32_add"
Info (12128): Elaborating entity "Add_rca_16" for hierarchy "ALU:MY_ALU|Add_rca_32:my_32_add|Add_rca_16:M1"
Info (12128): Elaborating entity "Add_rca_4" for hierarchy "ALU:MY_ALU|Add_rca_32:my_32_add|Add_rca_16:M1|Add_rca_4:M1"
Info (12128): Elaborating entity "Add_full" for hierarchy "ALU:MY_ALU|Add_rca_32:my_32_add|Add_rca_16:M1|Add_rca_4:M1|Add_full:M1"
Info (12128): Elaborating entity "Add_half" for hierarchy "ALU:MY_ALU|Add_rca_32:my_32_add|Add_rca_16:M1|Add_rca_4:M1|Add_full:M1|Add_half:M1"
Info (12128): Elaborating entity "sub_rca_32" for hierarchy "ALU:MY_ALU|sub_rca_32:my_32_sub"
Info (12128): Elaborating entity "Booth_Mult_32" for hierarchy "ALU:MY_ALU|Booth_Mult_32:my_32_mult"
Warning (10036): Verilog HDL or VHDL warning at Booth_Mult_32.v(4): object "c_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Booth_Mult_32.v(5): object "c_reg" assigned a value but never read
Info (12128): Elaborating entity "divider" for hierarchy "ALU:MY_ALU|divider:my_32_divider"
Info (12128): Elaborating entity "bus" for hierarchy "bus:my_bus"
Warning (10034): Output port "BusMuxOut" at bus.v(60) has no driver
Info (12128): Elaborating entity "encoder_32_to_5" for hierarchy "bus:my_bus|encoder_32_to_5:my_encoder"
Warning (10240): Verilog HDL Always Construct warning at encoder_32_to_5.v(31): inferring latch(es) for variable "encoderOutput", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "encoderOutput[0]" at encoder_32_to_5.v(33)
Info (10041): Inferred latch for "encoderOutput[1]" at encoder_32_to_5.v(33)
Info (10041): Inferred latch for "encoderOutput[2]" at encoder_32_to_5.v(33)
Info (10041): Inferred latch for "encoderOutput[3]" at encoder_32_to_5.v(33)
Info (10041): Inferred latch for "encoderOutput[4]" at encoder_32_to_5.v(33)
Info (12128): Elaborating entity "mux_32_to_1" for hierarchy "bus:my_bus|mux_32_to_1:my_mux"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[31]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[30]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[29]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[28]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[27]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[26]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[25]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[24]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[23]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[22]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[21]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[20]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[19]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[18]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[17]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[16]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[15]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[14]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[13]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[12]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[11]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[10]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[9]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[8]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[7]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[6]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[5]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[4]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[3]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[2]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|sub_rca_32:my_32_sub|c_in16[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[31]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[30]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[29]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[28]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[27]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[26]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[25]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[24]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[23]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[22]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[21]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[20]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[19]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[18]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[17]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[16]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[15]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[14]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[13]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[12]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[11]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[10]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[9]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[8]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[7]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[6]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[5]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[4]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[3]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[2]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|Add_rca_32:my_32_add|c_in16[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[31]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[30]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[29]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[28]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[27]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[26]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[25]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[24]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[23]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[22]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[21]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[20]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[19]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[18]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[17]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[16]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[15]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[14]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[13]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[12]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[11]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[10]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[9]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[8]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[7]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[6]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[5]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[4]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[3]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[2]" is missing source, defaulting to GND
    Warning (12110): Net "ALU:MY_ALU|carry[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND
    Warning (12110): Net "bus[31]" is missing source, defaulting to GND
    Warning (12110): Net "bus[30]" is missing source, defaulting to GND
    Warning (12110): Net "bus[29]" is missing source, defaulting to GND
    Warning (12110): Net "bus[28]" is missing source, defaulting to GND
    Warning (12110): Net "bus[27]" is missing source, defaulting to GND
    Warning (12110): Net "bus[26]" is missing source, defaulting to GND
    Warning (12110): Net "bus[25]" is missing source, defaulting to GND
    Warning (12110): Net "bus[24]" is missing source, defaulting to GND
    Warning (12110): Net "bus[23]" is missing source, defaulting to GND
    Warning (12110): Net "bus[22]" is missing source, defaulting to GND
    Warning (12110): Net "bus[21]" is missing source, defaulting to GND
    Warning (12110): Net "bus[20]" is missing source, defaulting to GND
    Warning (12110): Net "bus[19]" is missing source, defaulting to GND
    Warning (12110): Net "bus[18]" is missing source, defaulting to GND
    Warning (12110): Net "bus[17]" is missing source, defaulting to GND
    Warning (12110): Net "bus[16]" is missing source, defaulting to GND
    Warning (12110): Net "bus[15]" is missing source, defaulting to GND
    Warning (12110): Net "bus[14]" is missing source, defaulting to GND
    Warning (12110): Net "bus[13]" is missing source, defaulting to GND
    Warning (12110): Net "bus[12]" is missing source, defaulting to GND
    Warning (12110): Net "bus[11]" is missing source, defaulting to GND
    Warning (12110): Net "bus[10]" is missing source, defaulting to GND
    Warning (12110): Net "bus[9]" is missing source, defaulting to GND
    Warning (12110): Net "bus[8]" is missing source, defaulting to GND
    Warning (12110): Net "bus[7]" is missing source, defaulting to GND
    Warning (12110): Net "bus[6]" is missing source, defaulting to GND
    Warning (12110): Net "bus[5]" is missing source, defaulting to GND
    Warning (12110): Net "bus[4]" is missing source, defaulting to GND
    Warning (12110): Net "bus[3]" is missing source, defaulting to GND
    Warning (12110): Net "bus[2]" is missing source, defaulting to GND
    Warning (12110): Net "bus[1]" is missing source, defaulting to GND
    Warning (12110): Net "bus[0]" is missing source, defaulting to GND
    Warning (12110): Net "clr" is missing source, defaulting to GND
Warning (12241): 18 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "R0" is stuck at GND
    Warning (13410): Pin "R1" is stuck at GND
    Warning (13410): Pin "R2" is stuck at GND
    Warning (13410): Pin "R3" is stuck at GND
    Warning (13410): Pin "R4" is stuck at GND
    Warning (13410): Pin "R5" is stuck at GND
    Warning (13410): Pin "R6" is stuck at GND
    Warning (13410): Pin "R7" is stuck at GND
    Warning (13410): Pin "R8" is stuck at GND
    Warning (13410): Pin "R9" is stuck at GND
    Warning (13410): Pin "R10" is stuck at GND
    Warning (13410): Pin "R11" is stuck at GND
    Warning (13410): Pin "R12" is stuck at GND
    Warning (13410): Pin "R13" is stuck at GND
    Warning (13410): Pin "R14" is stuck at GND
    Warning (13410): Pin "R15" is stuck at GND
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 55 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "R0in"
    Warning (15610): No output dependent on input pin "R1in"
    Warning (15610): No output dependent on input pin "R2in"
    Warning (15610): No output dependent on input pin "R3in"
    Warning (15610): No output dependent on input pin "R4in"
    Warning (15610): No output dependent on input pin "R5in"
    Warning (15610): No output dependent on input pin "R6in"
    Warning (15610): No output dependent on input pin "R7in"
    Warning (15610): No output dependent on input pin "R8in"
    Warning (15610): No output dependent on input pin "R9in"
    Warning (15610): No output dependent on input pin "R10in"
    Warning (15610): No output dependent on input pin "R11in"
    Warning (15610): No output dependent on input pin "R12in"
    Warning (15610): No output dependent on input pin "R13in"
    Warning (15610): No output dependent on input pin "R14in"
    Warning (15610): No output dependent on input pin "R15in"
    Warning (15610): No output dependent on input pin "R0out"
    Warning (15610): No output dependent on input pin "R1out"
    Warning (15610): No output dependent on input pin "R2out"
    Warning (15610): No output dependent on input pin "R3out"
    Warning (15610): No output dependent on input pin "R4out"
    Warning (15610): No output dependent on input pin "R5out"
    Warning (15610): No output dependent on input pin "R6out"
    Warning (15610): No output dependent on input pin "R7out"
    Warning (15610): No output dependent on input pin "R8out"
    Warning (15610): No output dependent on input pin "R9out"
    Warning (15610): No output dependent on input pin "R10out"
    Warning (15610): No output dependent on input pin "R11out"
    Warning (15610): No output dependent on input pin "R12out"
    Warning (15610): No output dependent on input pin "R13out"
    Warning (15610): No output dependent on input pin "R14out"
    Warning (15610): No output dependent on input pin "R15out"
    Warning (15610): No output dependent on input pin "PCin"
    Warning (15610): No output dependent on input pin "PCout"
    Warning (15610): No output dependent on input pin "IRin"
    Warning (15610): No output dependent on input pin "MDRin"
    Warning (15610): No output dependent on input pin "MDRout"
    Warning (15610): No output dependent on input pin "MARin"
    Warning (15610): No output dependent on input pin "IncPC"
    Warning (15610): No output dependent on input pin "Cout"
    Warning (15610): No output dependent on input pin "InPortout"
    Warning (15610): No output dependent on input pin "HIin"
    Warning (15610): No output dependent on input pin "LOin"
    Warning (15610): No output dependent on input pin "HIout"
    Warning (15610): No output dependent on input pin "LOout"
    Warning (15610): No output dependent on input pin "ZLowout"
    Warning (15610): No output dependent on input pin "ZHighout"
    Warning (15610): No output dependent on input pin "Yin"
    Warning (15610): No output dependent on input pin "Zlowin"
    Warning (15610): No output dependent on input pin "Zhighin"
    Warning (15610): No output dependent on input pin "ALUselect[0]"
    Warning (15610): No output dependent on input pin "ALUselect[1]"
    Warning (15610): No output dependent on input pin "ALUselect[2]"
    Warning (15610): No output dependent on input pin "ALUselect[3]"
    Warning (15610): No output dependent on input pin "ALUselect[4]"
Info (21057): Implemented 71 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 55 input pins
    Info (21059): Implemented 16 output pins
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 241 warnings
    Info: Peak virtual memory: 386 megabytes
    Info: Processing ended: Thu Feb 23 20:36:23 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg.


