5 8 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -o delay1.1.cdd -T min -v delay1.1.v
3 0 main main delay1.1.v 1 26
2 1 6 2d002d 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 6 2b002e 1 23 18 0 1 c
2 3 6 260026 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 4 6 240027 1 23 14 0 3 c
2 5 6 24002e 1 8 200b4 2 4 2 0 a
2 6 6 1f001f 0 1 400 0 0 a
2 7 6 1f002e 1 38 6026 5 6
2 8 6 160016 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 9 6 16001c 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 10 6 14001d 3 2c 2000a 8 9 32 0 aa aa aa aa aa aa aa aa
2 11 6 110011 2 1 c 0 0 b
2 12 6 9000f 0 2a 20000 0 0 1 0 2
2 13 6 90011 4 27 2100a 11 12 1 0 2
2 14 19 50009 1 0 20004 0 0 2 1 0
2 15 19 10001 0 1 400 0 0 c
2 16 19 10009 1 37 1006 14 15
2 17 20 20003 1 0 20008 0 0 32 64 50 0 0 0 0 0 0 0
2 18 20 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 19 20 10003 4 2c 2000a 17 18 32 0 aa aa aa aa aa aa aa aa
2 20 21 c0010 1 0 20008 0 0 2 1 1
2 21 21 80008 0 1 400 0 0 c
2 22 21 80010 1 37 a 20 21
2 23 22 90009 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 24 22 90009 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 25 22 80009 2 2c 2000a 23 24 32 0 aa aa aa aa aa aa aa aa
2 26 23 50009 1 0 20008 0 0 2 1 4
2 27 23 10001 0 1 400 0 0 c
2 28 23 10009 1 37 a 26 27
1 b 0 3 3000a 1 0 102
1 a 0 4 3000a 2 0 a
1 c 0 4 3000d 2 16 130a
4 7 13 13
4 10 7 0
4 13 10 0
4 28 0 0
4 25 28 0
4 22 25 25
4 19 22 0
4 16 19 19
