
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125857                       # Number of seconds simulated
sim_ticks                                125857454500                       # Number of ticks simulated
final_tick                               125857454500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 970821                       # Simulator instruction rate (inst/s)
host_op_rate                                  1032085                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2797163183                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658812                       # Number of bytes of host memory used
host_seconds                                    44.99                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          153248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5721792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5875040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       153248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        153248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       423840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          423840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           178806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              183595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         13245                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13245                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1217631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45462480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46680111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1217631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1217631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3367619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3367619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3367619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1217631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45462480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             50047731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      183595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13245                       # Number of write requests accepted
system.mem_ctrls.readBursts                    183595                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13245                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11509696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  240384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  672768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5875040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               423840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3756                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2716                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              207                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  125857376500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                183595                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                13245                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    415.163491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   255.530642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.455160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8361     28.50%     28.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4954     16.88%     45.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2444      8.33%     53.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1939      6.61%     60.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2359      8.04%     68.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1846      6.29%     74.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2837      9.67%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1213      4.13%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3388     11.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29341                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     299.690000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    154.556539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    311.180391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           252     42.00%     42.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           71     11.83%     53.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           88     14.67%     68.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           65     10.83%     79.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           42      7.00%     86.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           30      5.00%     91.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           21      3.50%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            9      1.50%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           11      1.83%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      1.00%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.33%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.33%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           600                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.520000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.497468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.872278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              146     24.33%     24.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.50%     24.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              444     74.00%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      1.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           600                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4613802750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7985784000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  899195000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25655.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44405.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        91.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     46.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   151554                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9451                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     639389.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                127256220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 67626900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               694829100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               51098580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9281064000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3408290490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            409110240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     27569705280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12013118880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7454227860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            61079935170                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            485.310428                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         117309051750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    695591500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3940796000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  25565675250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  31284188000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3911259500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  60459944250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 82274220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 43722195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               589221360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3774060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7904885040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2592755010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            372442560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     22526528250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10567030560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11409259260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            56095465245                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            445.706339                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         119193780750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    658575000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3358182000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  42275156000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  27518414500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2646875000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  49400252000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    125857454500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        251714909                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  251714909                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2977296                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.998963                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11124574                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2977328                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.736429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          16990500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.998963                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31181132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31181132                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      6255290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6255290                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4678824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4678824                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      10934114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10934114                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     10934114                       # number of overall hits
system.cpu.dcache.overall_hits::total        10934114                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2793751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2793751                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       183577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       183577                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2977328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2977328                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2977328                       # number of overall misses
system.cpu.dcache.overall_misses::total       2977328                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  50564371500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50564371500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3155864500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3155864500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  53720236000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53720236000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  53720236000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53720236000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9049041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13911442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13911442                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911442                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.308734                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.308734                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.037754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037754                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.214020                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.214020                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.214020                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.214020                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18099.097414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18099.097414                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17190.958018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17190.958018                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 18043.103078                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18043.103078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 18043.103078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18043.103078                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2127900                       # number of writebacks
system.cpu.dcache.writebacks::total           2127900                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2793751                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2793751                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       183577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       183577                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2977328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2977328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2977328                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2977328                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  47770620500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47770620500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2972287500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2972287500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  50742908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50742908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  50742908000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50742908000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.308734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.308734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.037754                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037754                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.214020                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.214020                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.214020                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.214020                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17099.097414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17099.097414                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16190.958018                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16190.958018                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17043.103078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17043.103078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17043.103078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17043.103078                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1404424                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.994601                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42409529                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1404488                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.195722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          54864500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.994601                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45218505                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45218505                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     42409529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42409529                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      42409529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42409529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     42409529                       # number of overall hits
system.cpu.icache.overall_hits::total        42409529                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1404488                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1404488                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1404488                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1404488                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1404488                       # number of overall misses
system.cpu.icache.overall_misses::total       1404488                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  18634253500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18634253500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  18634253500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18634253500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  18634253500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18634253500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13267.648780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13267.648780                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13267.648780                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13267.648780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13267.648780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13267.648780                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1404424                       # number of writebacks
system.cpu.icache.writebacks::total           1404424                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1404488                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1404488                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1404488                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1404488                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1404488                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1404488                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  17229765500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17229765500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  17229765500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17229765500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  17229765500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17229765500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12267.648780                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12267.648780                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12267.648780                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12267.648780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12267.648780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12267.648780                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    184477                       # number of replacements
system.l2.tags.tagsinuse                   511.895304                       # Cycle average of tags in use
system.l2.tags.total_refs                     8543141                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    184989                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.181886                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  75393000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       15.725661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         57.117652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        439.051991                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.030714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.111558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.857523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999796                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 139835101                       # Number of tag accesses
system.l2.tags.data_accesses                139835101                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2127900                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2127900                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1391187                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1391187                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             180603                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                180603                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1399699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1399699                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2617919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2617919                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1399699                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2798522                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4198221                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1399699                       # number of overall hits
system.l2.overall_hits::cpu.data              2798522                       # number of overall hits
system.l2.overall_hits::total                 4198221                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             2974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2974                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4789                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4789                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       175832                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          175832                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4789                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              178806                       # number of demand (read+write) misses
system.l2.demand_misses::total                 183595                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4789                       # number of overall misses
system.l2.overall_misses::cpu.data             178806                       # number of overall misses
system.l2.overall_misses::total                183595                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    800590500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     800590500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    411341000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    411341000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  16071282500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16071282500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     411341000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   16871873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17283214000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    411341000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  16871873000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17283214000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2127900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2127900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1391187                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1391187                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         183577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            183577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1404488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1404488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2793751                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2793751                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1404488                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2977328                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4381816                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1404488                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2977328                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4381816                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.016200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016200                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003410                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.062938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062938                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003410                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.060056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041899                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003410                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.060056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041899                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 269196.536651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 269196.536651                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85892.879516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85892.879516                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91401.351859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91401.351859                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85892.879516                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 94358.539423                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94137.716169                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85892.879516                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 94358.539423                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94137.716169                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                13245                       # number of writebacks
system.l2.writebacks::total                     13245                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2974                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4789                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4789                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       175832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       175832                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         178806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            183595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        178806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           183595                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    770850500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    770850500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    363451000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    363451000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  14312962500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14312962500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    363451000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  15083813000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15447264000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    363451000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  15083813000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15447264000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.016200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.062938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062938                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.060056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041899                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.060056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.041899                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 259196.536651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 259196.536651                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75892.879516                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75892.879516                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81401.351859                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81401.351859                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75892.879516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84358.539423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84137.716169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75892.879516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84358.539423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84137.716169                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        366674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       183079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             180621                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13245                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169834                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2974                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2974                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        180621                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       550269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 550269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6298880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6298880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            183595                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  183595    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              183595                       # Request fanout histogram
system.membus.reqLayer0.occupancy           405120500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          602235000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      8763536                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4381720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        35404                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1400                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1400                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 125857454500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4198239                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2141145                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1404424                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1020628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           183577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          183577                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1404488                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2793751                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4213400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8931952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13145352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     89885184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    163367296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              253252480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          184477                       # Total snoops (count)
system.tol2bus.snoopTraffic                    423840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4566293                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008060                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.089415                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4529489     99.19%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36804      0.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4566293                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6147930000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1404488000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2977328000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
