/*
 * Copyright (C) 2024 Texas Instruments Incorporated
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the
 * distribution.
 *
 * Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

void csl_wiz8m_sb_refclk100p0MHz_16b_5p0Gbps_USB_1l1c_sr(uint32_t base_addr);
void csl_wiz8m_sb_refclk100p0MHz_32b_8Gbps_PCIE_1l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk100p0MHz_32b_8Gbps_PCIE_2l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk122p88MHz_40b_6p144Gbps_JESD_1l1c_sr(uint32_t base_addr);
void csl_wiz8m_sb_refclk122p88MHz_40b_6p144Gbps_JESD_2l1c_sr(uint32_t base_addr);
void csl_wiz8m_sb_refclk122p88MHz_40b_7p3728Gbps_JESD_1l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk122p88MHz_40b_7p3728Gbps_JESD_2l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk122p88MHz_40b_9p83040Gbps_JESD_1l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk122p88MHz_40b_9p83040Gbps_JESD_2l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk125p0MHz_10b_1p25Gbps_SGMII_1l1c_sr4(uint32_t base_addr);
void csl_wiz8m_sb_refclk125p0MHz_10b_1p25Gbps_SGMII_2l1c_sr4(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_10b_1p25Gbps_SGMII_1l1c_sr4(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_10b_1p25Gbps_SGMII_2l1c_sr4(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_10b_3p125Gbps_SGMII_1l1c_sr2(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_10b_3p125Gbps_SGMII_2l1c_sr2(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_20b_3p125Gbps_SRIO_1l1c_sr2(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_20b_3p125Gbps_SRIO_2l1c_sr2(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_20b_5p0Gbps_SRIO_1l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_20b_5p0Gbps_SRIO_2l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_40b_10p0Gbps_Hyperlink_1l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_40b_10p0Gbps_Hyperlink_2l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_40b_10p3125Gbps_XFI_1l1c_sr(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_40b_10p3125Gbps_XFI_2l1c_sr(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_40b_6p25Gbps_Hyperlink_1l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk156p25MHz_40b_6p25Gbps_Hyperlink_2l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk20p0MHz_16b_5p0Gbps_USB_1l1c_sr(uint32_t base_addr);
void csl_wiz8m_sb_refclk60p0MHz_20b_6Gbps_SATA_1l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk60p0MHz_20b_6Gbps_SATA_2l1c(uint32_t base_addr);
void csl_wiz8m_sb_refclk100p0MHz_16b_5p0Gbps_USBSSC_1l1c_sr(uint32_t base_addr);
