{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426280253393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426280253397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 02:27:32 2015 " "Processing started: Sat Mar 14 02:27:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426280253397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426280253397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426280253398 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426280253918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file key_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_lcd " "Found entity 1: key_lcd" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426280254145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426280254145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boolmy key_lcd.v(95) " "Verilog HDL Implicit Net warning at key_lcd.v(95): created implicit net for \"boolmy\"" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426280254147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_lcd " "Elaborating entity \"key_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426280254321 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst key_lcd.v(214) " "Verilog HDL Always Construct warning at key_lcd.v(214): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280254358 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state key_lcd.v(222) " "Verilog HDL Always Construct warning at key_lcd.v(222): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280254358 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_cmd key_lcd.v(225) " "Verilog HDL Always Construct warning at key_lcd.v(225): variable \"count_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280254359 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_cmd key_lcd.v(227) " "Verilog HDL Always Construct warning at key_lcd.v(227): variable \"count_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280254359 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_cmd key_lcd.v(239) " "Verilog HDL Always Construct warning at key_lcd.v(239): variable \"count_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280254361 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_cmd key_lcd.v(247) " "Verilog HDL Always Construct warning at key_lcd.v(247): variable \"count_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280254361 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_cmd key_lcd.v(252) " "Verilog HDL Always Construct warning at key_lcd.v(252): variable \"count_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280254362 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lcd_dat key_lcd.v(257) " "Verilog HDL Always Construct warning at key_lcd.v(257): variable \"lcd_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280254362 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lcd_dat key_lcd.v(265) " "Verilog HDL Always Construct warning at key_lcd.v(265): variable \"lcd_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280254362 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lcd_dat key_lcd.v(273) " "Verilog HDL Always Construct warning at key_lcd.v(273): variable \"lcd_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280254363 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_debounce key_lcd.v(279) " "Verilog HDL Always Construct warning at key_lcd.v(279): variable \"state_debounce\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280254363 "|key_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_cmd key_lcd.v(211) " "Verilog HDL Always Construct warning at key_lcd.v(211): inferring latch(es) for variable \"count_cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426280254365 "|key_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd key_lcd.v(211) " "Verilog HDL Always Construct warning at key_lcd.v(211): inferring latch(es) for variable \"lcd\", which holds its previous value in one or more paths through the always construct" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426280254365 "|key_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_rs key_lcd.v(211) " "Verilog HDL Always Construct warning at key_lcd.v(211): inferring latch(es) for variable \"lcd_rs\", which holds its previous value in one or more paths through the always construct" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426280254366 "|key_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_rw key_lcd.v(211) " "Verilog HDL Always Construct warning at key_lcd.v(211): inferring latch(es) for variable \"lcd_rw\", which holds its previous value in one or more paths through the always construct" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426280254366 "|key_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_en key_lcd.v(211) " "Verilog HDL Always Construct warning at key_lcd.v(211): inferring latch(es) for variable \"lcd_en\", which holds its previous value in one or more paths through the always construct" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426280254366 "|key_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lcd_commands.data_a 0 key_lcd.v(29) " "Net \"lcd_commands.data_a\" at key_lcd.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426280254370 "|key_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lcd_commands.waddr_a 0 key_lcd.v(29) " "Net \"lcd_commands.waddr_a\" at key_lcd.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426280254371 "|key_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lcd_commands.we_a 0 key_lcd.v(29) " "Net \"lcd_commands.we_a\" at key_lcd.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426280254371 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_en key_lcd.v(211) " "Inferred latch for \"lcd_en\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254373 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_rw key_lcd.v(211) " "Inferred latch for \"lcd_rw\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254373 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_rs key_lcd.v(211) " "Inferred latch for \"lcd_rs\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254374 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[0\] key_lcd.v(211) " "Inferred latch for \"lcd\[0\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254374 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[1\] key_lcd.v(211) " "Inferred latch for \"lcd\[1\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254375 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[2\] key_lcd.v(211) " "Inferred latch for \"lcd\[2\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254375 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[3\] key_lcd.v(211) " "Inferred latch for \"lcd\[3\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254375 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[4\] key_lcd.v(211) " "Inferred latch for \"lcd\[4\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254376 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[5\] key_lcd.v(211) " "Inferred latch for \"lcd\[5\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254376 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[6\] key_lcd.v(211) " "Inferred latch for \"lcd\[6\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254376 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[7\] key_lcd.v(211) " "Inferred latch for \"lcd\[7\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254377 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[0\] key_lcd.v(211) " "Inferred latch for \"count_cmd\[0\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254377 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[1\] key_lcd.v(211) " "Inferred latch for \"count_cmd\[1\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254377 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[2\] key_lcd.v(211) " "Inferred latch for \"count_cmd\[2\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280254377 "|key_lcd"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 5 /home/tinchuk/ee214/lcd/db/lcd.ram0_key_lcd_7e8d76ae.hdl.mif " "Memory depth (8) in the design file differs from memory depth (5) in the Memory Initialization File \"/home/tinchuk/ee214/lcd/db/lcd.ram0_key_lcd_7e8d76ae.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1426280254645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count_cmd\[0\] " "LATCH primitive \"count_cmd\[0\]\" is permanently disabled" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1426280254704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count_cmd\[1\] " "LATCH primitive \"count_cmd\[1\]\" is permanently disabled" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1426280254704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count_cmd\[2\] " "LATCH primitive \"count_cmd\[2\]\" is permanently disabled" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1426280254704 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[0\] GND " "Pin \"lcd\[0\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|lcd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[1\] GND " "Pin \"lcd\[1\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|lcd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[2\] GND " "Pin \"lcd\[2\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|lcd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[3\] VCC " "Pin \"lcd\[3\]\" is stuck at VCC" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|lcd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[4\] VCC " "Pin \"lcd\[4\]\" is stuck at VCC" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|lcd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[5\] VCC " "Pin \"lcd\[5\]\" is stuck at VCC" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|lcd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[6\] GND " "Pin \"lcd\[6\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|lcd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[7\] GND " "Pin \"lcd\[7\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|lcd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_en GND " "Pin \"lcd_en\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280255141 "|key_lcd|lcd_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1426280255141 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1426280255708 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426280255749 "|key_lcd|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1426280255749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426280255751 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426280255751 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426280255751 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426280255751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426280255964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 02:27:35 2015 " "Processing ended: Sat Mar 14 02:27:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426280255964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426280255964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426280255964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426280255964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426280262186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426280262188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 02:27:40 2015 " "Processing started: Sat Mar 14 02:27:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426280262188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1426280262188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd -c lcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1426280262189 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1426280262310 ""}
{ "Info" "0" "" "Project  = lcd" {  } {  } 0 0 "Project  = lcd" 0 0 "Fitter" 0 0 1426280262313 ""}
{ "Info" "0" "" "Revision = lcd" {  } {  } 0 0 "Revision = lcd" 0 0 "Fitter" 0 0 1426280262313 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1426280262434 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1426280262441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1426280262496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1426280262496 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1426280262586 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1426280262620 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1426280262898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1426280262898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1426280262898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1426280262898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1426280262898 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1426280262898 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd.sdc " "Synopsys Design Constraints File file not found: 'lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1426280263131 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1426280263133 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1426280263142 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1426280263142 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426280263143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426280263143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426280263143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     count\[0\] " "   1.000     count\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426280263143 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1426280263143 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1426280263151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1426280263153 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1426280263181 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "WideAnd0 Global clock " "Automatically promoted signal \"WideAnd0\" to use Global clock" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 93 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1426280263195 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock " "Automatically promoted signal \"clk\" to use Global clock" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 15 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1426280263196 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk " "Pin \"clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { clk } } } { "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/tinchuk/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 15 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/lcd/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1426280263196 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1426280263197 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1426280263203 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1426280263239 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1426280263306 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1426280263307 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1426280263308 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1426280263308 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426280263355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1426280263610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426280263816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1426280263848 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1426280264684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426280264684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1426280264774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/tinchuk/ee214/lcd/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1426280265235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1426280265235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426280265584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1426280265584 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1426280265584 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1426280265605 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426280265620 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1426280265688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tinchuk/ee214/lcd/output_files/lcd.fit.smsg " "Generated suppressed messages file /home/tinchuk/ee214/lcd/output_files/lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1426280265815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426280265874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 02:27:45 2015 " "Processing ended: Sat Mar 14 02:27:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426280265874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426280265874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426280265874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1426280265874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1426280273270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426280273273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 02:27:52 2015 " "Processing started: Sat Mar 14 02:27:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426280273273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1426280273273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcd -c lcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1426280273274 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1426280273889 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1426280273903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426280274247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 02:27:54 2015 " "Processing ended: Sat Mar 14 02:27:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426280274247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426280274247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426280274247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1426280274247 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1426280274931 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1426280280742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426280280744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 02:27:59 2015 " "Processing started: Sat Mar 14 02:27:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426280280744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426280280744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd -c lcd " "Command: quartus_sta lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426280280745 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1426280280846 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426280281260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1426280281343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1426280281343 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1426280281415 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1426280281862 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd.sdc " "Synopsys Design Constraints File file not found: 'lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1426280281960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1426280281962 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count\[0\] count\[0\] " "create_clock -period 1.000 -name count\[0\] count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1426280281967 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1426280281967 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1426280281967 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1426280281972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1426280282003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.238 " "Worst-case setup slack is -6.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.238             -93.118 count\[0\]  " "   -6.238             -93.118 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508              -2.739 clk  " "   -1.508              -2.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426280282005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.394 " "Worst-case hold slack is -5.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.394             -15.823 clk  " "   -5.394             -15.823 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402               0.000 count\[0\]  " "    1.402               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426280282010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1426280282014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1426280282017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 count\[0\]  " "    0.234               0.000 count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426280282019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426280282019 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1426280282091 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1426280282118 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1426280282119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426280282212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 02:28:02 2015 " "Processing ended: Sat Mar 14 02:28:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426280282212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426280282212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426280282212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426280282212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426280289504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426280289508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 02:28:08 2015 " "Processing started: Sat Mar 14 02:28:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426280289508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426280289508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lcd -c lcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426280289509 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "lcd.vho lcd_vhd.sdo /home/tinchuk/ee214/lcd/simulation/modelsim/ simulation " "Generated files \"lcd.vho\" and \"lcd_vhd.sdo\" in directory \"/home/tinchuk/ee214/lcd/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1426280290199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426280290282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 02:28:10 2015 " "Processing ended: Sat Mar 14 02:28:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426280290282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426280290282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426280290282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426280290282 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426280290511 ""}
