[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vectorgates|Vectorgates>io_out_not",
    "sources":[
      "~Vectorgates|Vectorgates>io_b",
      "~Vectorgates|Vectorgates>io_a"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vectorgates|Vectorgates>io_out_or_bitwise",
    "sources":[
      "~Vectorgates|Vectorgates>io_a",
      "~Vectorgates|Vectorgates>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Vectorgates|Vectorgates>io_out_or_logical",
    "sources":[
      "~Vectorgates|Vectorgates>io_a",
      "~Vectorgates|Vectorgates>io_b"
    ]
  }
]