Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec 18 15:05:36 2020
| Host         : wg-T470p running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Clk_div_u0/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.271        0.000                      0                   63        0.240        0.000                      0                   63        9.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.271        0.000                      0                   63        0.240        0.000                      0                   63        9.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.271ns  (required time - arrival time)
  Source:                 Clk_div_u0/cnt0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Clk_div_u0/cnt0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 1.193ns (32.280%)  route 2.503ns (67.720%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.567     5.131    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  Clk_div_u0/cnt0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.419     5.550 r  Clk_div_u0/cnt0_reg[27]/Q
                         net (fo=3, routed)           0.700     6.250    Clk_div_u0/cnt0[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I3_O)        0.324     6.574 r  Clk_div_u0/cnt0[27]_i_9/O
                         net (fo=1, routed)           0.436     7.011    Clk_div_u0/cnt0[27]_i_9_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.326     7.337 r  Clk_div_u0/cnt0[27]_i_5/O
                         net (fo=28, routed)          1.366     8.703    Clk_div_u0/cnt0[27]_i_5_n_0
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.827 r  Clk_div_u0/cnt0[12]_i_1/O
                         net (fo=1, routed)           0.000     8.827    Clk_div_u0/cnt0_0[12]
    SLICE_X45Y40         FDRE                                         r  Clk_div_u0/cnt0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.446    24.830    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  Clk_div_u0/cnt0_reg[12]/C
                         clock pessimism              0.274    25.104    
                         clock uncertainty           -0.035    25.068    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.029    25.097    Clk_div_u0/cnt0_reg[12]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 16.271    

Slack (MET) :             16.289ns  (required time - arrival time)
  Source:                 Clk_div_u0/cnt0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Clk_div_u0/cnt0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.221ns (32.789%)  route 2.503ns (67.211%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.567     5.131    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  Clk_div_u0/cnt0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.419     5.550 r  Clk_div_u0/cnt0_reg[27]/Q
                         net (fo=3, routed)           0.700     6.250    Clk_div_u0/cnt0[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I3_O)        0.324     6.574 r  Clk_div_u0/cnt0[27]_i_9/O
                         net (fo=1, routed)           0.436     7.011    Clk_div_u0/cnt0[27]_i_9_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.326     7.337 r  Clk_div_u0/cnt0[27]_i_5/O
                         net (fo=28, routed)          1.366     8.703    Clk_div_u0/cnt0[27]_i_5_n_0
    SLICE_X45Y40         LUT4 (Prop_lut4_I3_O)        0.152     8.855 r  Clk_div_u0/cnt0[7]_i_1/O
                         net (fo=1, routed)           0.000     8.855    Clk_div_u0/cnt0_0[7]
    SLICE_X45Y40         FDRE                                         r  Clk_div_u0/cnt0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.446    24.830    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  Clk_div_u0/cnt0_reg[7]/C
                         clock pessimism              0.274    25.104    
                         clock uncertainty           -0.035    25.068    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.075    25.143    Clk_div_u0/cnt0_reg[7]
  -------------------------------------------------------------------
                         required time                         25.143    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 16.289    

Slack (MET) :             16.302ns  (required time - arrival time)
  Source:                 Clk_div_u0/cnt0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Clk_div_u0/cnt0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.193ns (32.538%)  route 2.473ns (67.462%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.567     5.131    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  Clk_div_u0/cnt0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.419     5.550 r  Clk_div_u0/cnt0_reg[27]/Q
                         net (fo=3, routed)           0.700     6.250    Clk_div_u0/cnt0[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I3_O)        0.324     6.574 r  Clk_div_u0/cnt0[27]_i_9/O
                         net (fo=1, routed)           0.436     7.011    Clk_div_u0/cnt0[27]_i_9_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.326     7.337 r  Clk_div_u0/cnt0[27]_i_5/O
                         net (fo=28, routed)          1.337     8.673    Clk_div_u0/cnt0[27]_i_5_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.124     8.797 r  Clk_div_u0/cnt0[2]_i_1/O
                         net (fo=1, routed)           0.000     8.797    Clk_div_u0/cnt0_0[2]
    SLICE_X45Y39         FDRE                                         r  Clk_div_u0/cnt0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.446    24.830    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  Clk_div_u0/cnt0_reg[2]/C
                         clock pessimism              0.274    25.104    
                         clock uncertainty           -0.035    25.068    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.031    25.099    Clk_div_u0/cnt0_reg[2]
  -------------------------------------------------------------------
                         required time                         25.099    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                 16.302    

Slack (MET) :             16.302ns  (required time - arrival time)
  Source:                 Clk_div_u0/cnt0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Clk_div_u0/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 1.193ns (32.556%)  route 2.471ns (67.444%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.567     5.131    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  Clk_div_u0/cnt0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.419     5.550 r  Clk_div_u0/cnt0_reg[27]/Q
                         net (fo=3, routed)           0.700     6.250    Clk_div_u0/cnt0[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I3_O)        0.324     6.574 r  Clk_div_u0/cnt0[27]_i_9/O
                         net (fo=1, routed)           0.436     7.011    Clk_div_u0/cnt0[27]_i_9_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.326     7.337 r  Clk_div_u0/cnt0[27]_i_5/O
                         net (fo=28, routed)          1.335     8.671    Clk_div_u0/cnt0[27]_i_5_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I2_O)        0.124     8.795 r  Clk_div_u0/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000     8.795    Clk_div_u0/cnt0[0]_i_1_n_0
    SLICE_X45Y39         FDRE                                         r  Clk_div_u0/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.446    24.830    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  Clk_div_u0/cnt0_reg[0]/C
                         clock pessimism              0.274    25.104    
                         clock uncertainty           -0.035    25.068    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.029    25.097    Clk_div_u0/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         25.097    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 16.302    

Slack (MET) :             16.318ns  (required time - arrival time)
  Source:                 Clk_div_u0/cnt0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Clk_div_u0/cnt0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 1.221ns (33.050%)  route 2.473ns (66.950%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.567     5.131    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  Clk_div_u0/cnt0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.419     5.550 r  Clk_div_u0/cnt0_reg[27]/Q
                         net (fo=3, routed)           0.700     6.250    Clk_div_u0/cnt0[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I3_O)        0.324     6.574 r  Clk_div_u0/cnt0[27]_i_9/O
                         net (fo=1, routed)           0.436     7.011    Clk_div_u0/cnt0[27]_i_9_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.326     7.337 r  Clk_div_u0/cnt0[27]_i_5/O
                         net (fo=28, routed)          1.337     8.673    Clk_div_u0/cnt0[27]_i_5_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.152     8.825 r  Clk_div_u0/cnt0[3]_i_1/O
                         net (fo=1, routed)           0.000     8.825    Clk_div_u0/cnt0_0[3]
    SLICE_X45Y39         FDRE                                         r  Clk_div_u0/cnt0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.446    24.830    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  Clk_div_u0/cnt0_reg[3]/C
                         clock pessimism              0.274    25.104    
                         clock uncertainty           -0.035    25.068    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.075    25.143    Clk_div_u0/cnt0_reg[3]
  -------------------------------------------------------------------
                         required time                         25.143    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                 16.318    

Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 Clk_div_u0/cnt0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Clk_div_u0/cnt0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.221ns (33.068%)  route 2.471ns (66.932%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.567     5.131    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  Clk_div_u0/cnt0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.419     5.550 r  Clk_div_u0/cnt0_reg[27]/Q
                         net (fo=3, routed)           0.700     6.250    Clk_div_u0/cnt0[27]
    SLICE_X45Y43         LUT4 (Prop_lut4_I3_O)        0.324     6.574 r  Clk_div_u0/cnt0[27]_i_9/O
                         net (fo=1, routed)           0.436     7.011    Clk_div_u0/cnt0[27]_i_9_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.326     7.337 r  Clk_div_u0/cnt0[27]_i_5/O
                         net (fo=28, routed)          1.335     8.671    Clk_div_u0/cnt0[27]_i_5_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.152     8.823 r  Clk_div_u0/cnt0[1]_i_1/O
                         net (fo=1, routed)           0.000     8.823    Clk_div_u0/cnt0_0[1]
    SLICE_X45Y39         FDRE                                         r  Clk_div_u0/cnt0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.446    24.830    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  Clk_div_u0/cnt0_reg[1]/C
                         clock pessimism              0.274    25.104    
                         clock uncertainty           -0.035    25.068    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.075    25.143    Clk_div_u0/cnt0_reg[1]
  -------------------------------------------------------------------
                         required time                         25.143    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                 16.320    

Slack (MET) :             16.336ns  (required time - arrival time)
  Source:                 Clk_div_u0/cnt0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Clk_div_u0/cnt0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 2.273ns (61.759%)  route 1.407ns (38.241%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.565     5.129    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  Clk_div_u0/cnt0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  Clk_div_u0/cnt0_reg[6]/Q
                         net (fo=2, routed)           0.617     6.165    Clk_div_u0/cnt0[6]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.011 r  Clk_div_u0/cnt00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.011    Clk_div_u0/cnt00_carry__0_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  Clk_div_u0/cnt00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.125    Clk_div_u0/cnt00_carry__1_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  Clk_div_u0/cnt00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.239    Clk_div_u0/cnt00_carry__2_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  Clk_div_u0/cnt00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.353    Clk_div_u0/cnt00_carry__3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.687 r  Clk_div_u0/cnt00_carry__4/O[1]
                         net (fo=1, routed)           0.791     8.477    Clk_div_u0/data0[22]
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.332     8.809 r  Clk_div_u0/cnt0[22]_i_1/O
                         net (fo=1, routed)           0.000     8.809    Clk_div_u0/cnt0_0[22]
    SLICE_X45Y43         FDRE                                         r  Clk_div_u0/cnt0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.448    24.832    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  Clk_div_u0/cnt0_reg[22]/C
                         clock pessimism              0.274    25.106    
                         clock uncertainty           -0.035    25.070    
    SLICE_X45Y43         FDRE (Setup_fdre_C_D)        0.075    25.145    Clk_div_u0/cnt0_reg[22]
  -------------------------------------------------------------------
                         required time                         25.145    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                 16.336    

Slack (MET) :             16.399ns  (required time - arrival time)
  Source:                 Clk_div_u0/cnt0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Clk_div_u0/cnt0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.964ns (26.978%)  route 2.609ns (73.022%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.565     5.129    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  Clk_div_u0/cnt0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  Clk_div_u0/cnt0_reg[9]/Q
                         net (fo=2, routed)           0.825     6.373    Clk_div_u0/cnt0[9]
    SLICE_X45Y41         LUT4 (Prop_lut4_I3_O)        0.297     6.670 r  Clk_div_u0/cnt0[27]_i_6/O
                         net (fo=1, routed)           0.363     7.033    Clk_div_u0/cnt0[27]_i_6_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.157 r  Clk_div_u0/cnt0[27]_i_3/O
                         net (fo=29, routed)          1.421     8.578    Clk_div_u0/cnt0[27]_i_3_n_0
    SLICE_X45Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.702 r  Clk_div_u0/cnt0[21]_i_1/O
                         net (fo=1, routed)           0.000     8.702    Clk_div_u0/cnt0_0[21]
    SLICE_X45Y44         FDRE                                         r  Clk_div_u0/cnt0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.448    24.832    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  Clk_div_u0/cnt0_reg[21]/C
                         clock pessimism              0.274    25.106    
                         clock uncertainty           -0.035    25.070    
    SLICE_X45Y44         FDRE (Setup_fdre_C_D)        0.031    25.101    Clk_div_u0/cnt0_reg[21]
  -------------------------------------------------------------------
                         required time                         25.101    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                 16.399    

Slack (MET) :             16.405ns  (required time - arrival time)
  Source:                 Clk_div_u0/cnt0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Clk_div_u0/cnt0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 2.268ns (62.800%)  route 1.343ns (37.200%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.565     5.129    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  Clk_div_u0/cnt0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  Clk_div_u0/cnt0_reg[6]/Q
                         net (fo=2, routed)           0.617     6.165    Clk_div_u0/cnt0[6]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.011 r  Clk_div_u0/cnt00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.011    Clk_div_u0/cnt00_carry__0_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  Clk_div_u0/cnt00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.125    Clk_div_u0/cnt00_carry__1_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  Clk_div_u0/cnt00_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.239    Clk_div_u0/cnt00_carry__2_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  Clk_div_u0/cnt00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.353    Clk_div_u0/cnt00_carry__3_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  Clk_div_u0/cnt00_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.467    Clk_div_u0/cnt00_carry__4_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.689 r  Clk_div_u0/cnt00_carry__5/O[0]
                         net (fo=1, routed)           0.727     8.415    Clk_div_u0/data0[25]
    SLICE_X45Y44         LUT4 (Prop_lut4_I0_O)        0.325     8.740 r  Clk_div_u0/cnt0[25]_i_1/O
                         net (fo=1, routed)           0.000     8.740    Clk_div_u0/cnt0_0[25]
    SLICE_X45Y44         FDRE                                         r  Clk_div_u0/cnt0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.448    24.832    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  Clk_div_u0/cnt0_reg[25]/C
                         clock pessimism              0.274    25.106    
                         clock uncertainty           -0.035    25.070    
    SLICE_X45Y44         FDRE (Setup_fdre_C_D)        0.075    25.145    Clk_div_u0/cnt0_reg[25]
  -------------------------------------------------------------------
                         required time                         25.145    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 16.405    

Slack (MET) :             16.413ns  (required time - arrival time)
  Source:                 Clk_div_u0/cnt0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Clk_div_u0/cnt0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.994ns (27.586%)  route 2.609ns (72.414%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.565     5.129    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  Clk_div_u0/cnt0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  Clk_div_u0/cnt0_reg[9]/Q
                         net (fo=2, routed)           0.825     6.373    Clk_div_u0/cnt0[9]
    SLICE_X45Y41         LUT4 (Prop_lut4_I3_O)        0.297     6.670 r  Clk_div_u0/cnt0[27]_i_6/O
                         net (fo=1, routed)           0.363     7.033    Clk_div_u0/cnt0[27]_i_6_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.157 r  Clk_div_u0/cnt0[27]_i_3/O
                         net (fo=29, routed)          1.421     8.578    Clk_div_u0/cnt0[27]_i_3_n_0
    SLICE_X45Y44         LUT4 (Prop_lut4_I1_O)        0.154     8.732 r  Clk_div_u0/cnt0[26]_i_1/O
                         net (fo=1, routed)           0.000     8.732    Clk_div_u0/cnt0_0[26]
    SLICE_X45Y44         FDRE                                         r  Clk_div_u0/cnt0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.448    24.832    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X45Y44         FDRE                                         r  Clk_div_u0/cnt0_reg[26]/C
                         clock pessimism              0.274    25.106    
                         clock uncertainty           -0.035    25.070    
    SLICE_X45Y44         FDRE (Setup_fdre_C_D)        0.075    25.145    Clk_div_u0/cnt0_reg[26]
  -------------------------------------------------------------------
                         required time                         25.145    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                 16.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 display_u0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.617%)  route 0.135ns (37.383%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.565     1.490    display_u0/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  display_u0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  display_u0/count_reg[17]/Q
                         net (fo=10, routed)          0.135     1.766    display_u0/p_0_in[2]
    SLICE_X49Y42         MUXF7 (Prop_muxf7_S_O)       0.085     1.851 r  display_u0/digit_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    display_u0/digit_0[3]
    SLICE_X49Y42         FDRE                                         r  display_u0/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.835     2.005    display_u0/clk_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  display_u0/digit_reg[3]/C
                         clock pessimism             -0.499     1.506    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.105     1.611    display_u0/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 display_u0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.359%)  route 0.142ns (38.641%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.565     1.490    display_u0/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  display_u0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  display_u0/count_reg[17]/Q
                         net (fo=10, routed)          0.142     1.774    display_u0/p_0_in[2]
    SLICE_X49Y41         MUXF7 (Prop_muxf7_S_O)       0.085     1.859 r  display_u0/digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    display_u0/digit_0[1]
    SLICE_X49Y41         FDRE                                         r  display_u0/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.835     2.005    display_u0/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  display_u0/digit_reg[1]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.105     1.608    display_u0/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Clk_div_u0/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Clk_div_u0/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     1.488    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  Clk_div_u0/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Clk_div_u0/clk_div_reg/Q
                         net (fo=2, routed)           0.170     1.800    Clk_div_u0/clk_div
    SLICE_X43Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.845 r  Clk_div_u0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.845    Clk_div_u0/clk_div_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  Clk_div_u0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.833     2.003    Clk_div_u0/clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  Clk_div_u0/clk_div_reg/C
                         clock pessimism             -0.515     1.488    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.091     1.579    Clk_div_u0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display_u0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     1.488    display_u0/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  display_u0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  display_u0/count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.751    display_u0/count_reg_n_0_[2]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  display_u0/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    display_u0/count_reg[0]_i_1_n_5
    SLICE_X48Y37         FDRE                                         r  display_u0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.832     2.002    display_u0/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  display_u0/count_reg[2]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.105     1.593    display_u0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display_u0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.564     1.489    display_u0/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  display_u0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  display_u0/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.752    display_u0/count_reg_n_0_[10]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  display_u0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    display_u0/count_reg[8]_i_1_n_5
    SLICE_X48Y39         FDRE                                         r  display_u0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.834     2.004    display_u0/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  display_u0/count_reg[10]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.105     1.594    display_u0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display_u0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.565     1.490    display_u0/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  display_u0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  display_u0/count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.753    display_u0/count_reg_n_0_[14]
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  display_u0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    display_u0/count_reg[12]_i_1_n_5
    SLICE_X48Y40         FDRE                                         r  display_u0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.835     2.005    display_u0/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  display_u0/count_reg[14]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.105     1.595    display_u0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display_u0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.564     1.489    display_u0/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display_u0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  display_u0/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.752    display_u0/count_reg_n_0_[6]
    SLICE_X48Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  display_u0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    display_u0/count_reg[4]_i_1_n_5
    SLICE_X48Y38         FDRE                                         r  display_u0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.834     2.004    display_u0/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  display_u0/count_reg[6]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.105     1.594    display_u0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display_u0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.565     1.490    display_u0/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  display_u0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  display_u0/count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.753    display_u0/count_reg_n_0_[14]
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.897 r  display_u0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    display_u0/count_reg[12]_i_1_n_4
    SLICE_X48Y40         FDRE                                         r  display_u0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.835     2.005    display_u0/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  display_u0/count_reg[15]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.105     1.595    display_u0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display_u0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     1.488    display_u0/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  display_u0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  display_u0/count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.751    display_u0/count_reg_n_0_[2]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.895 r  display_u0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    display_u0/count_reg[0]_i_1_n_4
    SLICE_X48Y37         FDRE                                         r  display_u0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.832     2.002    display_u0/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  display_u0/count_reg[3]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.105     1.593    display_u0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display_u0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_u0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.564     1.489    display_u0/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  display_u0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  display_u0/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.752    display_u0/count_reg_n_0_[10]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.896 r  display_u0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    display_u0/count_reg[8]_i_1_n_4
    SLICE_X48Y39         FDRE                                         r  display_u0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.834     2.004    display_u0/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  display_u0/count_reg[11]/C
                         clock pessimism             -0.515     1.489    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.105     1.594    display_u0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y43   Clk_div_u0/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y39   Clk_div_u0/cnt0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y41   Clk_div_u0/cnt0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y41   Clk_div_u0/cnt0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y40   Clk_div_u0/cnt0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y41   Clk_div_u0/cnt0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y42   Clk_div_u0/cnt0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y42   Clk_div_u0/cnt0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y44   Clk_div_u0/cnt0_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y43   Clk_div_u0/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y39   Clk_div_u0/cnt0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y41   Clk_div_u0/cnt0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y41   Clk_div_u0/cnt0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y40   Clk_div_u0/cnt0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y41   Clk_div_u0/cnt0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y42   Clk_div_u0/cnt0_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y42   Clk_div_u0/cnt0_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y44   Clk_div_u0/cnt0_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y44   Clk_div_u0/cnt0_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y43   Clk_div_u0/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y39   Clk_div_u0/cnt0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y41   Clk_div_u0/cnt0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y41   Clk_div_u0/cnt0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y40   Clk_div_u0/cnt0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y41   Clk_div_u0/cnt0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y42   Clk_div_u0/cnt0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y42   Clk_div_u0/cnt0_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y44   Clk_div_u0/cnt0_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y43   Clk_div_u0/cnt0_reg[22]/C



