
---------- Begin Simulation Statistics ----------
final_tick                               110271164000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192117                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685572                       # Number of bytes of host memory used
host_op_rate                                   210238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   520.52                       # Real time elapsed on the host
host_tick_rate                              211850090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110271                       # Number of seconds simulated
sim_ticks                                110271164000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.970333                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8735502                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10044232                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                350                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            152014                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16614914                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300033                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          610185                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           310152                       # Number of indirect misses.
system.cpu.branchPred.lookups                20722403                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050649                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.102712                       # CPI: cycles per instruction
system.cpu.discardedOps                        705454                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49981366                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17238248                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10039729                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2298587                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.906855                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        110271164                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       107972577                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11864                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          231                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        34133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          183                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        68702                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            184                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                406                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1679                       # Transaction distribution
system.membus.trans_dist::CleanEvict               66                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9713                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9713                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           406                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3020288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3020288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10119                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10119    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10119                       # Request fanout histogram
system.membus.respLayer1.occupancy          176919750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            38728000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             23783                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30531                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          517                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           709                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23074                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       101342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                103277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       313856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     16055808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16369664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1929                       # Total snoops (count)
system.tol2bus.snoopTraffic                    429824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            36504                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011560                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107153                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  36083     98.85%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    420      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              36504                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          303654000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         304798995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6381000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23974                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24451                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 477                       # number of overall hits
system.l2.overall_hits::.cpu.data               23974                       # number of overall hits
system.l2.overall_hits::total                   24451                       # number of overall hits
system.l2.demand_misses::.cpu.inst                232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9892                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10124                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               232                       # number of overall misses
system.l2.overall_misses::.cpu.data              9892                       # number of overall misses
system.l2.overall_misses::total                 10124                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27408000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1214827000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1242235000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27408000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1214827000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1242235000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34575                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34575                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.327221                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.292092                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292813                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.327221                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.292092                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292813                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 118137.931034                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 122809.037606                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122701.995259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 118137.931034                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 122809.037606                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122701.995259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1679                       # number of writebacks
system.l2.writebacks::total                      1679                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10119                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22768000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1016596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1039364000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22768000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1016596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1039364000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.327221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.291945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.292668                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.327221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.291945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292668                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98137.931034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 102821.482755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102714.102184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98137.931034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 102821.482755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102714.102184                       # average overall mshr miss latency
system.l2.replacements                           1929                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28852                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          503                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              503                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          503                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          503                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1079                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9713                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9713                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1192975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1192975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.900019                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900019                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 122822.505920                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122822.505920                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    998715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    998715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.900019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900019                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 102822.505920                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102822.505920                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27408000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27408000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.327221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.327221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118137.931034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118137.931034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22768000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22768000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.327221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.327221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98137.931034                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98137.931034                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         22895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21852000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21852000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 122078.212291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122078.212291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17881000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17881000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 102764.367816                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102764.367816                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6500.084491                       # Cycle average of tags in use
system.l2.tags.total_refs                       68466                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10121                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.764747                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.751720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.838711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6419.494059                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.783630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.793467                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7635                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    284005                       # Number of tag accesses
system.l2.tags.data_accesses                   284005                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          59392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2531072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2590464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        59392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       429824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          429824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1679                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            538600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22953163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              23491763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       538600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           538600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3897882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3897882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3897882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           538600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22953163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27389645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.075020406750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          335                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          335                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               80527                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6377                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1679                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6716                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              432                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1007565000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  202380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1766490000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24892.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43642.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    31061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5934                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40476                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6716                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.535848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   278.902323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   144.953838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           27      0.27%      0.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27      0.27%      0.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9140     89.77%     90.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      0.20%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          610      5.99%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      0.10%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      0.52%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      0.22%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          273      2.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10182                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     120.823881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.765751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1256.876783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          331     98.81%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           335                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.002985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.002913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.054636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              334     99.70%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           335                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2590464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  428864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2590464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               429824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        23.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     23.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  110253634000                       # Total gap between requests
system.mem_ctrls.avgGap                    9345112.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        59392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2531072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       428864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 538599.556272027665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22953162.986472148448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3889176.321744458750                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6716                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35564750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1730925250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2021278484500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38324.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43767.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 300964634.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             36285480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             19286190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           145313280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17455680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8704531680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9198330540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34598164800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        52719367650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.088430                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89844015250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3682120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16745028750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             36414000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             19354500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           143685360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17523540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8704531680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9013864290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34753504800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52688878170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        477.811934                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  90249894500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3682120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16339149500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    110271164000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26267779                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26267779                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26267779                       # number of overall hits
system.cpu.icache.overall_hits::total        26267779                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          709                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            709                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          709                       # number of overall misses
system.cpu.icache.overall_misses::total           709                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41709000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41709000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41709000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41709000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26268488                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26268488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26268488                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26268488                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58827.926657                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58827.926657                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58827.926657                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58827.926657                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          517                       # number of writebacks
system.cpu.icache.writebacks::total               517                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          709                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          709                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          709                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          709                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40291000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40291000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56827.926657                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56827.926657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56827.926657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56827.926657                       # average overall mshr miss latency
system.cpu.icache.replacements                    517                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26267779                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26267779                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          709                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           709                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41709000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41709000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26268488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26268488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58827.926657                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58827.926657                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          709                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          709                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40291000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40291000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56827.926657                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56827.926657                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           191.957952                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26268488                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               709                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          37050.053597                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   191.957952                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.749836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.749836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52537685                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52537685                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34663315                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34663315                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34666609                       # number of overall hits
system.cpu.dcache.overall_hits::total        34666609                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        40608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          40608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        40675                       # number of overall misses
system.cpu.dcache.overall_misses::total         40675                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2384906000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2384906000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2384906000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2384906000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34703923                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34703923                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34707284                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34707284                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001172                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001172                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58729.954689                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58729.954689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58633.214505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58633.214505                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28852                       # number of writebacks
system.cpu.dcache.writebacks::total             28852                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6776                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6776                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33832                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33832                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33866                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33866                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1819545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1819545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1820793000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1820793000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000975                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000976                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000976                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53781.774651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53781.774651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53764.631194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53764.631194                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33610                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20469128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20469128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    673632000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    673632000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20493750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20493750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27358.947283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27358.947283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1582                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1582                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    571237000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    571237000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24793.272569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24793.272569                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14194187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14194187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1711274000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1711274000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 107048.292256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107048.292256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1248308000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1248308000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000759                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000759                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 115669.755374                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 115669.755374                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3294                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3294                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           67                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           67                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.019935                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019935                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1248000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1248000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010116                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010116                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 36705.882353                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 36705.882353                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.475176                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34878639                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33866                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1029.901346                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            285000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.475176                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69804762                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69804762                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110271164000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
