<stg><name>Loop_sizeLoop_proc</name>


<trans_list>

<trans id="288" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="2" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="39" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(float* %data2, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(float* %data1, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(float* %threshold, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str46, i32 0, i32 0, [1 x i8]* @p_str47, [1 x i8]* @p_str48, [1 x i8]* @p_str49, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str50, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %size, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4  %p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read15)

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5  %p_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %p_read14)

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %p_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %p_read13)

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7  %p_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %p_read12)

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %p_read_5 = call float @_ssdm_op_Read.ap_auto.float(float %p_read11)

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %p_read_6 = call float @_ssdm_op_Read.ap_auto.float(float %p_read10)

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10  %p_read_7 = call float @_ssdm_op_Read.ap_auto.float(float %p_read9)

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11  %p_read_8 = call float @_ssdm_op_Read.ap_auto.float(float %p_read8)

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12  %p_read_9 = call float @_ssdm_op_Read.ap_auto.float(float %p_read7)

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13  %p_read_10 = call float @_ssdm_op_Read.ap_auto.float(float %p_read6)

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14  %p_read_11 = call float @_ssdm_op_Read.ap_auto.float(float %p_read5)

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15  %p_read_12 = call float @_ssdm_op_Read.ap_auto.float(float %p_read4)

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16  %p_read_13 = call float @_ssdm_op_Read.ap_auto.float(float %p_read3)

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17  %p_read_14 = call float @_ssdm_op_Read.ap_auto.float(float %p_read2)

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18  %p_read_15 = call float @_ssdm_op_Read.ap_auto.float(float %p_read1)

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19  %p_read22 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)

]]></Node>
<StgValue><ssdm name="p_read22"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20  %size_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %size)

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21  %threshold_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %threshold)

]]></Node>
<StgValue><ssdm name="threshold_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
entry:22  %threshold_load_to_in = bitcast float %threshold_read to i32

]]></Node>
<StgValue><ssdm name="threshold_load_to_in"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="32">
<![CDATA[
entry:23  %tmp_1 = trunc i32 %threshold_load_to_in to i23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:24  %notrhs1 = icmp eq i23 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
entry:25  br label %.preheader7.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i.i:0  %i_1_i_i = phi i32 [ %i, %.preheader6.preheader.i.i ], [ 0, %entry ]

]]></Node>
<StgValue><ssdm name="i_1_i_i"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.i.i:1  %exitcond_i_i = icmp eq i32 %i_1_i_i, %size_read

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.i.i:2  %i = add i32 %i_1_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.i.i:3  br i1 %exitcond_i_i, label %.exit, label %.preheader6.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader.i.i:18  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %threshold_load_to_in, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.i.i:22  %notlhs1 = icmp ne i8 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:23  %tmp_5 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:3  %data1_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data1)

]]></Node>
<StgValue><ssdm name="data1_read"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:4  %data1_read_1 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data1)

]]></Node>
<StgValue><ssdm name="data1_read_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:7  %tempVal_0_i_i = fmul float %data1_read, %p_read22

]]></Node>
<StgValue><ssdm name="tempVal_0_i_i"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:27  %tempVal_1_i_i = fmul float %data1_read, %p_read_12

]]></Node>
<StgValue><ssdm name="tempVal_1_i_i"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:44  %tempVal_2_i_i = fmul float %data1_read, %p_read_8

]]></Node>
<StgValue><ssdm name="tempVal_2_i_i"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:61  %tempVal_3_i_i = fmul float %data1_read, %p_read_4

]]></Node>
<StgValue><ssdm name="tempVal_3_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:5  %data1_read_2 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data1)

]]></Node>
<StgValue><ssdm name="data1_read_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:7  %tempVal_0_i_i = fmul float %data1_read, %p_read22

]]></Node>
<StgValue><ssdm name="tempVal_0_i_i"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:9  %tempVal_0_1_i_i = fmul float %data1_read_1, %p_read_15

]]></Node>
<StgValue><ssdm name="tempVal_0_1_i_i"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:27  %tempVal_1_i_i = fmul float %data1_read, %p_read_12

]]></Node>
<StgValue><ssdm name="tempVal_1_i_i"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:29  %tempVal_1_1_i_i = fmul float %data1_read_1, %p_read_11

]]></Node>
<StgValue><ssdm name="tempVal_1_1_i_i"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:44  %tempVal_2_i_i = fmul float %data1_read, %p_read_8

]]></Node>
<StgValue><ssdm name="tempVal_2_i_i"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:46  %tempVal_2_1_i_i = fmul float %data1_read_1, %p_read_7

]]></Node>
<StgValue><ssdm name="tempVal_2_1_i_i"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:61  %tempVal_3_i_i = fmul float %data1_read, %p_read_4

]]></Node>
<StgValue><ssdm name="tempVal_3_i_i"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:63  %tempVal_3_1_i_i = fmul float %data1_read_1, %p_read_3

]]></Node>
<StgValue><ssdm name="tempVal_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:6  %data1_read_3 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data1)

]]></Node>
<StgValue><ssdm name="data1_read_3"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:7  %tempVal_0_i_i = fmul float %data1_read, %p_read22

]]></Node>
<StgValue><ssdm name="tempVal_0_i_i"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:9  %tempVal_0_1_i_i = fmul float %data1_read_1, %p_read_15

]]></Node>
<StgValue><ssdm name="tempVal_0_1_i_i"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:11  %tempVal_0_2_i_i = fmul float %data1_read_2, %p_read_14

]]></Node>
<StgValue><ssdm name="tempVal_0_2_i_i"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:27  %tempVal_1_i_i = fmul float %data1_read, %p_read_12

]]></Node>
<StgValue><ssdm name="tempVal_1_i_i"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:29  %tempVal_1_1_i_i = fmul float %data1_read_1, %p_read_11

]]></Node>
<StgValue><ssdm name="tempVal_1_1_i_i"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:31  %tempVal_1_2_i_i = fmul float %data1_read_2, %p_read_10

]]></Node>
<StgValue><ssdm name="tempVal_1_2_i_i"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:44  %tempVal_2_i_i = fmul float %data1_read, %p_read_8

]]></Node>
<StgValue><ssdm name="tempVal_2_i_i"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:46  %tempVal_2_1_i_i = fmul float %data1_read_1, %p_read_7

]]></Node>
<StgValue><ssdm name="tempVal_2_1_i_i"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:48  %tempVal_2_2_i_i = fmul float %data1_read_2, %p_read_6

]]></Node>
<StgValue><ssdm name="tempVal_2_2_i_i"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:61  %tempVal_3_i_i = fmul float %data1_read, %p_read_4

]]></Node>
<StgValue><ssdm name="tempVal_3_i_i"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:63  %tempVal_3_1_i_i = fmul float %data1_read_1, %p_read_3

]]></Node>
<StgValue><ssdm name="tempVal_3_1_i_i"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:65  %tempVal_3_2_i_i = fmul float %data1_read_2, %p_read_2

]]></Node>
<StgValue><ssdm name="tempVal_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:7  %tempVal_0_i_i = fmul float %data1_read, %p_read22

]]></Node>
<StgValue><ssdm name="tempVal_0_i_i"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:9  %tempVal_0_1_i_i = fmul float %data1_read_1, %p_read_15

]]></Node>
<StgValue><ssdm name="tempVal_0_1_i_i"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:11  %tempVal_0_2_i_i = fmul float %data1_read_2, %p_read_14

]]></Node>
<StgValue><ssdm name="tempVal_0_2_i_i"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:13  %tempVal_0_3_i_i = fmul float %data1_read_3, %p_read_13

]]></Node>
<StgValue><ssdm name="tempVal_0_3_i_i"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:27  %tempVal_1_i_i = fmul float %data1_read, %p_read_12

]]></Node>
<StgValue><ssdm name="tempVal_1_i_i"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:29  %tempVal_1_1_i_i = fmul float %data1_read_1, %p_read_11

]]></Node>
<StgValue><ssdm name="tempVal_1_1_i_i"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:31  %tempVal_1_2_i_i = fmul float %data1_read_2, %p_read_10

]]></Node>
<StgValue><ssdm name="tempVal_1_2_i_i"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:33  %tempVal_1_3_i_i = fmul float %data1_read_3, %p_read_9

]]></Node>
<StgValue><ssdm name="tempVal_1_3_i_i"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:44  %tempVal_2_i_i = fmul float %data1_read, %p_read_8

]]></Node>
<StgValue><ssdm name="tempVal_2_i_i"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:46  %tempVal_2_1_i_i = fmul float %data1_read_1, %p_read_7

]]></Node>
<StgValue><ssdm name="tempVal_2_1_i_i"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:48  %tempVal_2_2_i_i = fmul float %data1_read_2, %p_read_6

]]></Node>
<StgValue><ssdm name="tempVal_2_2_i_i"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:50  %tempVal_2_3_i_i = fmul float %data1_read_3, %p_read_5

]]></Node>
<StgValue><ssdm name="tempVal_2_3_i_i"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:61  %tempVal_3_i_i = fmul float %data1_read, %p_read_4

]]></Node>
<StgValue><ssdm name="tempVal_3_i_i"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:63  %tempVal_3_1_i_i = fmul float %data1_read_1, %p_read_3

]]></Node>
<StgValue><ssdm name="tempVal_3_1_i_i"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:65  %tempVal_3_2_i_i = fmul float %data1_read_2, %p_read_2

]]></Node>
<StgValue><ssdm name="tempVal_3_2_i_i"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:67  %tempVal_3_3_i_i = fmul float %data1_read_3, %p_read_1

]]></Node>
<StgValue><ssdm name="tempVal_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="118" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:8  %tmp_20_0_i_i = fadd float %tempVal_0_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_0_i_i"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:9  %tempVal_0_1_i_i = fmul float %data1_read_1, %p_read_15

]]></Node>
<StgValue><ssdm name="tempVal_0_1_i_i"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:11  %tempVal_0_2_i_i = fmul float %data1_read_2, %p_read_14

]]></Node>
<StgValue><ssdm name="tempVal_0_2_i_i"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:13  %tempVal_0_3_i_i = fmul float %data1_read_3, %p_read_13

]]></Node>
<StgValue><ssdm name="tempVal_0_3_i_i"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:28  %tmp_20_1_i_i = fadd float %tempVal_1_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_1_i_i"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:29  %tempVal_1_1_i_i = fmul float %data1_read_1, %p_read_11

]]></Node>
<StgValue><ssdm name="tempVal_1_1_i_i"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:31  %tempVal_1_2_i_i = fmul float %data1_read_2, %p_read_10

]]></Node>
<StgValue><ssdm name="tempVal_1_2_i_i"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:33  %tempVal_1_3_i_i = fmul float %data1_read_3, %p_read_9

]]></Node>
<StgValue><ssdm name="tempVal_1_3_i_i"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:45  %tmp_20_2_i_i = fadd float %tempVal_2_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_2_i_i"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:46  %tempVal_2_1_i_i = fmul float %data1_read_1, %p_read_7

]]></Node>
<StgValue><ssdm name="tempVal_2_1_i_i"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:48  %tempVal_2_2_i_i = fmul float %data1_read_2, %p_read_6

]]></Node>
<StgValue><ssdm name="tempVal_2_2_i_i"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:50  %tempVal_2_3_i_i = fmul float %data1_read_3, %p_read_5

]]></Node>
<StgValue><ssdm name="tempVal_2_3_i_i"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:62  %tmp_20_3_i_i = fadd float %tempVal_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_3_i_i"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:63  %tempVal_3_1_i_i = fmul float %data1_read_1, %p_read_3

]]></Node>
<StgValue><ssdm name="tempVal_3_1_i_i"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:65  %tempVal_3_2_i_i = fmul float %data1_read_2, %p_read_2

]]></Node>
<StgValue><ssdm name="tempVal_3_2_i_i"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:67  %tempVal_3_3_i_i = fmul float %data1_read_3, %p_read_1

]]></Node>
<StgValue><ssdm name="tempVal_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:8  %tmp_20_0_i_i = fadd float %tempVal_0_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_0_i_i"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:11  %tempVal_0_2_i_i = fmul float %data1_read_2, %p_read_14

]]></Node>
<StgValue><ssdm name="tempVal_0_2_i_i"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:13  %tempVal_0_3_i_i = fmul float %data1_read_3, %p_read_13

]]></Node>
<StgValue><ssdm name="tempVal_0_3_i_i"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:28  %tmp_20_1_i_i = fadd float %tempVal_1_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_1_i_i"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:31  %tempVal_1_2_i_i = fmul float %data1_read_2, %p_read_10

]]></Node>
<StgValue><ssdm name="tempVal_1_2_i_i"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:33  %tempVal_1_3_i_i = fmul float %data1_read_3, %p_read_9

]]></Node>
<StgValue><ssdm name="tempVal_1_3_i_i"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:45  %tmp_20_2_i_i = fadd float %tempVal_2_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_2_i_i"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:48  %tempVal_2_2_i_i = fmul float %data1_read_2, %p_read_6

]]></Node>
<StgValue><ssdm name="tempVal_2_2_i_i"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:50  %tempVal_2_3_i_i = fmul float %data1_read_3, %p_read_5

]]></Node>
<StgValue><ssdm name="tempVal_2_3_i_i"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:62  %tmp_20_3_i_i = fadd float %tempVal_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_3_i_i"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:65  %tempVal_3_2_i_i = fmul float %data1_read_2, %p_read_2

]]></Node>
<StgValue><ssdm name="tempVal_3_2_i_i"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:67  %tempVal_3_3_i_i = fmul float %data1_read_3, %p_read_1

]]></Node>
<StgValue><ssdm name="tempVal_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:8  %tmp_20_0_i_i = fadd float %tempVal_0_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_0_i_i"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:13  %tempVal_0_3_i_i = fmul float %data1_read_3, %p_read_13

]]></Node>
<StgValue><ssdm name="tempVal_0_3_i_i"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:28  %tmp_20_1_i_i = fadd float %tempVal_1_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_1_i_i"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:33  %tempVal_1_3_i_i = fmul float %data1_read_3, %p_read_9

]]></Node>
<StgValue><ssdm name="tempVal_1_3_i_i"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:45  %tmp_20_2_i_i = fadd float %tempVal_2_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_2_i_i"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:50  %tempVal_2_3_i_i = fmul float %data1_read_3, %p_read_5

]]></Node>
<StgValue><ssdm name="tempVal_2_3_i_i"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:62  %tmp_20_3_i_i = fadd float %tempVal_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_3_i_i"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:67  %tempVal_3_3_i_i = fmul float %data1_read_3, %p_read_1

]]></Node>
<StgValue><ssdm name="tempVal_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:8  %tmp_20_0_i_i = fadd float %tempVal_0_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_0_i_i"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:28  %tmp_20_1_i_i = fadd float %tempVal_1_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_1_i_i"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:45  %tmp_20_2_i_i = fadd float %tempVal_2_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_2_i_i"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:62  %tmp_20_3_i_i = fadd float %tempVal_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_3_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="158" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:8  %tmp_20_0_i_i = fadd float %tempVal_0_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_0_i_i"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:28  %tmp_20_1_i_i = fadd float %tempVal_1_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_1_i_i"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:45  %tmp_20_2_i_i = fadd float %tempVal_2_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_2_i_i"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:62  %tmp_20_3_i_i = fadd float %tempVal_3_i_i, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_20_3_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="162" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:10  %tmp_20_0_1_i_i = fadd float %tmp_20_0_i_i, %tempVal_0_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_i_i"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:30  %tmp_20_1_1_i_i = fadd float %tmp_20_1_i_i, %tempVal_1_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_1_i_i"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:47  %tmp_20_2_1_i_i = fadd float %tmp_20_2_i_i, %tempVal_2_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_1_i_i"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:64  %tmp_20_3_1_i_i = fadd float %tmp_20_3_i_i, %tempVal_3_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="166" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:10  %tmp_20_0_1_i_i = fadd float %tmp_20_0_i_i, %tempVal_0_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_i_i"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:30  %tmp_20_1_1_i_i = fadd float %tmp_20_1_i_i, %tempVal_1_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_1_i_i"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:47  %tmp_20_2_1_i_i = fadd float %tmp_20_2_i_i, %tempVal_2_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_1_i_i"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:64  %tmp_20_3_1_i_i = fadd float %tmp_20_3_i_i, %tempVal_3_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="170" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:10  %tmp_20_0_1_i_i = fadd float %tmp_20_0_i_i, %tempVal_0_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_i_i"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:30  %tmp_20_1_1_i_i = fadd float %tmp_20_1_i_i, %tempVal_1_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_1_i_i"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:47  %tmp_20_2_1_i_i = fadd float %tmp_20_2_i_i, %tempVal_2_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_1_i_i"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:64  %tmp_20_3_1_i_i = fadd float %tmp_20_3_i_i, %tempVal_3_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="174" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:10  %tmp_20_0_1_i_i = fadd float %tmp_20_0_i_i, %tempVal_0_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_i_i"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:30  %tmp_20_1_1_i_i = fadd float %tmp_20_1_i_i, %tempVal_1_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_1_i_i"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:47  %tmp_20_2_1_i_i = fadd float %tmp_20_2_i_i, %tempVal_2_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_1_i_i"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:64  %tmp_20_3_1_i_i = fadd float %tmp_20_3_i_i, %tempVal_3_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="178" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:10  %tmp_20_0_1_i_i = fadd float %tmp_20_0_i_i, %tempVal_0_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_1_i_i"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:30  %tmp_20_1_1_i_i = fadd float %tmp_20_1_i_i, %tempVal_1_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_1_i_i"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:47  %tmp_20_2_1_i_i = fadd float %tmp_20_2_i_i, %tempVal_2_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_1_i_i"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:64  %tmp_20_3_1_i_i = fadd float %tmp_20_3_i_i, %tempVal_3_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="182" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:12  %tmp_20_0_2_i_i = fadd float %tmp_20_0_1_i_i, %tempVal_0_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_2_i_i"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:32  %tmp_20_1_2_i_i = fadd float %tmp_20_1_1_i_i, %tempVal_1_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_2_i_i"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:49  %tmp_20_2_2_i_i = fadd float %tmp_20_2_1_i_i, %tempVal_2_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_2_i_i"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:66  %tmp_20_3_2_i_i = fadd float %tmp_20_3_1_i_i, %tempVal_3_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="186" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:12  %tmp_20_0_2_i_i = fadd float %tmp_20_0_1_i_i, %tempVal_0_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_2_i_i"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:32  %tmp_20_1_2_i_i = fadd float %tmp_20_1_1_i_i, %tempVal_1_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_2_i_i"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:49  %tmp_20_2_2_i_i = fadd float %tmp_20_2_1_i_i, %tempVal_2_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_2_i_i"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:66  %tmp_20_3_2_i_i = fadd float %tmp_20_3_1_i_i, %tempVal_3_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="190" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:12  %tmp_20_0_2_i_i = fadd float %tmp_20_0_1_i_i, %tempVal_0_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_2_i_i"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:32  %tmp_20_1_2_i_i = fadd float %tmp_20_1_1_i_i, %tempVal_1_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_2_i_i"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:49  %tmp_20_2_2_i_i = fadd float %tmp_20_2_1_i_i, %tempVal_2_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_2_i_i"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:66  %tmp_20_3_2_i_i = fadd float %tmp_20_3_1_i_i, %tempVal_3_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="194" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:12  %tmp_20_0_2_i_i = fadd float %tmp_20_0_1_i_i, %tempVal_0_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_2_i_i"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:32  %tmp_20_1_2_i_i = fadd float %tmp_20_1_1_i_i, %tempVal_1_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_2_i_i"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:49  %tmp_20_2_2_i_i = fadd float %tmp_20_2_1_i_i, %tempVal_2_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_2_i_i"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:66  %tmp_20_3_2_i_i = fadd float %tmp_20_3_1_i_i, %tempVal_3_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="198" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:12  %tmp_20_0_2_i_i = fadd float %tmp_20_0_1_i_i, %tempVal_0_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_2_i_i"/></StgValue>
</operation>

<operation id="199" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:32  %tmp_20_1_2_i_i = fadd float %tmp_20_1_1_i_i, %tempVal_1_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_2_i_i"/></StgValue>
</operation>

<operation id="200" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:49  %tmp_20_2_2_i_i = fadd float %tmp_20_2_1_i_i, %tempVal_2_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_2_i_i"/></StgValue>
</operation>

<operation id="201" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:66  %tmp_20_3_2_i_i = fadd float %tmp_20_3_1_i_i, %tempVal_3_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="202" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:14  %tmp_20_0_3_i_i = fadd float %tmp_20_0_2_i_i, %tempVal_0_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_3_i_i"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:34  %tmp_20_1_3_i_i = fadd float %tmp_20_1_2_i_i, %tempVal_1_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_3_i_i"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:51  %tmp_20_2_3_i_i = fadd float %tmp_20_2_2_i_i, %tempVal_2_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_3_i_i"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:68  %tmp_20_3_3_i_i = fadd float %tmp_20_3_2_i_i, %tempVal_3_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="206" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:14  %tmp_20_0_3_i_i = fadd float %tmp_20_0_2_i_i, %tempVal_0_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_3_i_i"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:34  %tmp_20_1_3_i_i = fadd float %tmp_20_1_2_i_i, %tempVal_1_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_3_i_i"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:51  %tmp_20_2_3_i_i = fadd float %tmp_20_2_2_i_i, %tempVal_2_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_3_i_i"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:68  %tmp_20_3_3_i_i = fadd float %tmp_20_3_2_i_i, %tempVal_3_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="210" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:14  %tmp_20_0_3_i_i = fadd float %tmp_20_0_2_i_i, %tempVal_0_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_3_i_i"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:34  %tmp_20_1_3_i_i = fadd float %tmp_20_1_2_i_i, %tempVal_1_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_3_i_i"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:51  %tmp_20_2_3_i_i = fadd float %tmp_20_2_2_i_i, %tempVal_2_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_3_i_i"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:68  %tmp_20_3_3_i_i = fadd float %tmp_20_3_2_i_i, %tempVal_3_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="214" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:14  %tmp_20_0_3_i_i = fadd float %tmp_20_0_2_i_i, %tempVal_0_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_3_i_i"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:34  %tmp_20_1_3_i_i = fadd float %tmp_20_1_2_i_i, %tempVal_1_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_3_i_i"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:51  %tmp_20_2_3_i_i = fadd float %tmp_20_2_2_i_i, %tempVal_2_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_3_i_i"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:68  %tmp_20_3_3_i_i = fadd float %tmp_20_3_2_i_i, %tempVal_3_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="218" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:14  %tmp_20_0_3_i_i = fadd float %tmp_20_0_2_i_i, %tempVal_0_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_0_3_i_i"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:34  %tmp_20_1_3_i_i = fadd float %tmp_20_1_2_i_i, %tempVal_1_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_1_3_i_i"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:51  %tmp_20_2_3_i_i = fadd float %tmp_20_2_2_i_i, %tempVal_2_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_2_3_i_i"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:68  %tmp_20_3_3_i_i = fadd float %tmp_20_3_2_i_i, %tempVal_3_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_20_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="222" st_id="28" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:25  %tmp_7 = fcmp ole float %tmp_20_0_3_i_i, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="223" st_id="29" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:42  %tmp_12 = fcmp ole float %tmp_20_1_3_i_i, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="224" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i.i:15  %tmp_20_0_3_i_i_to_in = bitcast float %tmp_20_0_3_i_i to i32

]]></Node>
<StgValue><ssdm name="tmp_20_0_3_i_i_to_in"/></StgValue>
</operation>

<operation id="225" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader.i.i:16  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_20_0_3_i_i_to_in, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="226" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="23" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i.i:17  %tmp_3 = trunc i32 %tmp_20_0_3_i_i_to_in to i23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="227" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.i.i:19  %notlhs = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="228" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader6.preheader.i.i:20  %notrhs = icmp eq i23 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:21  %tmp_4 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:24  %tmp_6 = and i1 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:26  %tmp_8 = and i1 %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i.i:35  %tmp_20_1_3_i_i_to_in = bitcast float %tmp_20_1_3_i_i to i32

]]></Node>
<StgValue><ssdm name="tmp_20_1_3_i_i_to_in"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader.i.i:36  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_20_1_3_i_i_to_in, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i.i:37  %tmp_11 = trunc i32 %tmp_20_1_3_i_i_to_in to i23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.i.i:38  %notlhs2 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader6.preheader.i.i:39  %notrhs2 = icmp eq i23 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:40  %tmp_s = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:41  %tmp_10 = and i1 %tmp_s, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:43  %tmp_13 = and i1 %tmp_10, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:59  %tmp_18 = fcmp ole float %tmp_20_2_3_i_i, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:78  %tmp_26 = or i1 %tmp_13, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="242" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i.i:52  %tmp_20_2_3_i_i_to_in = bitcast float %tmp_20_2_3_i_i to i32

]]></Node>
<StgValue><ssdm name="tmp_20_2_3_i_i_to_in"/></StgValue>
</operation>

<operation id="243" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader.i.i:53  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_20_2_3_i_i_to_in, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="244" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="23" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i.i:54  %tmp_15 = trunc i32 %tmp_20_2_3_i_i_to_in to i23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="245" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.i.i:55  %notlhs4 = icmp ne i8 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="246" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader6.preheader.i.i:56  %notrhs4 = icmp eq i23 %tmp_15, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="247" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:57  %tmp_16 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="248" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:58  %tmp_17 = and i1 %tmp_16, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="249" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:60  %tmp_19 = and i1 %tmp_17, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i.i:69  %tmp_20_3_3_i_i_to_in = bitcast float %tmp_20_3_3_i_i to i32

]]></Node>
<StgValue><ssdm name="tmp_20_3_3_i_i_to_in"/></StgValue>
</operation>

<operation id="251" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader.i.i:70  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_20_3_3_i_i_to_in, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="252" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="32">
<![CDATA[
.preheader6.preheader.i.i:71  %tmp_21 = trunc i32 %tmp_20_3_3_i_i_to_in to i23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="253" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.i.i:72  %notlhs6 = icmp ne i8 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="254" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader6.preheader.i.i:73  %notrhs6 = icmp eq i23 %tmp_21, 0

]]></Node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="255" st_id="31" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:76  %tmp_24 = fcmp ole float %tmp_20_3_3_i_i, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="256" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:74  %tmp_22 = or i1 %notrhs6, %notlhs6

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="257" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:75  %tmp_23 = and i1 %tmp_22, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="258" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:77  %tmp_25 = and i1 %tmp_23, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="259" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:79  %tmp_27 = or i1 %tmp_25, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="260" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.i.i:80  %tmp_28 = or i1 %tmp_27, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="261" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader.i.i:81  %tmp_i_i_8 = select i1 %tmp_28, float 1.000000e+00, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i_8"/></StgValue>
</operation>

<operation id="262" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:85  %tmp_10_i_i = fmul float %tmp_20_0_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="263" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:84  %tmp_10_1_i_i = fmul float %tmp_20_1_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_1_i_i"/></StgValue>
</operation>

<operation id="264" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:85  %tmp_10_i_i = fmul float %tmp_20_0_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="265" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:83  %tmp_10_2_i_i = fmul float %tmp_20_2_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_2_i_i"/></StgValue>
</operation>

<operation id="266" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:84  %tmp_10_1_i_i = fmul float %tmp_20_1_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_1_i_i"/></StgValue>
</operation>

<operation id="267" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:85  %tmp_10_i_i = fmul float %tmp_20_0_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="268" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:82  %tmp_10_3_i_i = fmul float %tmp_20_3_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_3_i_i"/></StgValue>
</operation>

<operation id="269" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:83  %tmp_10_2_i_i = fmul float %tmp_20_2_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_2_i_i"/></StgValue>
</operation>

<operation id="270" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:84  %tmp_10_1_i_i = fmul float %tmp_20_1_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_1_i_i"/></StgValue>
</operation>

<operation id="271" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:85  %tmp_10_i_i = fmul float %tmp_20_0_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_i_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="272" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:82  %tmp_10_3_i_i = fmul float %tmp_20_3_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_3_i_i"/></StgValue>
</operation>

<operation id="273" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:83  %tmp_10_2_i_i = fmul float %tmp_20_2_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_2_i_i"/></StgValue>
</operation>

<operation id="274" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:84  %tmp_10_1_i_i = fmul float %tmp_20_1_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_1_i_i"/></StgValue>
</operation>

<operation id="275" st_id="36" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader.i.i:86  call void @_ssdm_op_Write.ap_fifo.floatP(float* %data2, float %tmp_10_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="276" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:82  %tmp_10_3_i_i = fmul float %tmp_20_3_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_3_i_i"/></StgValue>
</operation>

<operation id="277" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:83  %tmp_10_2_i_i = fmul float %tmp_20_2_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_2_i_i"/></StgValue>
</operation>

<operation id="278" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader.i.i:87  call void @_ssdm_op_Write.ap_fifo.floatP(float* %data2, float %tmp_10_1_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="279" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader.i.i:82  %tmp_10_3_i_i = fmul float %tmp_20_3_3_i_i, %tmp_i_i_8

]]></Node>
<StgValue><ssdm name="tmp_10_3_i_i"/></StgValue>
</operation>

<operation id="280" st_id="38" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader.i.i:88  call void @_ssdm_op_Write.ap_fifo.floatP(float* %data2, float %tmp_10_2_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="281" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6.preheader.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.preheader.i.i:1  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="283" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6.preheader.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader.i.i:89  call void @_ssdm_op_Write.ap_fifo.floatP(float* %data2, float %tmp_10_3_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6.preheader.i.i:90  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_i_i) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="286" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.i.i:91  br label %.preheader7.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="287" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
