@InProceedings{Bognar2024,
  author     = {Marton Bognar and Cas Magnus and Frank Piessens and Jo Van Bulck},
  booktitle  = {USENIX Security},
  location = {Philadelphia},
  title      = {Intellectual Property Exposure: Subverting and Securing Intellectual Property Encapsulation in Texas Instruments Microcontrollers},
  url        = {https://www.usenix.org/conference/usenixsecurity24/presentation/bognar},
  file       = {:bognar24exposure.pdf:PDF},
  groups     = {Katamaran},
  readstatus = {read},
  year       = {2024},
}

@InProceedings{Huyghebaert2023,
  author     = {Sander Huyghebaert and Steven Keuchel and Coen De Roover and Dominique Devriese},
  booktitle  = {ACM CCS},
  location = {Copenhagen},
  title      = {Formalizing, Verifying and Applying {ISA} Security Guarantees as Universal Contracts},
  doi        = {10.1145/3576915.3616602},
  file       = {:uni/bibliography/Huyghebaert2023 - Formalizing, Verifying and Applying ISA Security Guarantees As Universal Contracts.pdf:PDF},
  groups     = {Katamaran},
  readstatus = {read},
  year       = {2023},
}

@Online{Armstrong,
  author  = {Alasdair Armstrong and Thomas Bauereiss and Brian Campbell and Shaked Flur and Kathryn E. Gray and Robert Norton-Wright and Christopher Pulte and Peter Sewell},
  title   = {The Sail instruction-set semantics specification language},
  url     = {https://alasdair.github.io/},
  urldate = {2025-05-10},
}

@Manual{Intel2025,
  author  = {{Intel Corporation}},
  date    = {2025},
  title   = {Intel 64 and IA-32 Architectures Software Developer’s Manual},
  url     = {https://cdrdv2.intel.com/v1/dl/getContent/671200},
  urldate = {2025-05-11},
}

@Manual{AMD2024,
  author  = {AMD},
  date    = {2024},
  title   = {AMD64 Architecture Programmer’s Manual},
  url     = {https://docs.amd.com/v/u/en-US/40332_4.08},
  urldate = {2025-05-11},
}

@Manual{OPF2024,
  author   = {{OpenPOWER Foundation}},
  date     = {2024},
  title    = {Power Instruction Set Architecture},
  subtitle = {Version 3.1C},
  url      = {https://files.openpower.foundation/s/9izgC5Rogi5Ywmm/download/OPF_PowerISA_v3.1C.pdf},
  urldate  = {2025-05-11},
}

@Online{libreSOC,
  author  = {{libreSOC Project}},
  title   = {ISA Pseudo-code},
  url     = {https://libre-soc.org/openpower/isa/},
  urldate = {2025-05-11},
}

@InProceedings{Reid2016,
  author    = {Alastair Reid},
  booktitle = {IEEE FMCAD},
  location = {Mountain View},
  date      = {2016},
  title     = {Trustworthy specifications of ARM{\textregistered} v8-A and v8-M system level architecture},
  doi       = {10.1109/FMCAD.2016.7886675},
  file      = {:Reid2016 - Trustworthy Specifications of ARM_ V8 a and V8 M System Level Architecture.pdf:PDF},
}

@Manual{Arm2020,
  author   = {{Arm Limited}},
  date     = {2020},
  title    = {Arm Architecture Reference Manual},
  subtitle = {Armv8, for Armv8-A architecture profile},
  url      = {https://developer.arm.com/documentation/ddi0487/fc/},
  urldate  = {2025-05-11},
}

@Misc{RVSail,
  author = {{RISC-V International}},
  title  = {Sail RISC-V model},
  url    = {https://github.com/riscv/sail-riscv},
}

@Online{ArmISA,
  author  = {{Arm Limited}},
  title   = {Glossary: Instruction Set Architecture (ISA)},
  url     = {https://www.arm.com/glossary/isa},
  urldate = {2025-05-11},
}

@Manual{slaa685,
  author  = {Texas Instruments},
  date    = {2015},
  title   = {MSP Code Protection Features},
  url     = {https://www.ti.com/lit/an/slaa685/slaa685.pdf},
  urldate = {2025-05-14},
  file    = {:slaa685.pdf:PDF},
}

@Manual{slas704g,
  author  = {{Texas Instruments}},
  date    = {2018},
  title   = {MSP430FR596x, MSP430FR594x Mixed-Signal Microcontrollers},
  url     = {https://www.ti.com/lit/gpn/msp430fr5969},
  urldate = {2025-05-14},
  file    = {:msp430fr5969.pdf:PDF},
}

@Manual{slau367p,
  author  = {{Texas Instruments}},
  date    = {2020},
  title   = {MSP430FR58xx, MSP430FR59xx, andMSP430FR6xx Family},
  url     = {https://www.ti.com/lit/slau367},
  urldate = {2025-05-14},
  file    = {:slau367p.pdf:PDF},
}

@MastersThesis{mspthesis,
  author      = {Aaron Bogaert},
  institution = {Vrije Universiteit Brussels},
  title       = {Creating a Sail Specification for the MSP430 ISA and Extending it with Sancus},
  date = {2025},
}

@InProceedings{Armstrong2018,
  title        = {{D}etailed {M}odels of {I}nstruction {S}et {A}rchitectures: {F}rom {P}seudocode to {F}ormal {S}emantics},
  url          = {https://www.cl.cam.ac.uk/events/arw2018/arw2018-proc.pdf},
  authors      = {Alasdair Armstrong and Thomas Bauereiss and Brian Campbell and Shaked Flur and Kathryn E. Gray and Prashanth Mundkur and Robert Norton and Christopher Pulte and Alastair Reid and Peter Sewell and Ian Stark and Mark Wassell},
  booktitle    = {ARW},
  file         = {:Armstrong2018 - Detailed Models of Instruction Set Architectures_ from Pseudocode to Formal Semantics.pdf:PDF:https\://www.cl.cam.ac.uk/~pes20/sail/2018-04-12-arw-paper.pdf},
  location     = {Cambridge},
  year         = {2018},
}

@InProceedings{Bognar2025,
  author    = {Bognar, Marton and Van Bulck, Jo},
  booktitle = {{IEEE} EuroS\&P},
  location  = {Venice},
  date      = {2025},
  title     = {{openIPE}: An Extensible Memory Isolation Framework for Microcontrollers},
}

@Manual{ChipsAlliance,
  author  = {{Chips Alliance}},
  title   = {RISC-V VeeR EL2 Programmer's Reference Manual},
  chapter = {21 Physical Memory Protection},
  url     = {https://chipsalliance.github.io/Cores-VeeR-EL2/html/main/docs_rendered/html/physical-memory-protection.html},
  urldate = {2025-06-09},
}

@Online{SGX,
  author  = {{Intel Corporation}},
  title   = {Intel Software Guard Extension},
  url     = {https://www.intel.com/content/www/us/en/products/docs/accelerator-engines/software-guard-extensions.html},
  urldate = {2025-06-09},
}

@Report{Watson2023,
  author      = {Robert N. M. Watson and Peter G. Neumann and Jonathan Woodruff and Michael Roe and Hesham Almatary and Jonathan Anderson and John Baldwin and Graeme Barnes and David Chisnall and Jessica Clarke and Brooks Davis and Lee Eisen and Nathaniel Wesley Filardo and Franz A. Fuchs and Richard Grisenthwaite and Alexandre Joannou and Ben Laurie and A. Theodore Markettos and Simon W. Moore and Steven J. Murdoch and Kyndylan Nienhuis and Robert Norton and Alexander Richardson and Peter Rugg and Peter Sewell and Stacey Son and Hongyan Xia},
  date        = {2023},
  institution = {University of Cambridge, Computer Laboratory},
  title       = {Capability Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture (Version 9)},
  type        = {techreport},
  isrn        = {UCAM-CL-TR-987},
  url = {https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-987.pdf}
}

@Manual{slaa628b,
  author  = {{Texas Instruments}},
  date    = {2014},
  title   = {MSP430 FRAM Technology – How To and Best Practices},
  url     = {https://www.ti.com/lit/pdf/SLAA628},
  urldate = {2025-06-10},
}

@InProceedings{Simner2020,
  author    = {Ben Simner and Shaked Flur and Christopher Pulte and Alasdair Armstrong and Jean Pichon-Pharabod and Luc Maranget and Peter Sewell},
  booktitle = {ESOP},
  title     = {{ARMv8-A} system semantics: instruction fetch in relaxed architectures},
  doi          = {10.1007/978-3-030-44914-8\_23},
  year      = {2020},
}

@InProceedings{Armstrong2021,
  author    = {Alasdair Armstrong and Brian Campbell and Ben Simner and Christopher Pulte and Peter Sewell},
  booktitle = {Computer Aided Verification},
  title     = {Isla: Integrating Full-Scale {ISA} Semantics and Axiomatic Concurrency Models},
  doi       = {10.1007/978-3-030-81685-8_14},
  year      = {2021},
}

@InProceedings{Bauereiss2022,
  author    = {Bauereiss, Thomas and Campbell, Brian and Sewell, Thomas and Armstrong, Alasdair and Esswood, Law\-rence and Stark, Ian and Barnes, Graeme and Watson, Robert N. M. and Sewell, Peter},
  doi          = {10.1007/978-3-030-99336-8_7},
  location  = {Munich},
  date      = {2022},
  title     = {Verified Security for the Morello Capability-enhanced Prototype Arm Architecture},
  booktitle = {ESOP},
}

@Article{Georges2021,
  author       = {Georges, A\"{\i}na Linn and Gu\'{e}neau, Arma\"{e}l and Van Strydonck, Thomas and Timany, Amin and Trieu, Alix and Huyghebaert, Sander and Devriese, Dominique and Birkedal, Lars},
  date         = {2021},
  journaltitle = {ACM POPL},
  title        = {Efficient and provable local capability revocation using uninitialized capabilities},
  doi          = {10.1145/3434287},
}

@InProceedings{Reid2016a,
  author    = {Reid, Alastair and Chen, Rick and Deligiannis, Anastasios and Gilday, David and Hoyes, David and Keen, Will and Pathirane, Ashan and Shepherd, Owen and Vrabel, Peter and Zaidi, Ali},
  booktitle = {CAV},
  date      = {2016},
  title     = {End-to-End Verification of Processors with ISA-Formal},
  location  = {Toronto},
    doi          = {10.1007/978-3-319-41540-6_3},
}

@InProceedings{Brumley2011,
  author    = {Brumley, David and Jager, Ivan and Avgerinos, Thanassis and Schwartz, Edward J.},
  booktitle = {CAV},
  date      = {2011},
  title     = {BAP: A Binary Analysis Platform},
  location  = {Snowbird},
}

@InProceedings{Fox2010,
  author    = {Fox, Anthony and Myreen, Magnus O.},
  booktitle = {ITP},
  date      = {2010},
  title     = {A Trustworthy Monadic Formalization of the ARMv7 Instruction Set Architecture},
  location  = {Edinburgh},
  doi          = {10.1007/978-3-642-14052-5_18},
}

@InProceedings{Griffin2025,
  author     = {Griffin, Matt and Dongol, Brijesh and Raad, Azalea},
  booktitle  = {ECOOP},
  date       = {2025},
  title      = {{IsaBIL: A Framework for Verifying (In)correctness of Binaries in Isabelle/HOL}},
  doi        = {10.4230/LIPIcs.ECOOP.2025.14},
  location   = {Bergen},
}

@Online{XuanTie,
  author  = {XuanTie},
  title   = {XuanTie C910},
  url     = {https://www.xrvm.com/product/xuantie/C910},
  urldate = {2025-06-29},
}

@misc{entry-dispatch,
  author = {Marton Bognar},
  note  = {\texttt{ipe-protected.s}, from line 84},
  url    = {https://github.com/martonbognar/ipe-exposure/blob/92c01ef2a5c2e87fea60c86779ed30f52c135855/05_framework/framework/libipe/stubs/ipe-protected.s#L84},
}

@InProceedings{Keuchel2022,
  author    = {Keuchel, Steven and Huyghebaert, Sander and Lukyanov, Georgy and Devriese, Dominique},
  date      = {2022},
  title     = {Verified symbolic execution with Kripke specification monads (and no meta-programming)},
  doi       = {10.1145/3547628},
  booktitle = {ACM ICFP},
  file      = {:Keuchel2022 - Verified Symbolic Execution with Kripke Specification Monads (and No Meta Programming).pdf:PDF:https\://dl.acm.org/doi/pdf/10.1145/3547628},
  groups    = {Katamaran},
  location  = {Ljubljana},
}

@Article{Fei2021,
  author       = {Fei, Shufan and Yan, Zheng and Ding, Wenxiu and Xie, Haomeng},
  date         = {2021},
  journaltitle = {ACM Comput. Surv.},
  title        = {Security Vulnerabilities of SGX and Countermeasures: A Survey},
  doi          = {10.1145/3456631},
}

@InProceedings{Ge2018,
  author    = {Ge, Qian and Yarom, Yuval and Heiser, Gernot},
  booktitle = {APSys},
  date      = {2018},
  title     = {No Security Without Time Protection: We Need a New Hardware-Software Contract},
  doi       = {10.1145/3265723.3265724},
  location  = {Jeju Island},
}

@InProceedings{Sammler2022,
  author    = {Sammler, Michael and Hammond, Angus and Lepigre, Rodolphe and Campbell, Brian and Pichon-Pharabod, Jean and Dreyer, Derek and Garg, Deepak and Sewell, Peter},
  booktitle = {ACM PLDI},
  date      = {2022},
  title     = {Islaris: verification of machine code against authoritative ISA semantics},
  doi       = {10.1145/3519939.3523434},
  location  = {San Diego},
}

@InProceedings{Sammler2021,
  author    = {Sammler, Michael and Lepigre, Rodolphe and Krebbers, Robbert and Memarian, Kayvan and Dreyer, Derek and Garg, Deepak},
  booktitle = {ACM PLDI},
  date      = {2021},
  title     = {RefinedC: automating the foundational verification of C code with refined ownership types},
  doi       = {10.1145/3453483.3454036},
}

@InProceedings{Jensen2013,
  author    = {Jensen, Jonas B. and Benton, Nick and Kennedy, Andrew},
  booktitle = {ACM POPL},
  date      = {2013},
  title     = {High-level separation logic for low-level code},
  doi       = {10.1145/2429069.2429105},
  location  = {Rome},
}

@InProceedings{Nelson2019,
  author    = {Nelson, Luke and Bornholt, James and Gu, Ronghui and Baumann, Andrew and Torlak, Emina and Wang, Xi},
  booktitle = {ACM SOSP},
  date      = {2019},
  title     = {Scaling symbolic evaluation for automated verification of systems code with Serval},
  doi       = {10.1145/3341301.3359641},
  location  = {Huntsville},
}

@Article{Guanciale2016,
  author       = {Guanciale, Roberto and Nemati, Hamed and Dam, Mads and Baumann, Christoph},
  date         = {2016},
  journaltitle = {J. Comput. Secur.},
  title        = {Provably secure memory isolation for Linux on ARM},
  doi          = {10.3233/JCS-160558},
  number       = {6},
  volume       = {24},
  keywords     = {hypervisor, separation kernel, information flow security, Formal verification},
}

@InProceedings{Armstrong2019,
  author       = {Armstrong, Alasdair and Bauereiss, Thomas and Campbell, Brian and Reid, Alastair and Gray, Kathryn E. and Norton, Robert M. and Mundkur, Prashanth and Wassell, Mark and French, Jon and Pulte, Christopher and Flur, Shaked and Stark, Ian and Krishnaswami, Neel and Sewell, Peter},
  date         = {2019},
  title        = {ISA semantics for ARMv8-A, RISC-B, and CHERI-MIPS},
  doi          = {10.1145/3290384},
  booktitle = {ACM POPL},
}

@InProceedings{Dam2013,
  author    = {Dam, Mads and Guanciale, Roberto and Khakpour, Narges and Nemati, Hamed and Schwarz, Oliver},
  booktitle = {ACM CCS},
  date      = {2013},
  title     = {Formal verification of information flow security for a simple arm-based separation kernel},
  doi       = {10.1145/2508859.2516702},
  location  = {Berlin},
}

@InProceedings{Hammond2025,
  author       = {Hammond, Angus and Almeida, Ricardo and Bauereiss, Thomas and Campbell, Brian and Stark, Ian and Sewell, Peter},
  date         = {2025},
  booktitle = {ACM PLDI},
  title        = {Morello-Cerise: A Proof of Strong Encapsulation for the Arm Morello Capability Hardware Architecture},
  doi          = {10.1145/3729329},
  location     = {Seoul},
}

@InProceedings{Bognar2022,
  author    = {Marton Bognar and Jo Van Bulck and Frank Piessens},
  booktitle = {{IEEE} S\&P},
  location = {San Francisco},
  date      = {2022},
  title     = {Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Execution Architectures},
  doi       = {10.1109/SP46214.2022.9833735},
}

@Article{Jung2018,
  author       = {Ralf Jung and Robbert Krebbers and Jacques{-}Henri Jourdan and Ales Bizjak and Lars Birkedal and Derek Dreyer},
  date         = {2018},
  journaltitle = {J. Funct. Program.},
  title        = {Iris from the ground up: {A} modular foundation for higher-order concurrent separation logic},
  doi          = {10.1017/S0956796818000151},
  volume       = {28},
}

@Comment{jabref-meta: databaseType:biblatex;}

@Comment{jabref-meta: fileDirectory:/home/ale/documenti/uni/magistrale/tesi/ref/pdfs;}
