Protel Design System Design Rule Check
PCB File : G:\My Drive\1. Thomas More\2022-2023\4. PPE2 Amplifier\Github\Project_Practise_Enterprise_2_Amplifier\1. Hardware\PPE2\PPE2.PcbDoc
Date     : 09/03/2023
Time     : 14:22:52

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-10(133.25mm,157.375mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-11(3.5mm,9.625mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-12(2.625mm,157.375mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (150mm > 2.54mm) Pad Free-26(136.375mm,80mm) on Multi-Layer Actual Rectangular Hole Width = 150mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-5(139.5mm,157.375mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-6(197.375mm,157.375mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-7(139.625mm,2.75mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-8(197.375mm,2.625mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-9(133.125mm,9mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H1-1(26.5mm,105mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H1-2(26.5mm,145mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H2-1(98.5mm,104.1mm) on Multi-Layer Actual Hole Size = 4.2mm
   Violation between Hole Size Constraint: (4.2mm > 2.54mm) Pad H2-2(98.5mm,144.1mm) on Multi-Layer Actual Hole Size = 4.2mm
Rule Violations :13

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Pad C10-1(32.3mm,115.281mm) on Top Layer And Via (31.9mm,113.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Pad C10-1(32.3mm,115.281mm) on Top Layer And Via (32.9mm,113.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad C50-1(75.1mm,77.6mm) on Top Layer And Via (76.3mm,77.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Pad C5-1(32.3mm,133.948mm) on Top Layer And Via (31.9mm,135.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Pad C5-1(32.3mm,133.948mm) on Top Layer And Via (32.8mm,135.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C51-1(76.65mm,83.854mm) on Top Layer And Via (78mm,83.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad C52-1(104.3mm,134.154mm) on Top Layer And Via (104mm,135.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad C52-1(104.3mm,134.154mm) on Top Layer And Via (105mm,135.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad C61-2(116.4mm,151.9mm) on Top Layer And Pad Free-20(119.866mm,154.9mm) on Multi-Layer [Top Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad C62-2(116.4mm,156.242mm) on Top Layer And Pad Free-20(119.866mm,154.9mm) on Multi-Layer [Top Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad C63-2(116.4mm,158.521mm) on Top Layer And Pad Free-20(119.866mm,154.9mm) on Multi-Layer [Top Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad Free-20(119.866mm,154.9mm) on Multi-Layer And Pad L6-2(118.4mm,147.575mm) on Top Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad IC1-16(56.05mm,26.75mm) on Top Layer And Via (56.125mm,28.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad IC1-17(57.5mm,28.2mm) on Top Layer And Via (56.125mm,28.125mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-1(22.65mm,129.49mm) on Top Layer And Via (24.4mm,129.165mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-10(22.65mm,123.64mm) on Top Layer And Via (24.4mm,123.415mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad IC3-11(22.65mm,122.99mm) on Top Layer And Via (24.4mm,123.415mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.201mm < 0.254mm) Between Pad IC3-12(22.65mm,122.34mm) on Top Layer And Via (24.4mm,121.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.201mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-13(22.65mm,121.69mm) on Top Layer And Via (24.4mm,121.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-15(22.65mm,120.39mm) on Top Layer And Via (24.4mm,120.165mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Pad IC3-16(22.65mm,119.74mm) on Top Layer And Via (24.4mm,120.165mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.18mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-18(30.226mm,120.39mm) on Top Layer And Via (28.4mm,120.165mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-2(22.65mm,128.84mm) on Top Layer And Via (24.4mm,129.165mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-20(30.226mm,121.69mm) on Top Layer And Via (28.4mm,121.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-23(30.226mm,123.64mm) on Top Layer And Via (28.4mm,123.415mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-26(30.226mm,125.59mm) on Top Layer And Via (28.4mm,125.915mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-27(30.226mm,126.24mm) on Top Layer And Via (28.4mm,125.915mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-29(30.226mm,127.54mm) on Top Layer And Via (28.4mm,127.54mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Pad IC3-3(22.65mm,128.19mm) on Top Layer And Via (24.4mm,127.54mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-31(30.226mm,128.84mm) on Top Layer And Via (28.4mm,129.165mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad IC3-32(30.226mm,129.49mm) on Top Layer And Via (28.4mm,129.165mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad IC3-33(26.438mm,124.615mm) on Top Layer And Via (24.4mm,121.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad IC3-33(26.438mm,124.615mm) on Top Layer And Via (26.4mm,121.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Pad IC3-33(26.438mm,124.615mm) on Top Layer And Via (26.4mm,127.54mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Pad IC3-33(26.438mm,124.615mm) on Top Layer And Via (28.4mm,121.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-4(22.65mm,127.54mm) on Top Layer And Via (24.4mm,127.54mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Pad IC3-5(22.65mm,126.89mm) on Top Layer And Via (24.4mm,127.54mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-6(22.65mm,126.24mm) on Top Layer And Via (24.4mm,125.915mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad IC3-7(22.65mm,125.59mm) on Top Layer And Via (24.4mm,125.915mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-1(94.712mm,129.625mm) on Top Layer And Via (96.5mm,129.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-10(94.712mm,123.775mm) on Top Layer And Via (96.5mm,123.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Pad IC5-11(94.712mm,123.125mm) on Top Layer And Via (96.5mm,123.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-13(94.712mm,121.825mm) on Top Layer And Via (96.5mm,121.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.233mm < 0.254mm) Between Pad IC5-15(94.712mm,120.525mm) on Top Layer And Via (96.5mm,120mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.233mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-16(94.712mm,119.875mm) on Top Layer And Via (96.5mm,120mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-17(102.288mm,119.875mm) on Top Layer And Via (100.5mm,120mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.233mm < 0.254mm) Between Pad IC5-18(102.288mm,120.525mm) on Top Layer And Via (100.5mm,120mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.233mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-20(102.288mm,121.825mm) on Top Layer And Via (100.5mm,121.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad IC5-22(102.288mm,123.125mm) on Top Layer And Via (100.5mm,123.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-23(102.288mm,123.775mm) on Top Layer And Via (100.5mm,123.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Pad IC5-26(102.288mm,125.725mm) on Top Layer And Via (100.5mm,126.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-27(102.288mm,126.375mm) on Top Layer And Via (100.5mm,126.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-29(102.288mm,127.675mm) on Top Layer And Via (100.5mm,127.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad IC5-3(94.712mm,128.325mm) on Top Layer And Via (96.5mm,127.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad IC5-30(102.288mm,128.325mm) on Top Layer And Via (100.5mm,127.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-32(102.288mm,129.625mm) on Top Layer And Via (100.5mm,129.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad IC5-33(98.5mm,124.75mm) on Top Layer And Via (98.5mm,121.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-4(94.712mm,127.675mm) on Top Layer And Via (96.5mm,127.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Pad IC5-6(94.712mm,126.375mm) on Top Layer And Via (96.5mm,126.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Pad IC5-7(94.712mm,125.725mm) on Top Layer And Via (96.5mm,126.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC6-9(157.4mm,89.4mm) on Top Layer And Via (154.9mm,88.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC6-9(157.4mm,89.4mm) on Top Layer And Via (154.9mm,90.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC7-9(157.4mm,50.488mm) on Top Layer And Via (154.9mm,49.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad IC7-9(157.4mm,50.488mm) on Top Layer And Via (154.9mm,51.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad L1-1(61.621mm,21.871mm) on Top Layer And Via (61.625mm,20.375mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R31-2(90.4mm,132.3mm) on Top Layer And Via (91.9mm,132.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R35-2(71.5mm,54.9mm) on Top Layer And Via (71.5mm,53.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R36-2(69.2mm,54.9mm) on Top Layer And Via (69.2mm,53.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R37-2(53.975mm,12.125mm) on Top Layer And Via (54mm,10.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R38-2(47mm,10.975mm) on Top Layer And Via (47mm,9.625mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad R39-2(49.375mm,9.75mm) on Top Layer And Via (49.375mm,8.375mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB_15V-1(158.1mm,100.6mm) on Top Layer And Pad SB_15V-2(158.1mm,99.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB_15V2-1(158.1mm,60.559mm) on Top Layer And Pad SB_15V2-2(158.1mm,61.559mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB_5V-1(147.3mm,38.5mm) on Top Layer And Pad SB_5V-2(147.3mm,39.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB_9V-1(147.2mm,76mm) on Top Layer And Pad SB_9V-2(147.2mm,75mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad SB_9V-2(147.2mm,75mm) on Top Layer And Via (147.2mm,74.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB1-1(12.75mm,50.99mm) on Top Layer And Pad SB1-2(13.75mm,50.99mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB2-1(12.75mm,46.74mm) on Top Layer And Pad SB2-2(13.75mm,46.74mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB3-1(12.75mm,42.49mm) on Top Layer And Pad SB3-2(13.75mm,42.49mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB4-1(12.75mm,38.24mm) on Top Layer And Pad SB4-2(13.75mm,38.24mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB5-1(12.75mm,33.99mm) on Top Layer And Pad SB5-2(13.75mm,33.99mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB6-1(12.75mm,29.74mm) on Top Layer And Pad SB6-2(13.75mm,29.74mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB7-1(12.75mm,25.49mm) on Top Layer And Pad SB7-2(13.75mm,25.49mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad SB8-1(12.75mm,21.24mm) on Top Layer And Pad SB8-2(13.75mm,21.24mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (100.5mm,121.8mm) from Top Layer to Bottom Layer And Via (100.5mm,123.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (100.5mm,126.2mm) from Top Layer to Bottom Layer And Via (100.5mm,127.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104mm,111.2mm) from Top Layer to Bottom Layer And Via (105mm,111.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104mm,112.1mm) from Top Layer to Bottom Layer And Via (105mm,112.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104mm,113.9mm) from Top Layer to Bottom Layer And Via (105mm,113.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104mm,113mm) from Top Layer to Bottom Layer And Via (105mm,113mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104mm,135.6mm) from Top Layer to Bottom Layer And Via (105mm,135.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104mm,136.5mm) from Top Layer to Bottom Layer And Via (105mm,136.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104mm,137.4mm) from Top Layer to Bottom Layer And Via (105mm,137.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (104mm,138.3mm) from Top Layer to Bottom Layer And Via (105mm,138.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (24.4mm,120.165mm) from Top Layer to Bottom Layer And Via (24.4mm,121.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (24.4mm,121.79mm) from Top Layer to Bottom Layer And Via (24.4mm,123.415mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (24.4mm,125.915mm) from Top Layer to Bottom Layer And Via (24.4mm,127.54mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (24.4mm,127.54mm) from Top Layer to Bottom Layer And Via (24.4mm,129.165mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (26.4mm,120.165mm) from Top Layer to Bottom Layer And Via (26.4mm,121.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (26.4mm,121.79mm) from Top Layer to Bottom Layer And Via (26.4mm,123.415mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (26.4mm,125.915mm) from Top Layer to Bottom Layer And Via (26.4mm,127.54mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (26.4mm,127.54mm) from Top Layer to Bottom Layer And Via (26.4mm,129.165mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (28.4mm,120.165mm) from Top Layer to Bottom Layer And Via (28.4mm,121.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (28.4mm,121.79mm) from Top Layer to Bottom Layer And Via (28.4mm,123.415mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (28.4mm,125.915mm) from Top Layer to Bottom Layer And Via (28.4mm,127.54mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Via (28.4mm,127.54mm) from Top Layer to Bottom Layer And Via (28.4mm,129.165mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm] / [Bottom Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (31.9mm,111.2mm) from Top Layer to Bottom Layer And Via (32.9mm,111.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (31.9mm,112.1mm) from Top Layer to Bottom Layer And Via (32.9mm,112.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (31.9mm,113.9mm) from Top Layer to Bottom Layer And Via (32.9mm,113.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (31.9mm,113mm) from Top Layer to Bottom Layer And Via (32.9mm,113mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (96.5mm,126.2mm) from Top Layer to Bottom Layer And Via (96.5mm,127.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (96.5mm,127.9mm) from Top Layer to Bottom Layer And Via (96.5mm,129.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (98.5mm,121.8mm) from Top Layer to Bottom Layer And Via (98.5mm,123.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (98.5mm,126.2mm) from Top Layer to Bottom Layer And Via (98.5mm,127.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
Rule Violations :114

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (176mm,155.675mm) on Top Overlay And Pad E1-A4(176mm,155.375mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (179.5mm,155.675mm) on Top Overlay And Pad E1-A3(179.5mm,155.375mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (183mm,155.675mm) on Top Overlay And Pad E1-A2(183mm,155.375mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (186.5mm,155.675mm) on Top Overlay And Pad E1-A1(186.5mm,155.375mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-1(32.3mm,115.281mm) on Top Layer And Track (31.4mm,114.681mm)(31.4mm,115.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C10-2(30.5mm,115.281mm) on Top Layer And Track (31.4mm,114.681mm)(31.4mm,115.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(46.775mm,31.375mm) on Top Layer And Track (45.875mm,30.775mm)(45.875mm,31.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(6.6mm,84.45mm) on Top Layer And Track (7.5mm,83.85mm)(7.5mm,85.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(8.4mm,84.45mm) on Top Layer And Track (7.5mm,83.85mm)(7.5mm,85.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(44.975mm,31.375mm) on Top Layer And Track (45.875mm,30.775mm)(45.875mm,31.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(6.6mm,74.3mm) on Top Layer And Track (7.5mm,73.7mm)(7.5mm,74.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(8.4mm,74.3mm) on Top Layer And Track (7.5mm,73.7mm)(7.5mm,74.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(6.6mm,107.25mm) on Top Layer And Track (7.5mm,106.65mm)(7.5mm,107.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(8.4mm,107.25mm) on Top Layer And Track (7.5mm,106.65mm)(7.5mm,107.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(6.6mm,97mm) on Top Layer And Track (7.5mm,96.4mm)(7.5mm,97.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(8.4mm,97mm) on Top Layer And Track (7.5mm,96.4mm)(7.5mm,97.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(6.6mm,87mm) on Top Layer And Track (7.5mm,86.4mm)(7.5mm,87.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(8.4mm,87mm) on Top Layer And Track (7.5mm,86.4mm)(7.5mm,87.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(6.6mm,76.8mm) on Top Layer And Track (7.5mm,76.2mm)(7.5mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(8.4mm,76.8mm) on Top Layer And Track (7.5mm,76.2mm)(7.5mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(59.6mm,70.046mm) on Top Layer And Track (60.5mm,69.446mm)(60.5mm,70.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(61.4mm,70.046mm) on Top Layer And Track (60.5mm,69.446mm)(60.5mm,70.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(59.6mm,72.3mm) on Top Layer And Track (60.5mm,71.7mm)(60.5mm,72.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(61.4mm,72.3mm) on Top Layer And Track (60.5mm,71.7mm)(60.5mm,72.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(61.175mm,76.775mm) on Top Layer And Track (62.075mm,76.175mm)(62.075mm,77.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(62.975mm,76.775mm) on Top Layer And Track (62.075mm,76.175mm)(62.075mm,77.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(43.475mm,72.15mm) on Top Layer And Track (42.575mm,71.55mm)(42.575mm,72.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(41.675mm,72.15mm) on Top Layer And Track (42.575mm,71.55mm)(42.575mm,72.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(57.5mm,24.525mm) on Top Layer And Track (56.9mm,23.625mm)(58.1mm,23.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(65.625mm,26.821mm) on Top Layer And Track (65.025mm,25.921mm)(66.225mm,25.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-2(65.625mm,25.021mm) on Top Layer And Track (65.025mm,25.921mm)(66.225mm,25.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(57.5mm,22.725mm) on Top Layer And Track (56.9mm,23.625mm)(58.1mm,23.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(43.475mm,69.896mm) on Top Layer And Track (42.575mm,69.296mm)(42.575mm,70.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(41.675mm,69.896mm) on Top Layer And Track (42.575mm,69.296mm)(42.575mm,70.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(59.6mm,67.791mm) on Top Layer And Track (60.5mm,67.191mm)(60.5mm,68.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(61.4mm,67.791mm) on Top Layer And Track (60.5mm,67.191mm)(60.5mm,68.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-1(59.6mm,65.5mm) on Top Layer And Track (60.5mm,64.9mm)(60.5mm,66.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C24-2(61.4mm,65.5mm) on Top Layer And Track (60.5mm,64.9mm)(60.5mm,66.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(43.5mm,67.525mm) on Top Layer And Track (42.6mm,66.925mm)(42.6mm,68.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(41.7mm,67.525mm) on Top Layer And Track (42.6mm,66.925mm)(42.6mm,68.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-1(43.45mm,65.271mm) on Top Layer And Track (42.55mm,64.671mm)(42.55mm,65.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-2(41.65mm,65.271mm) on Top Layer And Track (42.55mm,64.671mm)(42.55mm,65.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-1(46.925mm,64.246mm) on Top Layer And Track (47.825mm,63.646mm)(47.825mm,64.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-2(48.725mm,64.246mm) on Top Layer And Track (47.825mm,63.646mm)(47.825mm,64.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(56.35mm,64.246mm) on Top Layer And Track (55.45mm,63.646mm)(55.45mm,64.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-2(54.55mm,64.246mm) on Top Layer And Track (55.45mm,63.646mm)(55.45mm,64.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-1(34.9mm,129.5mm) on Top Layer And Track (35.8mm,128.9mm)(35.8mm,130.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-2(36.7mm,129.5mm) on Top Layer And Track (35.8mm,128.9mm)(35.8mm,130.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(6.6mm,104.7mm) on Top Layer And Track (7.5mm,104.1mm)(7.5mm,105.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-1(40.5mm,126.4mm) on Top Layer And Track (39.9mm,127.3mm)(41.1mm,127.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-2(40.5mm,128.2mm) on Top Layer And Track (39.9mm,127.3mm)(41.1mm,127.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(8.4mm,104.7mm) on Top Layer And Track (7.5mm,104.1mm)(7.5mm,105.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-1(40.5mm,123.6mm) on Top Layer And Track (39.9mm,122.7mm)(41.1mm,122.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-2(40.5mm,121.8mm) on Top Layer And Track (39.9mm,122.7mm)(41.1mm,122.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(34.9mm,120.5mm) on Top Layer And Track (35.8mm,119.9mm)(35.8mm,121.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-2(36.7mm,120.5mm) on Top Layer And Track (35.8mm,119.9mm)(35.8mm,121.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-1(36.5mm,152.915mm) on Top Layer And Track (37.4mm,152.315mm)(37.4mm,153.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-2(38.3mm,152.915mm) on Top Layer And Track (37.4mm,152.315mm)(37.4mm,153.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C35-1(46.115mm,156.836mm) on Top Layer And Track (45.515mm,155.936mm)(46.715mm,155.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C35-2(46.115mm,155.036mm) on Top Layer And Track (45.515mm,155.936mm)(46.715mm,155.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-1(38.4mm,156.869mm) on Top Layer And Track (37.8mm,155.969mm)(39mm,155.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-2(38.4mm,155.069mm) on Top Layer And Track (37.8mm,155.969mm)(39mm,155.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-1(58.4mm,148.534mm) on Top Layer And Track (59.3mm,147.934mm)(59.3mm,149.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-2(60.2mm,148.534mm) on Top Layer And Track (59.3mm,147.934mm)(59.3mm,149.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-1(58.4mm,146.279mm) on Top Layer And Track (59.3mm,145.679mm)(59.3mm,146.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-2(60.2mm,146.279mm) on Top Layer And Track (59.3mm,145.679mm)(59.3mm,146.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-1(54.9mm,146.279mm) on Top Layer And Track (54mm,145.679mm)(54mm,146.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C39-2(53.1mm,146.279mm) on Top Layer And Track (54mm,145.679mm)(54mm,146.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C40-1(66.99mm,118mm) on Top Layer And Track (66.39mm,118.9mm)(67.59mm,118.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C40-2(66.99mm,119.8mm) on Top Layer And Track (66.39mm,118.9mm)(67.59mm,118.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(32.3mm,131.694mm) on Top Layer And Track (31.4mm,131.094mm)(31.4mm,132.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C41-1(60.3mm,127.5mm) on Top Layer And Track (61.2mm,126.9mm)(61.2mm,128.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C41-2(62.1mm,127.5mm) on Top Layer And Track (61.2mm,126.9mm)(61.2mm,128.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(30.5mm,131.694mm) on Top Layer And Track (31.4mm,131.094mm)(31.4mm,132.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C42-1(73.67mm,148.527mm) on Top Layer And Track (74.57mm,147.927mm)(74.57mm,149.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C42-2(75.47mm,148.527mm) on Top Layer And Track (74.57mm,147.927mm)(74.57mm,149.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C43-1(60.455mm,99.054mm) on Top Layer And Track (59.855mm,98.154mm)(61.055mm,98.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C43-2(60.455mm,97.254mm) on Top Layer And Track (59.855mm,98.154mm)(61.055mm,98.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-1(82.23mm,148.447mm) on Top Layer And Track (83.13mm,147.847mm)(83.13mm,149.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C44-2(84.03mm,148.447mm) on Top Layer And Track (83.13mm,147.847mm)(83.13mm,149.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C45-1(46.882mm,99.335mm) on Top Layer And Track (45.982mm,98.735mm)(45.982mm,99.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C45-2(45.082mm,99.335mm) on Top Layer And Track (45.982mm,98.735mm)(45.982mm,99.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C46-1(11.446mm,121.36mm) on Top Layer And Track (10.846mm,120.46mm)(12.046mm,120.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C46-2(11.446mm,119.56mm) on Top Layer And Track (10.846mm,120.46mm)(12.046mm,120.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C47-1(16.7mm,130.615mm) on Top Layer And Track (16.1mm,129.715mm)(17.3mm,129.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C47-2(16.7mm,128.815mm) on Top Layer And Track (16.1mm,129.715mm)(17.3mm,129.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C48-1(22.6mm,93.05mm) on Top Layer And Track (22mm,93.95mm)(23.2mm,93.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C48-2(22.6mm,94.85mm) on Top Layer And Track (22mm,93.95mm)(23.2mm,93.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C49-1(24.9mm,93.05mm) on Top Layer And Track (24.3mm,93.95mm)(25.5mm,93.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C49-2(24.9mm,94.85mm) on Top Layer And Track (24.3mm,93.95mm)(25.5mm,93.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C50-1(75.1mm,77.6mm) on Top Layer And Track (74.2mm,77mm)(74.2mm,78.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C50-2(73.3mm,77.6mm) on Top Layer And Track (74.2mm,77mm)(74.2mm,78.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(32.3mm,133.948mm) on Top Layer And Track (31.4mm,133.348mm)(31.4mm,134.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C51-1(76.65mm,83.854mm) on Top Layer And Track (75.75mm,83.254mm)(75.75mm,84.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C51-2(74.85mm,83.854mm) on Top Layer And Track (75.75mm,83.254mm)(75.75mm,84.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(30.5mm,133.948mm) on Top Layer And Track (31.4mm,133.348mm)(31.4mm,134.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C52-1(104.3mm,134.154mm) on Top Layer And Track (103.4mm,133.554mm)(103.4mm,134.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C52-2(102.5mm,134.154mm) on Top Layer And Track (103.4mm,133.554mm)(103.4mm,134.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C53-1(104.3mm,131.9mm) on Top Layer And Track (103.4mm,131.3mm)(103.4mm,132.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C53-2(102.5mm,131.9mm) on Top Layer And Track (103.4mm,131.3mm)(103.4mm,132.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-1(104.2mm,117.671mm) on Top Layer And Track (103.3mm,117.071mm)(103.3mm,118.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C55-2(102.4mm,117.671mm) on Top Layer And Track (103.3mm,117.071mm)(103.3mm,118.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-1(104.2mm,115.416mm) on Top Layer And Track (103.3mm,114.817mm)(103.3mm,116.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C56-2(102.4mm,115.416mm) on Top Layer And Track (103.3mm,114.817mm)(103.3mm,116.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C58-1(85.4mm,124.3mm) on Top Layer And Track (84.8mm,123.4mm)(86mm,123.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C58-2(85.4mm,122.5mm) on Top Layer And Track (84.8mm,123.4mm)(86mm,123.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C59-1(78.7mm,119.3mm) on Top Layer And Track (78.1mm,120.2mm)(79.3mm,120.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C59-2(78.7mm,121.1mm) on Top Layer And Track (78.1mm,120.2mm)(79.3mm,120.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C60-1(106.9mm,129.5mm) on Top Layer And Track (107.8mm,128.9mm)(107.8mm,130.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C60-2(108.7mm,129.5mm) on Top Layer And Track (107.8mm,128.9mm)(107.8mm,130.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C61-1(114.6mm,151.9mm) on Top Layer And Track (115.5mm,151.3mm)(115.5mm,152.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C61-2(116.4mm,151.9mm) on Top Layer And Track (115.5mm,151.3mm)(115.5mm,152.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C62-1(114.6mm,156.242mm) on Top Layer And Track (115.5mm,155.642mm)(115.5mm,156.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C62-2(116.4mm,156.242mm) on Top Layer And Track (115.5mm,155.642mm)(115.5mm,156.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C63-1(114.6mm,158.521mm) on Top Layer And Track (115.5mm,157.921mm)(115.5mm,159.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C63-2(116.4mm,158.521mm) on Top Layer And Track (115.5mm,157.921mm)(115.5mm,159.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C64-1(112.7mm,127mm) on Top Layer And Track (111.8mm,126.4mm)(111.8mm,127.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C64-2(110.9mm,127mm) on Top Layer And Track (111.8mm,126.4mm)(111.8mm,127.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C65-1(112.7mm,123mm) on Top Layer And Track (111.8mm,122.4mm)(111.8mm,123.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C65-2(110.9mm,123mm) on Top Layer And Track (111.8mm,122.4mm)(111.8mm,123.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C66-1(128.625mm,148.622mm) on Top Layer And Track (129.525mm,148.022mm)(129.525mm,149.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C66-2(130.425mm,148.622mm) on Top Layer And Track (129.525mm,148.022mm)(129.525mm,149.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C67-1(128.6mm,111.4mm) on Top Layer And Track (129.5mm,110.8mm)(129.5mm,112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C67-2(130.4mm,111.4mm) on Top Layer And Track (129.5mm,110.8mm)(129.5mm,112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C68-1(128.629mm,109.2mm) on Top Layer And Track (128.029mm,108.3mm)(129.229mm,108.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C68-2(128.629mm,107.4mm) on Top Layer And Track (128.029mm,108.3mm)(129.229mm,108.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C69-1(106.9mm,120.5mm) on Top Layer And Track (107.8mm,119.9mm)(107.8mm,121.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C69-2(108.7mm,120.5mm) on Top Layer And Track (107.8mm,119.9mm)(107.8mm,121.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-1(6.6mm,94.45mm) on Top Layer And Track (7.5mm,93.85mm)(7.5mm,95.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C7-2(8.4mm,94.45mm) on Top Layer And Track (7.5mm,93.85mm)(7.5mm,95.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C72-1(10.5mm,126.815mm) on Top Layer And Track (11.4mm,126.215mm)(11.4mm,127.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C72-2(12.3mm,126.815mm) on Top Layer And Track (11.4mm,126.215mm)(11.4mm,127.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C73-1(17.9mm,112.915mm) on Top Layer And Track (17.3mm,113.815mm)(18.5mm,113.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C73-2(17.9mm,114.715mm) on Top Layer And Track (17.3mm,113.815mm)(18.5mm,113.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C74-1(165.1mm,89.4mm) on Bottom Layer And Track (164.5mm,88.5mm)(165.7mm,88.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C74-2(165.1mm,87.6mm) on Bottom Layer And Track (164.5mm,88.5mm)(165.7mm,88.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C75-1(164.8mm,50.5mm) on Bottom Layer And Track (164.2mm,49.6mm)(165.4mm,49.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C75-2(164.8mm,48.7mm) on Bottom Layer And Track (164.2mm,49.6mm)(165.4mm,49.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C77-1(159.5mm,102.5mm) on Top Layer And Track (160.4mm,101.9mm)(160.4mm,103.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C77-2(161.3mm,102.5mm) on Top Layer And Track (160.4mm,101.9mm)(160.4mm,103.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C78-1(178mm,131.1mm) on Top Layer And Track (177.4mm,130.2mm)(178.6mm,130.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C78-2(178mm,129.3mm) on Top Layer And Track (177.4mm,130.2mm)(178.6mm,130.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C79-1(173.7mm,81.7mm) on Top Layer And Track (173.1mm,80.8mm)(174.3mm,80.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C79-2(173.7mm,79.9mm) on Top Layer And Track (173.1mm,80.8mm)(174.3mm,80.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C80-1(171.4mm,81.7mm) on Top Layer And Track (170.8mm,80.8mm)(172mm,80.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C80-2(171.4mm,79.9mm) on Top Layer And Track (170.8mm,80.8mm)(172mm,80.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(10.2mm,130.615mm) on Top Layer And Track (9.3mm,130.015mm)(9.3mm,131.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C81-1(171.304mm,42.8mm) on Top Layer And Track (170.704mm,41.9mm)(171.904mm,41.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C81-2(171.304mm,41mm) on Top Layer And Track (170.704mm,41.9mm)(171.904mm,41.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(8.4mm,130.615mm) on Top Layer And Track (9.3mm,130.015mm)(9.3mm,131.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C82-1(173.559mm,42.8mm) on Top Layer And Track (172.959mm,41.9mm)(174.159mm,41.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C82-2(173.559mm,41mm) on Top Layer And Track (172.959mm,41.9mm)(174.159mm,41.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C83-1(159.9mm,95.6mm) on Top Layer And Track (159mm,95mm)(159mm,96.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C83-2(158.1mm,95.6mm) on Top Layer And Track (159mm,95mm)(159mm,96.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C84-1(153.1mm,79.3mm) on Top Layer And Track (152.5mm,80.2mm)(153.7mm,80.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C84-2(153.1mm,81.1mm) on Top Layer And Track (152.5mm,80.2mm)(153.7mm,80.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C85-1(83.209mm,115.3mm) on Top Layer And Track (82.609mm,116.2mm)(83.809mm,116.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C85-2(83.209mm,117.1mm) on Top Layer And Track (82.609mm,116.2mm)(83.809mm,116.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C88-1(159.9mm,56.6mm) on Top Layer And Track (159mm,56mm)(159mm,57.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C88-2(158.1mm,56.6mm) on Top Layer And Track (159mm,56mm)(159mm,57.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C89-1(153.3mm,40.9mm) on Top Layer And Track (152.7mm,41.8mm)(153.9mm,41.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C89-2(153.3mm,42.7mm) on Top Layer And Track (152.7mm,41.8mm)(153.9mm,41.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C90-1(151.671mm,92.1mm) on Top Layer And Track (152.571mm,91.5mm)(152.571mm,92.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C90-2(153.471mm,92.1mm) on Top Layer And Track (152.571mm,91.5mm)(152.571mm,92.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(32.3mm,117.535mm) on Top Layer And Track (31.4mm,116.935mm)(31.4mm,118.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C91-1(151.671mm,53.2mm) on Top Layer And Track (152.571mm,52.6mm)(152.571mm,53.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C91-2(153.471mm,53.2mm) on Top Layer And Track (152.571mm,52.6mm)(152.571mm,53.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(30.5mm,117.535mm) on Top Layer And Track (31.4mm,116.935mm)(31.4mm,118.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C92-1(157.8mm,83.4mm) on Top Layer And Track (156.9mm,82.8mm)(156.9mm,84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C92-2(156mm,83.4mm) on Top Layer And Track (156.9mm,82.8mm)(156.9mm,84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C93-1(157.8mm,44.8mm) on Top Layer And Track (156.9mm,44.2mm)(156.9mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C93-2(156mm,44.8mm) on Top Layer And Track (156.9mm,44.2mm)(156.9mm,45.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad Free-14(149.3mm,80.8mm) on Top Layer And Text "C84" (150.238mm,82.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad Free-19(126.987mm,154.9mm) on Multi-Layer And Text "MONO" (122.649mm,158.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad Free-20(119.866mm,154.9mm) on Multi-Layer And Text "MONO" (122.649mm,158.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (129.684mm,113.554mm)(135.884mm,113.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (129.684mm,119.094mm)(135.884mm,119.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (129.7mm,122.5mm)(135.9mm,122.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (129.7mm,128.04mm)(135.9mm,128.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (135.884mm,113.554mm)(135.884mm,114.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (135.884mm,118.362mm)(135.884mm,119.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (135.9mm,122.5mm)(135.9mm,123.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (135.9mm,127.308mm)(135.9mm,128.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (136.84mm,122.46mm)(136.84mm,123.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (136.84mm,122.46mm)(143.04mm,122.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (136.84mm,127.268mm)(136.84mm,128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (136.84mm,128mm)(143.04mm,128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (136.868mm,113.563mm)(136.868mm,114.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (136.868mm,113.563mm)(143.068mm,113.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (136.868mm,118.371mm)(136.868mm,119.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad Free-26(136.375mm,80mm) on Multi-Layer And Track (136.868mm,119.103mm)(143.068mm,119.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-1(49mm,33.8mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9824mil) < 0.254mm (10mil)) Between Pad IC1-1(49mm,33.8mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-10(51.25mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-11(52.05mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-12(52.85mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-13(53.65mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-14(54.45mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-15(55.25mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-16(56.05mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9824mil) < 0.254mm (10mil)) Between Pad IC1-16(56.05mm,26.75mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9825mil) < 0.254mm (10mil)) Between Pad IC1-17(57.5mm,28.2mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-17(57.5mm,28.2mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-18(57.5mm,29mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-19(57.5mm,29.8mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-2(49mm,33mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-20(57.5mm,30.6mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-21(57.5mm,31.4mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-22(57.5mm,32.2mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-23(57.5mm,33mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9825mil) < 0.254mm (10mil)) Between Pad IC1-24(57.5mm,33.8mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-24(57.5mm,33.8mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-25(56.05mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9825mil) < 0.254mm (10mil)) Between Pad IC1-25(56.05mm,35.25mm) on Top Layer And Track (56.4mm,27.85mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-26(55.25mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-27(54.45mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-28(53.65mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-29(52.85mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-3(49mm,32.2mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-30(52.05mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-31(51.25mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9825mil) < 0.254mm (10mil)) Between Pad IC1-32(50.45mm,35.25mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-32(50.45mm,35.25mm) on Top Layer And Track (50.1mm,34.15mm)(56.4mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-4(49mm,31.4mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-5(49mm,30.6mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-6(49mm,29.8mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-7(49mm,29mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-8(49mm,28.2mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9824mil) < 0.254mm (10mil)) Between Pad IC1-8(49mm,28.2mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2536mm (9.9824mil) < 0.254mm (10mil)) Between Pad IC1-9(50.45mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(50.1mm,34.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-9(50.45mm,26.75mm) on Top Layer And Track (50.1mm,27.85mm)(56.4mm,27.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC2-1(46.901mm,83.08mm) on Top Layer And Track (45.938mm,83.755mm)(47.863mm,83.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-1(46.901mm,83.08mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-10(46.901mm,71.65mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-11(46.901mm,70.38mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-12(46.901mm,69.11mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-13(46.901mm,67.84mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-14(46.901mm,66.57mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-15(56.325mm,66.57mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-16(56.325mm,67.84mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-17(56.325mm,69.11mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-18(56.325mm,70.38mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-19(56.325mm,71.65mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-2(46.901mm,81.81mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-20(56.325mm,72.92mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-21(56.325mm,74.19mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-22(56.325mm,75.46mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-23(56.325mm,76.73mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-24(56.325mm,78mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-25(56.325mm,79.27mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-26(56.325mm,80.54mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-27(56.325mm,81.81mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-28(56.325mm,83.08mm) on Top Layer And Track (55.013mm,65.875mm)(55.013mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-3(46.901mm,80.54mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-4(46.901mm,79.27mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-5(46.901mm,78mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-6(46.901mm,76.73mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-7(46.901mm,75.46mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-8(46.901mm,74.19mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC2-9(46.901mm,72.92mm) on Top Layer And Track (48.213mm,65.875mm)(48.213mm,83.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC3-1(22.65mm,129.49mm) on Top Layer And Track (21.913mm,130.065mm)(23.388mm,130.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-1(70.675mm,81.775mm) on Top Layer And Track (69.975mm,82.275mm)(71.375mm,82.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-1(70.675mm,81.775mm) on Top Layer And Track (71.725mm,79.275mm)(71.725mm,82.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-10(75.075mm,81.775mm) on Top Layer And Track (74.025mm,79.275mm)(74.025mm,82.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-2(70.675mm,81.275mm) on Top Layer And Track (71.725mm,79.275mm)(71.725mm,82.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-3(70.675mm,80.775mm) on Top Layer And Track (71.725mm,79.275mm)(71.725mm,82.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-4(70.675mm,80.275mm) on Top Layer And Track (71.725mm,79.275mm)(71.725mm,82.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-5(70.675mm,79.775mm) on Top Layer And Track (71.725mm,79.275mm)(71.725mm,82.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-6(75.075mm,79.775mm) on Top Layer And Track (74.025mm,79.275mm)(74.025mm,82.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-7(75.075mm,80.275mm) on Top Layer And Track (74.025mm,79.275mm)(74.025mm,82.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-8(75.075mm,80.775mm) on Top Layer And Track (74.025mm,79.275mm)(74.025mm,82.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC4-9(75.075mm,81.275mm) on Top Layer And Track (74.025mm,79.275mm)(74.025mm,82.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC5-1(94.712mm,129.625mm) on Top Layer And Track (93.975mm,130.2mm)(95.45mm,130.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC6-1(159.305mm,92.112mm) on Top Layer And Track (159.98mm,91.35mm)(159.98mm,92.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC7-1(159.305mm,53.2mm) on Top Layer And Track (159.98mm,52.438mm)(159.98mm,53.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(12.7mm,130.615mm) on Top Layer And Track (13.6mm,130.015mm)(13.6mm,131.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(14.5mm,130.615mm) on Top Layer And Track (13.6mm,130.015mm)(13.6mm,131.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(39.925mm,74.525mm) on Top Layer And Track (40.825mm,73.925mm)(40.825mm,75.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(32.4mm,152.915mm) on Top Layer And Track (33.3mm,152.315mm)(33.3mm,153.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(34.2mm,152.915mm) on Top Layer And Track (33.3mm,152.315mm)(33.3mm,153.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(41.725mm,74.525mm) on Top Layer And Track (40.825mm,73.925mm)(40.825mm,75.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(50.9mm,146.279mm) on Top Layer And Track (50mm,145.679mm)(50mm,146.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(49.1mm,146.279mm) on Top Layer And Track (50mm,145.679mm)(50mm,146.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(66.99mm,114.1mm) on Top Layer And Track (66.39mm,115mm)(67.59mm,115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(66.99mm,115.9mm) on Top Layer And Track (66.39mm,115mm)(67.59mm,115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-1(3.1mm,33.99mm) on Top Layer And Track (4mm,33.39mm)(4mm,34.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R14-2(4.9mm,33.99mm) on Top Layer And Track (4mm,33.39mm)(4mm,34.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-1(42.682mm,99.335mm) on Top Layer And Track (41.782mm,98.735mm)(41.782mm,99.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R15-2(40.882mm,99.335mm) on Top Layer And Track (41.782mm,98.735mm)(41.782mm,99.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R16-1(3.1mm,29.74mm) on Top Layer And Track (4mm,29.14mm)(4mm,30.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R16-2(4.9mm,29.74mm) on Top Layer And Track (4mm,29.14mm)(4mm,30.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R17-1(147.3mm,80.846mm) on Top Layer And Track (146.7mm,81.746mm)(147.9mm,81.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R17-2(147.3mm,82.646mm) on Top Layer And Track (146.7mm,81.746mm)(147.9mm,81.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-1(3.2mm,25.49mm) on Top Layer And Track (4.1mm,24.89mm)(4.1mm,26.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R18-2(5mm,25.49mm) on Top Layer And Track (4.1mm,24.89mm)(4.1mm,26.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-1(13.7mm,121.46mm) on Top Layer And Track (13.1mm,122.36mm)(14.3mm,122.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R19-2(13.7mm,123.26mm) on Top Layer And Track (13.1mm,122.36mm)(14.3mm,122.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-1(3.2mm,21.24mm) on Top Layer And Track (4.1mm,20.64mm)(4.1mm,21.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R20-2(5mm,21.24mm) on Top Layer And Track (4.1mm,20.64mm)(4.1mm,21.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(3.1mm,50.99mm) on Top Layer And Track (4mm,50.39mm)(4mm,51.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-1(147.271mm,41.7mm) on Top Layer And Track (146.671mm,42.6mm)(147.871mm,42.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R21-2(147.271mm,43.5mm) on Top Layer And Track (146.671mm,42.6mm)(147.871mm,42.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(4.9mm,50.99mm) on Top Layer And Track (4mm,50.39mm)(4mm,51.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-1(13.7mm,117.515mm) on Top Layer And Track (13.1mm,118.415mm)(14.3mm,118.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R22-2(13.7mm,119.315mm) on Top Layer And Track (13.1mm,118.415mm)(14.3mm,118.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-1(19.9mm,118.515mm) on Top Layer And Track (19.3mm,119.415mm)(20.5mm,119.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-1(19.9mm,118.515mm) on Top Layer And Track (19.55mm,100mm)(19.55mm,150mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R23-2(19.9mm,120.315mm) on Top Layer And Track (19.3mm,119.415mm)(20.5mm,119.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-2(19.9mm,120.315mm) on Top Layer And Track (19.55mm,100mm)(19.55mm,150mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R24-1(19mm,128.815mm) on Top Layer And Track (18.4mm,129.715mm)(19.6mm,129.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-1(19mm,128.815mm) on Top Layer And Track (19.55mm,100mm)(19.55mm,150mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R24-2(19mm,130.615mm) on Top Layer And Track (18.4mm,129.715mm)(19.6mm,129.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-2(19mm,130.615mm) on Top Layer And Track (19.55mm,100mm)(19.55mm,150mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R25-1(147.299mm,84.703mm) on Top Layer And Track (146.699mm,85.603mm)(147.899mm,85.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R25-2(147.299mm,86.503mm) on Top Layer And Track (146.699mm,85.603mm)(147.899mm,85.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R26-1(87.9mm,124.5mm) on Top Layer And Track (87.3mm,125.4mm)(88.5mm,125.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R26-2(87.9mm,126.3mm) on Top Layer And Track (87.3mm,125.4mm)(88.5mm,125.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R27-1(147.271mm,45.8mm) on Top Layer And Track (146.671mm,46.7mm)(147.871mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R27-2(147.271mm,47.6mm) on Top Layer And Track (146.671mm,46.7mm)(147.871mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R28-1(87.9mm,120.5mm) on Top Layer And Track (87.3mm,121.4mm)(88.5mm,121.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R28-2(87.9mm,122.3mm) on Top Layer And Track (87.3mm,121.4mm)(88.5mm,121.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-1(80.954mm,117.1mm) on Top Layer And Track (80.354mm,116.2mm)(81.554mm,116.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R29-2(80.954mm,115.3mm) on Top Layer And Track (80.354mm,116.2mm)(81.554mm,116.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-1(78.7mm,117.1mm) on Top Layer And Track (78.1mm,116.2mm)(79.3mm,116.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R30-2(78.7mm,115.3mm) on Top Layer And Track (78.1mm,116.2mm)(79.3mm,116.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-1(65.254mm,65.5mm) on Top Layer And Track (64.354mm,64.9mm)(64.354mm,66.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-1(90.4mm,130.5mm) on Top Layer And Track (89.8mm,131.4mm)(91mm,131.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R31-2(90.4mm,132.3mm) on Top Layer And Track (89.8mm,131.4mm)(91mm,131.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-2(63.454mm,65.5mm) on Top Layer And Track (64.354mm,64.9mm)(64.354mm,66.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-1(110.746mm,151.9mm) on Top Layer And Track (111.646mm,151.3mm)(111.646mm,152.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R32-2(112.546mm,151.9mm) on Top Layer And Track (111.646mm,151.3mm)(111.646mm,152.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-1(128.629mm,105.346mm) on Top Layer And Track (128.029mm,104.446mm)(129.229mm,104.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R33-2(128.629mm,103.546mm) on Top Layer And Track (128.029mm,104.446mm)(129.229mm,104.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-1(92.4mm,117.8mm) on Top Layer And Track (91.55mm,99.1mm)(91.55mm,149.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-1(92.4mm,117.8mm) on Top Layer And Track (91.8mm,118.7mm)(93mm,118.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-2(92.4mm,119.6mm) on Top Layer And Track (91.55mm,99.1mm)(91.55mm,149.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R34-2(92.4mm,119.6mm) on Top Layer And Track (91.8mm,118.7mm)(93mm,118.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-1(71.5mm,56.7mm) on Top Layer And Track (70.9mm,55.8mm)(72.1mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R35-2(71.5mm,54.9mm) on Top Layer And Track (70.9mm,55.8mm)(72.1mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-1(69.2mm,56.7mm) on Top Layer And Track (68.6mm,55.8mm)(69.8mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R36-2(69.2mm,54.9mm) on Top Layer And Track (68.6mm,55.8mm)(69.8mm,55.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-1(55.775mm,12.125mm) on Top Layer And Track (54.875mm,11.525mm)(54.875mm,12.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R37-2(53.975mm,12.125mm) on Top Layer And Track (54.875mm,11.525mm)(54.875mm,12.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-1(47mm,12.775mm) on Top Layer And Track (46.4mm,11.875mm)(47.6mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R38-2(47mm,10.975mm) on Top Layer And Track (46.4mm,11.875mm)(47.6mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-1(49.375mm,11.55mm) on Top Layer And Track (48.775mm,10.65mm)(49.975mm,10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R39-2(49.375mm,9.75mm) on Top Layer And Track (48.775mm,10.65mm)(49.975mm,10.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-1(51.75mm,10.8mm) on Top Layer And Track (51.15mm,9.9mm)(52.35mm,9.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R40-2(51.75mm,9mm) on Top Layer And Track (51.15mm,9.9mm)(52.35mm,9.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(3.1mm,46.74mm) on Top Layer And Track (4mm,46.14mm)(4mm,47.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-1(158.1mm,97.854mm) on Top Layer And Track (157.2mm,97.254mm)(157.2mm,98.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R41-2(156.3mm,97.854mm) on Top Layer And Track (157.2mm,97.254mm)(157.2mm,98.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-2(4.9mm,46.74mm) on Top Layer And Track (4mm,46.14mm)(4mm,47.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-1(158.1mm,58.854mm) on Top Layer And Track (157.2mm,58.254mm)(157.2mm,59.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R42-2(156.3mm,58.854mm) on Top Layer And Track (157.2mm,58.254mm)(157.2mm,59.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-1(153.471mm,94.354mm) on Top Layer And Track (152.571mm,93.754mm)(152.571mm,94.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R43-2(151.671mm,94.354mm) on Top Layer And Track (152.571mm,93.754mm)(152.571mm,94.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-1(153.471mm,55.454mm) on Top Layer And Track (152.571mm,54.854mm)(152.571mm,56.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R44-2(151.671mm,55.454mm) on Top Layer And Track (152.571mm,54.854mm)(152.571mm,56.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-1(156mm,79.3mm) on Top Layer And Track (156.9mm,78.7mm)(156.9mm,79.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R45-2(157.8mm,79.3mm) on Top Layer And Track (156.9mm,78.7mm)(156.9mm,79.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-1(156mm,40.9mm) on Top Layer And Track (156.9mm,40.3mm)(156.9mm,41.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R46-2(157.8mm,40.9mm) on Top Layer And Track (156.9mm,40.3mm)(156.9mm,41.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-1(153.8mm,97.854mm) on Top Layer And Track (152.9mm,97.254mm)(152.9mm,98.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R47-2(152mm,97.854mm) on Top Layer And Track (152.9mm,97.254mm)(152.9mm,98.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-1(153.8mm,58.854mm) on Top Layer And Track (152.9mm,58.254mm)(152.9mm,59.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R48-2(152mm,58.854mm) on Top Layer And Track (152.9mm,58.254mm)(152.9mm,59.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-1(37.775mm,65.275mm) on Top Layer And Track (38.675mm,64.675mm)(38.675mm,65.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5-2(39.575mm,65.275mm) on Top Layer And Track (38.675mm,64.675mm)(38.675mm,65.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-1(3.1mm,42.49mm) on Top Layer And Track (4mm,41.89mm)(4mm,43.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6-2(4.9mm,42.49mm) on Top Layer And Track (4mm,41.89mm)(4mm,43.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(51.7mm,62.5mm) on Top Layer And Track (51.1mm,63.4mm)(52.3mm,63.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(51.7mm,64.3mm) on Top Layer And Track (51.1mm,63.4mm)(52.3mm,63.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(3.1mm,38.24mm) on Top Layer And Track (4mm,37.64mm)(4mm,38.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(4.9mm,38.24mm) on Top Layer And Track (4mm,37.64mm)(4mm,38.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad SB_15V-1(158.1mm,100.6mm) on Top Layer And Text "SB_15V" (158.71mm,99.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad SB_15V-2(158.1mm,99.6mm) on Top Layer And Text "SB_15V" (158.71mm,99.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
Rule Violations :377

Processing Rule : Silk to Silk (Clearance=0.1mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "5V_" (125.769mm,22.465mm) on Top Overlay And Track (128.8mm,22.144mm)(128.8mm,27.684mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "5V_" (125.769mm,22.465mm) on Top Overlay And Track (128.8mm,22.144mm)(135mm,22.144mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "9V_" (125.769mm,29.265mm) on Top Overlay And Track (128.8mm,29mm)(128.8mm,34.54mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "9V_" (125.769mm,29.265mm) on Top Overlay And Track (128.8mm,29mm)(135mm,29mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "L2" (32.43mm,148.438mm) on Top Overlay And Track (19.55mm,150mm)(33.45mm,150mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "L2" (32.43mm,148.438mm) on Top Overlay And Track (33.45mm,100mm)(33.45mm,150mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R23" (19.138mm,117.346mm) on Top Overlay And Track (19.55mm,100mm)(19.55mm,150mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R24" (18.238mm,135.746mm) on Top Overlay And Track (19.55mm,100mm)(19.55mm,150mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :8

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
   Violation between Height Constraint: Small Component C70-UFW1V472MHD (192.9mm,123.691mm) on Top Layer Actual Height = 37.5mm
   Violation between Height Constraint: Small Component C71-UFW1V472MHD (192.9mm,84.583mm) on Top Layer Actual Height = 37.5mm
   Violation between Height Constraint: Small Component C76-UFW1V472MHD (192.9mm,104.137mm) on Top Layer Actual Height = 37.5mm
   Violation between Height Constraint: Small Component C86-UFW1V472MHD (192.9mm,65.029mm) on Top Layer Actual Height = 37.5mm
   Violation between Height Constraint: Small Component C87-UFW1V472MHD (192.9mm,45.474mm) on Top Layer Actual Height = 37.5mm
   Violation between Height Constraint: Small Component H1-ATS-TI1OP-521-C1-R1 (26.5mm,105mm) on Top Layer Actual Height = 28.1mm
   Violation between Height Constraint: Small Component H2-ATS-TI1OP-521-C1-R1 (98.5mm,104.1mm) on Top Layer Actual Height = 28.1mm
Rule Violations :7


Violations Detected : 519
Waived Violations : 0
Time Elapsed        : 00:00:01