m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vshiftreg
Z0 !s110 1709991320
!i10b 1
!s100 YX85R@bXF=8CFW09DaL>B0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ine1iCY`IF7^_WLzG:Y[?60
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/sim
w1709636800
8C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/rtl/shiftreg.v
FC:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/rtl/shiftreg.v
!i122 22
L0 1 32
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1709991320.000000
!s107 C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/rtl/shiftreg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/rtl/shiftreg.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vtb_shiftreg
R0
!i10b 1
!s100 9_9[eZW?3iSPhO0X=m3Qf1
R1
I0YMbEBcJRlhdea:a;Zd6;3
R2
R3
w1709641763
8C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/tb/tb_shiftreg.v
FC:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/tb/tb_shiftreg.v
!i122 23
L0 27 231
R4
r1
!s85 0
31
R5
!s107 ../misc/timescale.v|C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/tb/tb_shiftreg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p2/tb/tb_shiftreg.v|
!i113 1
R6
R7
