// Seed: 450293964
module module_0;
  logic id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd67,
    parameter id_3 = 32'd47
) (
    input tri id_0,
    input supply1 id_1,
    input uwire _id_2,
    input wand _id_3
);
  uwire id_5 = -1;
  logic [7:0] id_6[id_3 : id_2];
  ;
  wand id_7 = -1'b0;
  module_0 modCall_1 ();
  wire id_8 = id_6[1!=1'h0];
  assign id_7 = id_6;
  wire id_9;
  ;
endmodule
module module_2 #(
    parameter id_11 = 32'd82,
    parameter id_3  = 32'd25
) (
    output tri id_0
    , id_15,
    output tri1 id_1,
    input uwire id_2,
    input tri0 _id_3,
    input wor id_4,
    input wire id_5,
    output tri0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    inout supply0 _id_11,
    input wor id_12,
    input tri0 id_13
);
  always @(posedge 1 or negedge id_4) id_15[id_3 : id_11] <= -1;
  module_0 modCall_1 ();
endmodule
