

================================================================
== Vivado HLS Report for 'aes_decrypt'
================================================================
* Date:           Thu Nov 21 20:05:38 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        decrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 12.548 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      582|      582| 7.303 us | 7.303 us |  582|  582|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_invMain_fu_249  |aes_invMain  |      238|      238| 2.986 us | 2.986 us |  238|  238|   none  |
        |grp_expandKey_fu_257    |expandKey    |      275|      275| 3.451 us | 3.451 us |  275|  275|   none  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       24|       24|         6|          -|          -|     4|    no    |
        | + Loop 1.1  |        4|        4|         1|          -|          -|     4|    no    |
        |- Loop 2     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 2.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    136|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      -|    1081|   4591|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    245|    -|
|Register         |        -|      -|      46|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      0|    1127|   4972|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|       1|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_aes_invMain_fu_249    |aes_invMain           |        2|      0|  891|  3952|    0|
    |decrypt_dut_mux_1cud_U51  |decrypt_dut_mux_1cud  |        0|      0|    0|    65|    0|
    |grp_expandKey_fu_257      |expandKey             |        2|      0|  190|   574|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                     |                      |        4|      0| 1081|  4591|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |block_U        |aes_decrypt_block     |        1|  0|   0|    0|    16|    8|     1|          128|
    |expandedKey_U  |aes_decrypt_expanbkb  |        1|  0|   0|    0|   176|    8|     1|         1408|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        2|  0|   0|    0|   192|   16|     2|         1536|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln77_1_fu_352_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln93_1_fu_428_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln93_fu_418_p2    |     +    |      0|  0|  13|           4|           4|
    |i_2_fu_372_p2         |     +    |      0|  0|  12|           3|           1|
    |i_fu_278_p2           |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_400_p2         |     +    |      0|  0|  12|           3|           1|
    |j_fu_306_p2           |     +    |      0|  0|  12|           3|           1|
    |tmp_fu_317_p17        |     +    |      0|  0|  13|           4|           4|
    |icmp_ln72_fu_272_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln75_fu_300_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln88_fu_366_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln91_fu_394_p2   |   icmp   |      0|  0|   9|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 136|          40|          36|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  47|         10|    1|         10|
    |block_address0        |  21|          4|    4|         16|
    |block_ce0             |  15|          3|    1|          3|
    |block_ce1             |   9|          2|    1|          2|
    |block_d0              |  15|          3|    8|         24|
    |block_we0             |  15|          3|    1|          3|
    |block_we1             |   9|          2|    1|          2|
    |expandedKey_address0  |  15|          3|    8|         24|
    |expandedKey_address1  |  15|          3|    8|         24|
    |expandedKey_ce0       |  15|          3|    1|          3|
    |expandedKey_ce1       |  15|          3|    1|          3|
    |expandedKey_we0       |   9|          2|    1|          2|
    |expandedKey_we1       |   9|          2|    1|          2|
    |i_0_reg_205           |   9|          2|    3|          6|
    |i_1_reg_227           |   9|          2|    3|          6|
    |j_0_reg_216           |   9|          2|    3|          6|
    |j_1_reg_238           |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 245|         51|   49|        142|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |add_ln93_1_reg_574                   |  4|   0|    4|          0|
    |ap_CS_fsm                            |  9|   0|    9|          0|
    |grp_aes_invMain_fu_249_ap_start_reg  |  1|   0|    1|          0|
    |grp_expandKey_fu_257_ap_start_reg    |  1|   0|    1|          0|
    |i_0_reg_205                          |  3|   0|    3|          0|
    |i_1_reg_227                          |  3|   0|    3|          0|
    |i_2_reg_551                          |  3|   0|    3|          0|
    |i_reg_525                            |  3|   0|    3|          0|
    |j_0_reg_216                          |  3|   0|    3|          0|
    |j_1_reg_238                          |  3|   0|    3|          0|
    |j_2_reg_564                          |  3|   0|    3|          0|
    |shl_ln1_reg_556                      |  2|   0|    4|          2|
    |shl_ln_reg_530                       |  2|   0|    4|          2|
    |zext_ln72_reg_517                    |  3|   0|    4|          1|
    |zext_ln88_reg_543                    |  3|   0|    4|          1|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 46|   0|   52|          6|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  aes_decrypt  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  aes_decrypt  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  aes_decrypt  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  aes_decrypt  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  aes_decrypt  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  aes_decrypt  | return value |
|input_0_read       |  in |    8|   ap_none  |  input_0_read |    scalar    |
|input_1_read       |  in |    8|   ap_none  |  input_1_read |    scalar    |
|input_2_read       |  in |    8|   ap_none  |  input_2_read |    scalar    |
|input_3_read       |  in |    8|   ap_none  |  input_3_read |    scalar    |
|input_4_read       |  in |    8|   ap_none  |  input_4_read |    scalar    |
|input_5_read       |  in |    8|   ap_none  |  input_5_read |    scalar    |
|input_6_read       |  in |    8|   ap_none  |  input_6_read |    scalar    |
|input_7_read       |  in |    8|   ap_none  |  input_7_read |    scalar    |
|input_8_read       |  in |    8|   ap_none  |  input_8_read |    scalar    |
|input_9_read       |  in |    8|   ap_none  |  input_9_read |    scalar    |
|input_10_read      |  in |    8|   ap_none  | input_10_read |    scalar    |
|input_11_read      |  in |    8|   ap_none  | input_11_read |    scalar    |
|input_12_read      |  in |    8|   ap_none  | input_12_read |    scalar    |
|input_13_read      |  in |    8|   ap_none  | input_13_read |    scalar    |
|input_14_read      |  in |    8|   ap_none  | input_14_read |    scalar    |
|input_15_read      |  in |    8|   ap_none  | input_15_read |    scalar    |
|output_r_address0  | out |    4|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |    8|  ap_memory |    output_r   |     array    |
|key_address0       | out |    4|  ap_memory |      key      |     array    |
|key_ce0            | out |    1|  ap_memory |      key      |     array    |
|key_q0             |  in |    8|  ap_memory |      key      |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 3 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 7 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_15_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_15_read)"   --->   Operation 10 'read' 'input_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_14_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_14_read)"   --->   Operation 11 'read' 'input_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_13_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_13_read)"   --->   Operation 12 'read' 'input_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_12_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_12_read)"   --->   Operation 13 'read' 'input_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_11_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_11_read)"   --->   Operation 14 'read' 'input_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_10_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_10_read)"   --->   Operation 15 'read' 'input_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_9_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_9_read)"   --->   Operation 16 'read' 'input_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_8_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_8_read)"   --->   Operation 17 'read' 'input_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_7_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_7_read)"   --->   Operation 18 'read' 'input_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_6_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_6_read)"   --->   Operation 19 'read' 'input_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_5_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_5_read)"   --->   Operation 20 'read' 'input_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_4_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_4_read)"   --->   Operation 21 'read' 'input_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_3_read)"   --->   Operation 22 'read' 'input_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_2_read)"   --->   Operation 23 'read' 'input_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_1_read)"   --->   Operation 24 'read' 'input_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_0_read)"   --->   Operation 25 'read' 'input_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%expandedKey = alloca [176 x i8], align 16" [decrypt.cpp:56]   --->   Operation 26 'alloca' 'expandedKey' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%block = alloca [16 x i8], align 16" [decrypt.cpp:59]   --->   Operation 27 'alloca' 'block' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.loopexit17" [decrypt.cpp:72]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit17.loopexit ]"   --->   Operation 29 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i3 %i_0 to i4" [decrypt.cpp:72]   --->   Operation 30 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln72 = icmp eq i3 %i_0, -4" [decrypt.cpp:72]   --->   Operation 31 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [decrypt.cpp:72]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %2, label %.preheader1.preheader" [decrypt.cpp:72]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i3 %i_0 to i2" [decrypt.cpp:77]   --->   Operation 35 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln77, i2 0)" [decrypt.cpp:77]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader1" [decrypt.cpp:75]   --->   Operation 37 'br' <Predicate = (!icmp_ln72)> <Delay = 1.76>
ST_2 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @expandKey([176 x i8]* %expandedKey, [16 x i8]* %key)" [decrypt.cpp:82]   --->   Operation 38 'call' <Predicate = (icmp_ln72)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.12>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 39 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %j_0 to i4" [decrypt.cpp:75]   --->   Operation 40 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln75 = icmp eq i3 %j_0, -4" [decrypt.cpp:75]   --->   Operation 41 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 42 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [decrypt.cpp:75]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.loopexit17.loopexit, label %1" [decrypt.cpp:75]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%add_ln77 = add i4 %zext_ln75, %shl_ln" [decrypt.cpp:77]   --->   Operation 45 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.06ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %input_0_read_1, i8 %input_1_read_1, i8 %input_2_read_1, i8 %input_3_read_1, i8 %input_4_read_1, i8 %input_5_read_1, i8 %input_6_read_1, i8 %input_7_read_1, i8 %input_8_read_1, i8 %input_9_read_1, i8 %input_10_read_1, i8 %input_11_read_1, i8 %input_12_read_1, i8 %input_13_read_1, i8 %input_14_read_1, i8 %input_15_read_1, i4 %add_ln77)" [decrypt.cpp:77]   --->   Operation 46 'mux' 'tmp' <Predicate = (!icmp_ln75)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i3 %j_0 to i2" [decrypt.cpp:77]   --->   Operation 47 'trunc' 'trunc_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln77_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln77_1, i2 0)" [decrypt.cpp:77]   --->   Operation 48 'bitconcatenate' 'shl_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln77_1 = add i4 %zext_ln72, %shl_ln77_1" [decrypt.cpp:77]   --->   Operation 49 'add' 'add_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %add_ln77_1 to i64" [decrypt.cpp:77]   --->   Operation 50 'zext' 'zext_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln77" [decrypt.cpp:77]   --->   Operation 51 'getelementptr' 'block_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.32ns)   --->   "store i8 %tmp, i8* %block_addr, align 1" [decrypt.cpp:77]   --->   Operation 52 'store' <Predicate = (!icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader1" [decrypt.cpp:75]   --->   Operation 53 'br' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit17"   --->   Operation 54 'br' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @expandKey([176 x i8]* %expandedKey, [16 x i8]* %key)" [decrypt.cpp:82]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (0.00ns)   --->   "call fastcc void @aes_invMain([16 x i8]* %block, [176 x i8]* %expandedKey)" [decrypt.cpp:85]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @aes_invMain([16 x i8]* %block, [176 x i8]* %expandedKey)" [decrypt.cpp:85]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (1.76ns)   --->   "br label %.loopexit" [decrypt.cpp:88]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 1.76>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %2 ], [ %i_2, %.loopexit.loopexit ]"   --->   Operation 59 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i3 %i_1 to i4" [decrypt.cpp:88]   --->   Operation 60 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.13ns)   --->   "%icmp_ln88 = icmp eq i3 %i_1, -4" [decrypt.cpp:88]   --->   Operation 61 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 62 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i_1, 1" [decrypt.cpp:88]   --->   Operation 63 'add' 'i_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %4, label %.preheader.preheader" [decrypt.cpp:88]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %i_1 to i2" [decrypt.cpp:93]   --->   Operation 65 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln93, i2 0)" [decrypt.cpp:93]   --->   Operation 66 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader" [decrypt.cpp:91]   --->   Operation 67 'br' <Predicate = (!icmp_ln88)> <Delay = 1.76>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [decrypt.cpp:96]   --->   Operation 68 'ret' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.05>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %j_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i3 %j_1 to i4" [decrypt.cpp:91]   --->   Operation 70 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.13ns)   --->   "%icmp_ln91 = icmp eq i3 %j_1, -4" [decrypt.cpp:91]   --->   Operation 71 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 72 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j_1, 1" [decrypt.cpp:91]   --->   Operation 73 'add' 'j_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %.loopexit.loopexit, label %3" [decrypt.cpp:91]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i3 %j_1 to i2" [decrypt.cpp:93]   --->   Operation 75 'trunc' 'trunc_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln93_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln93_1, i2 0)" [decrypt.cpp:93]   --->   Operation 76 'bitconcatenate' 'shl_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln93 = add i4 %shl_ln93_1, %zext_ln88" [decrypt.cpp:93]   --->   Operation 77 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i4 %add_ln93 to i64" [decrypt.cpp:93]   --->   Operation 78 'zext' 'zext_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%block_addr_1 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln93" [decrypt.cpp:93]   --->   Operation 79 'getelementptr' 'block_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (2.32ns)   --->   "%block_load = load i8* %block_addr_1, align 1" [decrypt.cpp:93]   --->   Operation 80 'load' 'block_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 81 [1/1] (1.73ns)   --->   "%add_ln93_1 = add i4 %zext_ln91, %shl_ln1" [decrypt.cpp:93]   --->   Operation 81 'add' 'add_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 82 'br' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 4.64>
ST_9 : Operation 83 [1/2] (2.32ns)   --->   "%block_load = load i8* %block_addr_1, align 1" [decrypt.cpp:93]   --->   Operation 83 'load' 'block_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i4 %add_ln93_1 to i64" [decrypt.cpp:93]   --->   Operation 84 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [16 x i8]* %output_r, i64 0, i64 %zext_ln93_1" [decrypt.cpp:93]   --->   Operation 85 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (2.32ns)   --->   "store i8 %block_load, i8* %output_addr, align 1" [decrypt.cpp:93]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader" [decrypt.cpp:91]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_10_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_14_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_15_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rsbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_15_read_1 (read             ) [ 0011000000]
input_14_read_1 (read             ) [ 0011000000]
input_13_read_1 (read             ) [ 0011000000]
input_12_read_1 (read             ) [ 0011000000]
input_11_read_1 (read             ) [ 0011000000]
input_10_read_1 (read             ) [ 0011000000]
input_9_read_1  (read             ) [ 0011000000]
input_8_read_1  (read             ) [ 0011000000]
input_7_read_1  (read             ) [ 0011000000]
input_6_read_1  (read             ) [ 0011000000]
input_5_read_1  (read             ) [ 0011000000]
input_4_read_1  (read             ) [ 0011000000]
input_3_read_1  (read             ) [ 0011000000]
input_2_read_1  (read             ) [ 0011000000]
input_1_read_1  (read             ) [ 0011000000]
input_0_read_1  (read             ) [ 0011000000]
expandedKey     (alloca           ) [ 0011111000]
block           (alloca           ) [ 0011111111]
br_ln72         (br               ) [ 0111000000]
i_0             (phi              ) [ 0010000000]
zext_ln72       (zext             ) [ 0001000000]
icmp_ln72       (icmp             ) [ 0011000000]
empty           (speclooptripcount) [ 0000000000]
i               (add              ) [ 0111000000]
br_ln72         (br               ) [ 0000000000]
trunc_ln77      (trunc            ) [ 0000000000]
shl_ln          (bitconcatenate   ) [ 0001000000]
br_ln75         (br               ) [ 0011000000]
j_0             (phi              ) [ 0001000000]
zext_ln75       (zext             ) [ 0000000000]
icmp_ln75       (icmp             ) [ 0011000000]
empty_6         (speclooptripcount) [ 0000000000]
j               (add              ) [ 0011000000]
br_ln75         (br               ) [ 0000000000]
add_ln77        (add              ) [ 0000000000]
tmp             (mux              ) [ 0000000000]
trunc_ln77_1    (trunc            ) [ 0000000000]
shl_ln77_1      (bitconcatenate   ) [ 0000000000]
add_ln77_1      (add              ) [ 0000000000]
zext_ln77       (zext             ) [ 0000000000]
block_addr      (getelementptr    ) [ 0000000000]
store_ln77      (store            ) [ 0000000000]
br_ln75         (br               ) [ 0011000000]
br_ln0          (br               ) [ 0111000000]
call_ln82       (call             ) [ 0000000000]
call_ln85       (call             ) [ 0000000000]
br_ln88         (br               ) [ 0000001111]
i_1             (phi              ) [ 0000000100]
zext_ln88       (zext             ) [ 0000000011]
icmp_ln88       (icmp             ) [ 0000000111]
empty_7         (speclooptripcount) [ 0000000000]
i_2             (add              ) [ 0000001111]
br_ln88         (br               ) [ 0000000000]
trunc_ln93      (trunc            ) [ 0000000000]
shl_ln1         (bitconcatenate   ) [ 0000000011]
br_ln91         (br               ) [ 0000000111]
ret_ln96        (ret              ) [ 0000000000]
j_1             (phi              ) [ 0000000010]
zext_ln91       (zext             ) [ 0000000000]
icmp_ln91       (icmp             ) [ 0000000111]
empty_8         (speclooptripcount) [ 0000000000]
j_2             (add              ) [ 0000000111]
br_ln91         (br               ) [ 0000000000]
trunc_ln93_1    (trunc            ) [ 0000000000]
shl_ln93_1      (bitconcatenate   ) [ 0000000000]
add_ln93        (add              ) [ 0000000000]
zext_ln93       (zext             ) [ 0000000000]
block_addr_1    (getelementptr    ) [ 0000000001]
add_ln93_1      (add              ) [ 0000000001]
br_ln0          (br               ) [ 0000001111]
block_load      (load             ) [ 0000000000]
zext_ln93_1     (zext             ) [ 0000000000]
output_addr     (getelementptr    ) [ 0000000000]
store_ln93      (store            ) [ 0000000000]
br_ln91         (br               ) [ 0000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_8_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_8_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_9_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_9_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_10_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_10_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_11_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_11_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_12_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_12_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_13_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_13_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_14_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_14_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_15_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_15_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_r">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="key">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sbox">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Rcon">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rsbox">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandKey"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_invMain"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="expandedKey_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="expandedKey/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="block_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_15_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_15_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_14_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_14_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_13_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_13_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="input_12_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_12_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_11_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_11_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_10_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_10_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_9_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_9_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_8_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_8_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_7_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_7_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_6_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_6_read_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_5_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_5_read_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input_4_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_4_read_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input_3_read_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_3_read_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="input_2_read_1_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_2_read_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_1_read_1_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_read_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="input_0_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_0_read_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="block_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln77/3 block_load/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="block_addr_1_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr_1/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="output_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln93_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/9 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="1"/>
<pin id="207" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_0_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="j_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="1"/>
<pin id="218" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="j_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_1_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="238" class="1005" name="j_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="1"/>
<pin id="240" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_1_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_aes_invMain_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="3" bw="8" slack="0"/>
<pin id="254" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_expandKey_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="0" index="3" bw="8" slack="0"/>
<pin id="262" dir="0" index="4" bw="8" slack="0"/>
<pin id="263" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln72_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln72_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln77_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="2" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln75_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln75_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="j_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln77_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="1"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="2"/>
<pin id="320" dir="0" index="2" bw="8" slack="2"/>
<pin id="321" dir="0" index="3" bw="8" slack="2"/>
<pin id="322" dir="0" index="4" bw="8" slack="2"/>
<pin id="323" dir="0" index="5" bw="8" slack="2"/>
<pin id="324" dir="0" index="6" bw="8" slack="2"/>
<pin id="325" dir="0" index="7" bw="8" slack="2"/>
<pin id="326" dir="0" index="8" bw="8" slack="2"/>
<pin id="327" dir="0" index="9" bw="8" slack="2"/>
<pin id="328" dir="0" index="10" bw="8" slack="2"/>
<pin id="329" dir="0" index="11" bw="8" slack="2"/>
<pin id="330" dir="0" index="12" bw="8" slack="2"/>
<pin id="331" dir="0" index="13" bw="8" slack="2"/>
<pin id="332" dir="0" index="14" bw="8" slack="2"/>
<pin id="333" dir="0" index="15" bw="8" slack="2"/>
<pin id="334" dir="0" index="16" bw="8" slack="2"/>
<pin id="335" dir="0" index="17" bw="4" slack="0"/>
<pin id="336" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln77_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_1/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="shl_ln77_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln77_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln77_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="1"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln77_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln88_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln88_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="3" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln93_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="shl_ln1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="2" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln91_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln91_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="j_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln93_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93_1/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="shl_ln93_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln93_1/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln93_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="1"/>
<pin id="421" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln93_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln93_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="1"/>
<pin id="431" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln93_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/9 "/>
</bind>
</comp>

<comp id="437" class="1005" name="input_15_read_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="2"/>
<pin id="439" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_15_read_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="input_14_read_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="2"/>
<pin id="444" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_14_read_1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="input_13_read_1_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="2"/>
<pin id="449" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_13_read_1 "/>
</bind>
</comp>

<comp id="452" class="1005" name="input_12_read_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="2"/>
<pin id="454" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_12_read_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="input_11_read_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="2"/>
<pin id="459" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_11_read_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="input_10_read_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="2"/>
<pin id="464" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_10_read_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="input_9_read_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="2"/>
<pin id="469" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_9_read_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="input_8_read_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="2"/>
<pin id="474" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_8_read_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="input_7_read_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="2"/>
<pin id="479" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_7_read_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="input_6_read_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="2"/>
<pin id="484" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_6_read_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="input_5_read_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="2"/>
<pin id="489" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_5_read_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="input_4_read_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="2"/>
<pin id="494" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_4_read_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="input_3_read_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="2"/>
<pin id="499" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_3_read_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="input_2_read_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="2"/>
<pin id="504" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_2_read_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="input_1_read_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="2"/>
<pin id="509" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_1_read_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="input_0_read_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="2"/>
<pin id="514" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_0_read_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="zext_ln72_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="1"/>
<pin id="519" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln72 "/>
</bind>
</comp>

<comp id="525" class="1005" name="i_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="530" class="1005" name="shl_ln_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="1"/>
<pin id="532" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="538" class="1005" name="j_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="543" class="1005" name="zext_ln88_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="1"/>
<pin id="545" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88 "/>
</bind>
</comp>

<comp id="551" class="1005" name="i_2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="shl_ln1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="j_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="0"/>
<pin id="566" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="block_addr_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="1"/>
<pin id="571" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="add_ln93_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="1"/>
<pin id="576" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln93_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="64" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="184" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="64" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="178" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="257" pin=4"/></net>

<net id="271"><net_src comp="209" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="209" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="209" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="209" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="220" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="220" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="220" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="296" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="338"><net_src comp="312" pin="2"/><net_sink comp="317" pin=17"/></net>

<net id="339"><net_src comp="317" pin="18"/><net_sink comp="178" pin=1"/></net>

<net id="343"><net_src comp="220" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="344" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="365"><net_src comp="231" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="231" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="231" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="54" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="231" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="242" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="242" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="242" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="242" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="432"><net_src comp="390" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="440"><net_src comp="76" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="317" pin=16"/></net>

<net id="445"><net_src comp="82" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="317" pin=15"/></net>

<net id="450"><net_src comp="88" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="317" pin=14"/></net>

<net id="455"><net_src comp="94" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="317" pin=13"/></net>

<net id="460"><net_src comp="100" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="317" pin=12"/></net>

<net id="465"><net_src comp="106" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="317" pin=11"/></net>

<net id="470"><net_src comp="112" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="317" pin=10"/></net>

<net id="475"><net_src comp="118" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="317" pin=9"/></net>

<net id="480"><net_src comp="124" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="317" pin=8"/></net>

<net id="485"><net_src comp="130" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="317" pin=7"/></net>

<net id="490"><net_src comp="136" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="317" pin=6"/></net>

<net id="495"><net_src comp="142" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="317" pin=5"/></net>

<net id="500"><net_src comp="148" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="317" pin=4"/></net>

<net id="505"><net_src comp="154" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="317" pin=3"/></net>

<net id="510"><net_src comp="160" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="515"><net_src comp="166" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="520"><net_src comp="268" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="528"><net_src comp="278" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="533"><net_src comp="288" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="541"><net_src comp="306" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="546"><net_src comp="362" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="554"><net_src comp="372" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="559"><net_src comp="382" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="567"><net_src comp="400" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="572"><net_src comp="184" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="577"><net_src comp="428" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="433" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
	Port: key | {}
	Port: sbox | {}
	Port: Rcon | {}
	Port: rsbox | {}
 - Input state : 
	Port: aes_decrypt : input_0_read | {1 }
	Port: aes_decrypt : input_1_read | {1 }
	Port: aes_decrypt : input_2_read | {1 }
	Port: aes_decrypt : input_3_read | {1 }
	Port: aes_decrypt : input_4_read | {1 }
	Port: aes_decrypt : input_5_read | {1 }
	Port: aes_decrypt : input_6_read | {1 }
	Port: aes_decrypt : input_7_read | {1 }
	Port: aes_decrypt : input_8_read | {1 }
	Port: aes_decrypt : input_9_read | {1 }
	Port: aes_decrypt : input_10_read | {1 }
	Port: aes_decrypt : input_11_read | {1 }
	Port: aes_decrypt : input_12_read | {1 }
	Port: aes_decrypt : input_13_read | {1 }
	Port: aes_decrypt : input_14_read | {1 }
	Port: aes_decrypt : input_15_read | {1 }
	Port: aes_decrypt : output_r | {}
	Port: aes_decrypt : key | {2 4 }
	Port: aes_decrypt : sbox | {2 4 }
	Port: aes_decrypt : Rcon | {2 4 }
	Port: aes_decrypt : rsbox | {5 6 }
  - Chain level:
	State 1
	State 2
		zext_ln72 : 1
		icmp_ln72 : 1
		i : 1
		br_ln72 : 2
		trunc_ln77 : 1
		shl_ln : 2
	State 3
		zext_ln75 : 1
		icmp_ln75 : 1
		j : 1
		br_ln75 : 2
		add_ln77 : 2
		tmp : 3
		trunc_ln77_1 : 1
		shl_ln77_1 : 2
		add_ln77_1 : 3
		zext_ln77 : 4
		block_addr : 5
		store_ln77 : 6
	State 4
	State 5
	State 6
	State 7
		zext_ln88 : 1
		icmp_ln88 : 1
		i_2 : 1
		br_ln88 : 2
		trunc_ln93 : 1
		shl_ln1 : 2
	State 8
		zext_ln91 : 1
		icmp_ln91 : 1
		j_2 : 1
		br_ln91 : 2
		trunc_ln93_1 : 1
		shl_ln93_1 : 2
		add_ln93 : 3
		zext_ln93 : 4
		block_addr_1 : 5
		block_load : 6
		add_ln93_1 : 2
	State 9
		output_addr : 1
		store_ln93 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   call   |    grp_aes_invMain_fu_249   | 77.6551 |   1241  |   3587  |
|          |     grp_expandKey_fu_257    | 15.0184 |   361   |   528   |
|----------|-----------------------------|---------|---------|---------|
|          |           i_fu_278          |    0    |    0    |    12   |
|          |           j_fu_306          |    0    |    0    |    12   |
|          |       add_ln77_fu_312       |    0    |    0    |    13   |
|    add   |      add_ln77_1_fu_352      |    0    |    0    |    13   |
|          |          i_2_fu_372         |    0    |    0    |    12   |
|          |          j_2_fu_400         |    0    |    0    |    12   |
|          |       add_ln93_fu_418       |    0    |    0    |    13   |
|          |      add_ln93_1_fu_428      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |          tmp_fu_317         |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln72_fu_272      |    0    |    0    |    9    |
|   icmp   |       icmp_ln75_fu_300      |    0    |    0    |    9    |
|          |       icmp_ln88_fu_366      |    0    |    0    |    9    |
|          |       icmp_ln91_fu_394      |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |  input_15_read_1_read_fu_76 |    0    |    0    |    0    |
|          |  input_14_read_1_read_fu_82 |    0    |    0    |    0    |
|          |  input_13_read_1_read_fu_88 |    0    |    0    |    0    |
|          |  input_12_read_1_read_fu_94 |    0    |    0    |    0    |
|          | input_11_read_1_read_fu_100 |    0    |    0    |    0    |
|          | input_10_read_1_read_fu_106 |    0    |    0    |    0    |
|          |  input_9_read_1_read_fu_112 |    0    |    0    |    0    |
|   read   |  input_8_read_1_read_fu_118 |    0    |    0    |    0    |
|          |  input_7_read_1_read_fu_124 |    0    |    0    |    0    |
|          |  input_6_read_1_read_fu_130 |    0    |    0    |    0    |
|          |  input_5_read_1_read_fu_136 |    0    |    0    |    0    |
|          |  input_4_read_1_read_fu_142 |    0    |    0    |    0    |
|          |  input_3_read_1_read_fu_148 |    0    |    0    |    0    |
|          |  input_2_read_1_read_fu_154 |    0    |    0    |    0    |
|          |  input_1_read_1_read_fu_160 |    0    |    0    |    0    |
|          |  input_0_read_1_read_fu_166 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln72_fu_268      |    0    |    0    |    0    |
|          |       zext_ln75_fu_296      |    0    |    0    |    0    |
|          |       zext_ln77_fu_357      |    0    |    0    |    0    |
|   zext   |       zext_ln88_fu_362      |    0    |    0    |    0    |
|          |       zext_ln91_fu_390      |    0    |    0    |    0    |
|          |       zext_ln93_fu_423      |    0    |    0    |    0    |
|          |      zext_ln93_1_fu_433     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln77_fu_284      |    0    |    0    |    0    |
|   trunc  |     trunc_ln77_1_fu_340     |    0    |    0    |    0    |
|          |      trunc_ln93_fu_378      |    0    |    0    |    0    |
|          |     trunc_ln93_1_fu_406     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln_fu_288        |    0    |    0    |    0    |
|bitconcatenate|      shl_ln77_1_fu_344      |    0    |    0    |    0    |
|          |        shl_ln1_fu_382       |    0    |    0    |    0    |
|          |      shl_ln93_1_fu_410      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             | 92.6735 |   1602  |   4316  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|   block   |    1   |    0   |    0   |    0   |
|expandedKey|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln93_1_reg_574  |    4   |
|  block_addr_1_reg_569 |    4   |
|      i_0_reg_205      |    3   |
|      i_1_reg_227      |    3   |
|      i_2_reg_551      |    3   |
|       i_reg_525       |    3   |
| input_0_read_1_reg_512|    8   |
|input_10_read_1_reg_462|    8   |
|input_11_read_1_reg_457|    8   |
|input_12_read_1_reg_452|    8   |
|input_13_read_1_reg_447|    8   |
|input_14_read_1_reg_442|    8   |
|input_15_read_1_reg_437|    8   |
| input_1_read_1_reg_507|    8   |
| input_2_read_1_reg_502|    8   |
| input_3_read_1_reg_497|    8   |
| input_4_read_1_reg_492|    8   |
| input_5_read_1_reg_487|    8   |
| input_6_read_1_reg_482|    8   |
| input_7_read_1_reg_477|    8   |
| input_8_read_1_reg_472|    8   |
| input_9_read_1_reg_467|    8   |
|      j_0_reg_216      |    3   |
|      j_1_reg_238      |    3   |
|      j_2_reg_564      |    3   |
|       j_reg_538       |    3   |
|    shl_ln1_reg_556    |    4   |
|     shl_ln_reg_530    |    4   |
|   zext_ln72_reg_517   |    4   |
|   zext_ln88_reg_543   |    4   |
+-----------------------+--------+
|         Total         |   176  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_178 |  p0  |   3  |   4  |   12   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   || 1.81475 ||    15   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   92   |  1602  |  4316  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   15   |    -   |
|  Register |    -   |    -   |   176  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   94   |  1778  |  4331  |    0   |
+-----------+--------+--------+--------+--------+--------+
