predictor
trace
prediction
branch
misprediction
hashed
history
traces
correlated
rhs
branches
pht
predictors
cache
aliasing
bhr
identifier
instruction
bits
gshare
fetch
alternate
xlisp
identifiers
benchmarks
histories
instructions
id
entries
sequential
gag
pc
depth
microarchitecture
outcomes
stack
register
counter
saturating
predictions
multiscalar
jpeg
subroutine
outcome
hybrid
simplescalar
predicted
idealized
compress
entry
index
ras
gcc
accuracy
sigarch
hashing
secondary
rosner
folded
abd
roni
fetching
updates
taco
cold
predict
oliverio
superscalar
skadron
ramirez
updated
targets
santana
rate
indirect
mispredicted
news
exclusive
dolc
purser
almog
sundaramoorthy
slipstream
zach
mispredictions
tag
processors
cfg
tables
aggressive
mateo
valero
bryan
moffie
cnt
unbounded
delayed
conditional
six
naftali
rakvic
depths
cycle
predicting
acd
pritpal
incorrect
larriba
huachuca
pey
karthik
predicts
correlation
rotenberg
mispredict
pressure
benchmark
naming
yoav
evers
return
losses
marius
sequences
unrelated
retired
target
caches
mendelson
field
shen
configurations
bit
jacobson
annual
alex
kevin
micha
flow
patt
latency
jumps
martonosi
architecture
sized
ahuja
fed
supercomputing
yeh
schwartz
caught
ryan
yale
rajiv
deviation
avi
speculatively
margaret
josep
decremented
engine
mechanism
army
chances
conventional
vaswani
thazhuthaveetil
efg
mispredic
sofficient
rates
buffer
configuration
clark
symposium
enhancements
speculation
paul
dallas
douglas
mechanisms
blocks
shashidhar
lder
utamaphethai
zmily
urrent
noppanunt
behar
bentez
schmorak
falcn
moure
preconstruction
correlated predictor
next trace
trace cache
misprediction rate
multiple branch
branch prediction
hashed id
history misprediction
trace prediction
entries entries
history register
id hashed
sequential depth
trace predictor
sequential predictor
prediction table
prediction accuracy
trace identifier
trace identifiers
multiple branches
alternate trace
index generation
entries infinite
hybrid rhs
correlated hybrid
rhs sequential
secondary predictor
idealized sequential
infinite sequential
path based
branch predictor
return history
history stack
proposed multiple
proposed predictor
hashed identifier
rate correlated
control flow
path history
unbounded tables
table entry
hybrid predictor
predicted trace
delayed updates
trace predictors
generation mechanism
hashing function
alternate prediction
aliasing pressure
international symposium
branch outcomes
based next
trace selection
instruction fetch
rate 2
branch predictors
gshare predictor
branch target
per cycle
predictor uses
pc address
basic block
microarchitecture p
multiscalar processors
trace sequences
aggressive previously
preceding trace
gag predictor
immediate updates
bit gshare
six branches
unique sequences
stack rhs
hashed trace
prediction field
branch correlation
sigarch computer
acm sigarch
architecture news
return address
conditional branches
target buffer
two bit
bit saturating
saturating counter
full trace
cold starts
starting pc
predictor yields
correlated predictors
trace id
branches per
basic predictor
sequential prediction
trace caches
address cache
news v
rate via
performance losses
recent trace
roni rosner
previously proposed
ieee international
actual outcome
history depth
fetch rate
previous branches
target prediction
computer architecture
least significant
john paul
bryan black
branch address
paul shen
indirect jumps
basic units
losses due
optimization taco
taco v
address stack
correlated branch
superscalar processors
depth of history
history misprediction rate
hashed id hashed
id hashed id
next trace prediction
hybrid rhs sequential
entries infinite sequential
entries entries infinite
correlated hybrid rhs
entries entries entries
multiple branch prediction
next trace predictor
return history stack
infinite sequential depth
misprediction rate 2
rate correlated hybrid
idealized sequential predictor
previously proposed multiple
rate 2 14
proposed multiple branch
misprediction rate correlated
index generation mechanism
sequences of traces
rhs sequential depth
symposium on microarchitecture
multiple branch predictor
form an index
based next trace
path based next
computer architecture news
acm sigarch computer
architecture news v
sigarch computer architecture
hashed trace identifiers
aggressive previously proposed
history stack rhs
due to cold
next trace predictors
without the rhs
procedure call returns
full trace identifier
histories of trace
sequences of trace
branch target buffer
annual acm ieee
branch history register
branch address cache
performance losses due
alternate trace prediction
traces as basic
units and explicitly
acm ieee international
ieee international symposium
branch prediction methods
trace prediction accuracy
fetch rate via
instruction fetch rate
exclusive or function
two bit saturating
number of traces
transactions on architecture
architecture and code
optimization taco v
code optimization taco
least significant bits
branch is predicted
increasing the instruction
return address stack
john paul shen
number of bits
make a prediction
control flow prediction
oliverio j santana
news v 28
number of branches
traces the predictor
trace id cnt
reduce performance losses
proposed path based
trace selection heuristics
branches the limit
starts procedure call
multiple branches within
treats the traces
rate primary alternate
predictor that treats
prediction for multiscalar
collection of bits
