verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/a135/hdl/verilog/XADC_multiChannels_PreProcess.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_XADC_multiChannels_PreProcess_0_0/sim/design_1_XADC_multiChannels_PreProcess_0_0.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/e147/xlconstant.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_2_1/sim/design_1_xlconstant_2_1.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_2_2/sim/design_1_xlconstant_2_2.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/2e37/xlconcat.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/6522/hdl/verilog/XADC_SignalChannel_PreProcess_64.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_XADC_SignalChannel_PreProcess_64_0_0/sim/design_1_XADC_SignalChannel_PreProcess_64_0_0.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_XADC_SignalChannel_PreProcess_64_0_1/sim/design_1_XADC_SignalChannel_PreProcess_64_0_1.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/2527/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../xadc_pynq.srcs/sources_1/bd/design_1/ipshared/fe67/hdl"

verilog xil_defaultlib "glbl.v"

nosort
