
DoorLockSystem_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000452a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000011e  00800060  0000452a  000045be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002a  0080017e  0080017e  000046dc  2**0
                  ALLOC
  3 .stab         0000528c  00000000  00000000  000046dc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000029f1  00000000  00000000  00009968  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000c359  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000c4f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000c6eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0000eaf6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000fe7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00011054  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  00011214  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0001150a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00011e78  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 a5 13 	jmp	0x274a	; 0x274a <__vector_1>
       8:	0c 94 d8 13 	jmp	0x27b0	; 0x27b0 <__vector_2>
       c:	0c 94 0b 14 	jmp	0x2816	; 0x2816 <__vector_3>
      10:	0c 94 fc 0f 	jmp	0x1ff8	; 0x1ff8 <__vector_4>
      14:	0c 94 9f 0f 	jmp	0x1f3e	; 0x1f3e <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 42 0f 	jmp	0x1e84	; 0x1e84 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 e5 0e 	jmp	0x1dca	; 0x1dca <__vector_9>
      28:	0c 94 88 0e 	jmp	0x1d10	; 0x1d10 <__vector_10>
      2c:	0c 94 2b 0e 	jmp	0x1c56	; 0x1c56 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e2       	ldi	r30, 0x2A	; 42
      68:	f5 e4       	ldi	r31, 0x45	; 69
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 37       	cpi	r26, 0x7E	; 126
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ae e7       	ldi	r26, 0x7E	; 126
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a8 3a       	cpi	r26, 0xA8	; 168
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 0d 20 	call	0x401a	; 0x401a <main>
      8a:	0c 94 93 22 	jmp	0x4526	; 0x4526 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 5c 22 	jmp	0x44b8	; 0x44b8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	af e6       	ldi	r26, 0x6F	; 111
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 78 22 	jmp	0x44f0	; 0x44f0 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 68 22 	jmp	0x44d0	; 0x44d0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 84 22 	jmp	0x4508	; 0x4508 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 68 22 	jmp	0x44d0	; 0x44d0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 84 22 	jmp	0x4508	; 0x4508 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 5c 22 	jmp	0x44b8	; 0x44b8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8f e6       	ldi	r24, 0x6F	; 111
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 78 22 	jmp	0x44f0	; 0x44f0 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 64 22 	jmp	0x44c8	; 0x44c8 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6f e6       	ldi	r22, 0x6F	; 111
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 80 22 	jmp	0x4500	; 0x4500 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 68 22 	jmp	0x44d0	; 0x44d0 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 84 22 	jmp	0x4508	; 0x4508 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 68 22 	jmp	0x44d0	; 0x44d0 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 84 22 	jmp	0x4508	; 0x4508 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 68 22 	jmp	0x44d0	; 0x44d0 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 84 22 	jmp	0x4508	; 0x4508 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 6c 22 	jmp	0x44d8	; 0x44d8 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 88 22 	jmp	0x4510	; 0x4510 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 64 22 	jmp	0x44c8	; 0x44c8 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 80 22 	jmp	0x4500	; 0x4500 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e9 58       	subi	r30, 0x89	; 137
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <UART_vidInit>:
#include "UART_priv.h"
#include "UART_config.h"
/************************************************************************************/


void UART_vidInit(uint16 copy_u8UART_BaudRate){
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	00 d0       	rcall	.+0      	; 0xe34 <UART_vidInit+0x6>
     e34:	cd b7       	in	r28, 0x3d	; 61
     e36:	de b7       	in	r29, 0x3e	; 62
     e38:	9a 83       	std	Y+2, r25	; 0x02
     e3a:	89 83       	std	Y+1, r24	; 0x01


	/********************** Setting  Baud Rate **********************/
	UART_setBaudRate(copy_u8UART_BaudRate);
     e3c:	89 81       	ldd	r24, Y+1	; 0x01
     e3e:	9a 81       	ldd	r25, Y+2	; 0x02
     e40:	0e 94 1b 08 	call	0x1036	; 0x1036 <UART_setBaudRate>
	/***************************************************************/
    SET_BIT(UCSRC_REG, UCSRC_URSEL);
     e44:	a0 e4       	ldi	r26, 0x40	; 64
     e46:	b0 e0       	ldi	r27, 0x00	; 0
     e48:	e0 e4       	ldi	r30, 0x40	; 64
     e4a:	f0 e0       	ldi	r31, 0x00	; 0
     e4c:	80 81       	ld	r24, Z
     e4e:	80 68       	ori	r24, 0x80	; 128
     e50:	8c 93       	st	X, r24


	#if(UART_SYNC_ASYNC_SELECT == UART_ASYNCMODE)

		CLR_BIT(UCSRC_REG, UCSRC_UMSEL);
     e52:	a0 e4       	ldi	r26, 0x40	; 64
     e54:	b0 e0       	ldi	r27, 0x00	; 0
     e56:	e0 e4       	ldi	r30, 0x40	; 64
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	8f 7b       	andi	r24, 0xBF	; 191
     e5e:	8c 93       	st	X, r24

		#if(UART_SPEED_MODE == UART_NORMAL_SPEED)
			CLR_BIT(UCSRA_REG, UCSRA_U2X);
     e60:	ab e2       	ldi	r26, 0x2B	; 43
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	eb e2       	ldi	r30, 0x2B	; 43
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	8d 7f       	andi	r24, 0xFD	; 253
     e6c:	8c 93       	st	X, r24
			SET_BIT(UCSRC_REG, UCSRC_UMSEL);
	#endif


	#if(UART_MPCM_OPERATION == UART_SINGLE_MODE)
			CLR_BIT(UCSRA_REG, UCSRA_MPCM);
     e6e:	ab e2       	ldi	r26, 0x2B	; 43
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	eb e2       	ldi	r30, 0x2B	; 43
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	8e 7f       	andi	r24, 0xFE	; 254
     e7a:	8c 93       	st	X, r24
			SET_BIT(UCSRA_REG, UCSRA_MPCM);
	#endif


	// Receiver Enable
	SET_BIT(UCSRB_REG, UCSRB_RXEN);
     e7c:	aa e2       	ldi	r26, 0x2A	; 42
     e7e:	b0 e0       	ldi	r27, 0x00	; 0
     e80:	ea e2       	ldi	r30, 0x2A	; 42
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	80 81       	ld	r24, Z
     e86:	80 61       	ori	r24, 0x10	; 16
     e88:	8c 93       	st	X, r24

	// Transmitter Enable
	SET_BIT(UCSRB_REG, UCSRB_TXEN);
     e8a:	aa e2       	ldi	r26, 0x2A	; 42
     e8c:	b0 e0       	ldi	r27, 0x00	; 0
     e8e:	ea e2       	ldi	r30, 0x2A	; 42
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	80 81       	ld	r24, Z
     e94:	88 60       	ori	r24, 0x08	; 8
     e96:	8c 93       	st	X, r24
		SET_BIT(UCSRC_REG, UCSRC_UCSZ1);
		SET_BIT(UCSRB_REG, UCSRB_UCSZ2);

	#elif(UART_DATA_BIT == UART_DATA_8bit)

		SET_BIT(UCSRC_REG, UCSRC_UCSZ0);
     e98:	a0 e4       	ldi	r26, 0x40	; 64
     e9a:	b0 e0       	ldi	r27, 0x00	; 0
     e9c:	e0 e4       	ldi	r30, 0x40	; 64
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	80 81       	ld	r24, Z
     ea2:	82 60       	ori	r24, 0x02	; 2
     ea4:	8c 93       	st	X, r24
		SET_BIT(UCSRC_REG, UCSRC_UCSZ1);
     ea6:	a0 e4       	ldi	r26, 0x40	; 64
     ea8:	b0 e0       	ldi	r27, 0x00	; 0
     eaa:	e0 e4       	ldi	r30, 0x40	; 64
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	84 60       	ori	r24, 0x04	; 4
     eb2:	8c 93       	st	X, r24
		CLR_BIT(UCSRB_REG, UCSRB_UCSZ2);
     eb4:	aa e2       	ldi	r26, 0x2A	; 42
     eb6:	b0 e0       	ldi	r27, 0x00	; 0
     eb8:	ea e2       	ldi	r30, 0x2A	; 42
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	80 81       	ld	r24, Z
     ebe:	8b 7f       	andi	r24, 0xFB	; 251
     ec0:	8c 93       	st	X, r24


	/********************* Setting No Stop Bits *********************/
	#if(UART_STOP_BIT == UART_STOP_1bit)

		CLR_BIT(UCSRC_REG, UCSRC_USBS);
     ec2:	a0 e4       	ldi	r26, 0x40	; 64
     ec4:	b0 e0       	ldi	r27, 0x00	; 0
     ec6:	e0 e4       	ldi	r30, 0x40	; 64
     ec8:	f0 e0       	ldi	r31, 0x00	; 0
     eca:	80 81       	ld	r24, Z
     ecc:	87 7f       	andi	r24, 0xF7	; 247
     ece:	8c 93       	st	X, r24
		CLR_BIT(UCSRC_REG, UCSRC_UPM0);
		SET_BIT(UCSRC_REG, UCSRC_UPM1);

	#elif(UART_PARITY_MODE == UART_PARITY_ODD)

		SET_BIT(UCSRC_REG, UCSRC_UPM1);
     ed0:	a0 e4       	ldi	r26, 0x40	; 64
     ed2:	b0 e0       	ldi	r27, 0x00	; 0
     ed4:	e0 e4       	ldi	r30, 0x40	; 64
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	80 62       	ori	r24, 0x20	; 32
     edc:	8c 93       	st	X, r24
		SET_BIT(UCSRC_REG, UCSRC_UPM0);
     ede:	a0 e4       	ldi	r26, 0x40	; 64
     ee0:	b0 e0       	ldi	r27, 0x00	; 0
     ee2:	e0 e4       	ldi	r30, 0x40	; 64
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	80 61       	ori	r24, 0x10	; 16
     eea:	8c 93       	st	X, r24
	/**************************************************************/




}
     eec:	0f 90       	pop	r0
     eee:	0f 90       	pop	r0
     ef0:	cf 91       	pop	r28
     ef2:	df 91       	pop	r29
     ef4:	08 95       	ret

00000ef6 <UART_enuSendChar>:


ErrorStatus_t UART_enuSendChar(uint8_t copy_u8Data){
     ef6:	df 93       	push	r29
     ef8:	cf 93       	push	r28
     efa:	00 d0       	rcall	.+0      	; 0xefc <UART_enuSendChar+0x6>
     efc:	cd b7       	in	r28, 0x3d	; 61
     efe:	de b7       	in	r29, 0x3e	; 62
     f00:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
     f02:	19 82       	std	Y+1, r1	; 0x01


	// Wait until transmit buffer is empty
	while(GET_BIT(UCSRA_REG, UCSRA_URDE) == 0);
     f04:	eb e2       	ldi	r30, 0x2B	; 43
     f06:	f0 e0       	ldi	r31, 0x00	; 0
     f08:	80 81       	ld	r24, Z
     f0a:	82 95       	swap	r24
     f0c:	86 95       	lsr	r24
     f0e:	87 70       	andi	r24, 0x07	; 7
     f10:	88 2f       	mov	r24, r24
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	81 70       	andi	r24, 0x01	; 1
     f16:	90 70       	andi	r25, 0x00	; 0
     f18:	00 97       	sbiw	r24, 0x00	; 0
     f1a:	a1 f3       	breq	.-24     	; 0xf04 <UART_enuSendChar+0xe>

	UDR_REG = copy_u8Data;
     f1c:	ec e2       	ldi	r30, 0x2C	; 44
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	8a 81       	ldd	r24, Y+2	; 0x02
     f22:	80 83       	st	Z, r24


	Local_enuErrrorState = ERROR_STATUS_OK;
     f24:	81 e0       	ldi	r24, 0x01	; 1
     f26:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
     f28:	89 81       	ldd	r24, Y+1	; 0x01
}
     f2a:	0f 90       	pop	r0
     f2c:	0f 90       	pop	r0
     f2e:	cf 91       	pop	r28
     f30:	df 91       	pop	r29
     f32:	08 95       	ret

00000f34 <UART_enuSendString>:


ErrorStatus_t UART_enuSendString(uint8_t* copy_pu8Data){
     f34:	df 93       	push	r29
     f36:	cf 93       	push	r28
     f38:	00 d0       	rcall	.+0      	; 0xf3a <UART_enuSendString+0x6>
     f3a:	00 d0       	rcall	.+0      	; 0xf3c <UART_enuSendString+0x8>
     f3c:	cd b7       	in	r28, 0x3d	; 61
     f3e:	de b7       	in	r29, 0x3e	; 62
     f40:	9b 83       	std	Y+3, r25	; 0x03
     f42:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
     f44:	19 82       	std	Y+1, r1	; 0x01

	if(copy_pu8Data == NULL){
     f46:	8a 81       	ldd	r24, Y+2	; 0x02
     f48:	9b 81       	ldd	r25, Y+3	; 0x03
     f4a:	00 97       	sbiw	r24, 0x00	; 0
     f4c:	69 f4       	brne	.+26     	; 0xf68 <UART_enuSendString+0x34>
		return Local_enuErrrorState;
     f4e:	89 81       	ldd	r24, Y+1	; 0x01
     f50:	8c 83       	std	Y+4, r24	; 0x04
     f52:	16 c0       	rjmp	.+44     	; 0xf80 <UART_enuSendString+0x4c>
	}

	else{

		while(*copy_pu8Data != '\0'){
			UART_enuSendChar(*copy_pu8Data);
     f54:	ea 81       	ldd	r30, Y+2	; 0x02
     f56:	fb 81       	ldd	r31, Y+3	; 0x03
     f58:	80 81       	ld	r24, Z
     f5a:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
			copy_pu8Data++;
     f5e:	8a 81       	ldd	r24, Y+2	; 0x02
     f60:	9b 81       	ldd	r25, Y+3	; 0x03
     f62:	01 96       	adiw	r24, 0x01	; 1
     f64:	9b 83       	std	Y+3, r25	; 0x03
     f66:	8a 83       	std	Y+2, r24	; 0x02
		return Local_enuErrrorState;
	}

	else{

		while(*copy_pu8Data != '\0'){
     f68:	ea 81       	ldd	r30, Y+2	; 0x02
     f6a:	fb 81       	ldd	r31, Y+3	; 0x03
     f6c:	80 81       	ld	r24, Z
     f6e:	88 23       	and	r24, r24
     f70:	89 f7       	brne	.-30     	; 0xf54 <UART_enuSendString+0x20>
			UART_enuSendChar(*copy_pu8Data);
			copy_pu8Data++;
		}
		UART_enuSendChar('\0');
     f72:	80 e0       	ldi	r24, 0x00	; 0
     f74:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
	}

	Local_enuErrrorState = ERROR_STATUS_OK;
     f78:	81 e0       	ldi	r24, 0x01	; 1
     f7a:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
     f7c:	89 81       	ldd	r24, Y+1	; 0x01
     f7e:	8c 83       	std	Y+4, r24	; 0x04
     f80:	8c 81       	ldd	r24, Y+4	; 0x04
}
     f82:	0f 90       	pop	r0
     f84:	0f 90       	pop	r0
     f86:	0f 90       	pop	r0
     f88:	0f 90       	pop	r0
     f8a:	cf 91       	pop	r28
     f8c:	df 91       	pop	r29
     f8e:	08 95       	ret

00000f90 <UART_enuRecieveChar>:

ErrorStatus_t UART_enuRecieveChar(uint8_t* copy_pu8Data){
     f90:	df 93       	push	r29
     f92:	cf 93       	push	r28
     f94:	00 d0       	rcall	.+0      	; 0xf96 <UART_enuRecieveChar+0x6>
     f96:	00 d0       	rcall	.+0      	; 0xf98 <UART_enuRecieveChar+0x8>
     f98:	cd b7       	in	r28, 0x3d	; 61
     f9a:	de b7       	in	r29, 0x3e	; 62
     f9c:	9b 83       	std	Y+3, r25	; 0x03
     f9e:	8a 83       	std	Y+2, r24	; 0x02


	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
     fa0:	19 82       	std	Y+1, r1	; 0x01

	if(copy_pu8Data == NULL){
     fa2:	8a 81       	ldd	r24, Y+2	; 0x02
     fa4:	9b 81       	ldd	r25, Y+3	; 0x03
     fa6:	00 97       	sbiw	r24, 0x00	; 0
     fa8:	19 f4       	brne	.+6      	; 0xfb0 <UART_enuRecieveChar+0x20>
		return Local_enuErrrorState;
     faa:	89 81       	ldd	r24, Y+1	; 0x01
     fac:	8c 83       	std	Y+4, r24	; 0x04
     fae:	0f c0       	rjmp	.+30     	; 0xfce <UART_enuRecieveChar+0x3e>
	}

	else{

		// Receive Complete
		while(GET_BIT(UCSRA_REG, UCSRA_RXC) == 0);
     fb0:	eb e2       	ldi	r30, 0x2B	; 43
     fb2:	f0 e0       	ldi	r31, 0x00	; 0
     fb4:	80 81       	ld	r24, Z
     fb6:	88 23       	and	r24, r24
     fb8:	dc f7       	brge	.-10     	; 0xfb0 <UART_enuRecieveChar+0x20>

		*copy_pu8Data = UDR_REG;
     fba:	ec e2       	ldi	r30, 0x2C	; 44
     fbc:	f0 e0       	ldi	r31, 0x00	; 0
     fbe:	80 81       	ld	r24, Z
     fc0:	ea 81       	ldd	r30, Y+2	; 0x02
     fc2:	fb 81       	ldd	r31, Y+3	; 0x03
     fc4:	80 83       	st	Z, r24
	}

	Local_enuErrrorState = ERROR_STATUS_OK;
     fc6:	81 e0       	ldi	r24, 0x01	; 1
     fc8:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
     fca:	89 81       	ldd	r24, Y+1	; 0x01
     fcc:	8c 83       	std	Y+4, r24	; 0x04
     fce:	8c 81       	ldd	r24, Y+4	; 0x04
}
     fd0:	0f 90       	pop	r0
     fd2:	0f 90       	pop	r0
     fd4:	0f 90       	pop	r0
     fd6:	0f 90       	pop	r0
     fd8:	cf 91       	pop	r28
     fda:	df 91       	pop	r29
     fdc:	08 95       	ret

00000fde <UART_enuRecieveString>:



ErrorStatus_t UART_enuRecieveString(uint8_t* copy_pu8Data) {
     fde:	df 93       	push	r29
     fe0:	cf 93       	push	r28
     fe2:	00 d0       	rcall	.+0      	; 0xfe4 <UART_enuRecieveString+0x6>
     fe4:	00 d0       	rcall	.+0      	; 0xfe6 <UART_enuRecieveString+0x8>
     fe6:	cd b7       	in	r28, 0x3d	; 61
     fe8:	de b7       	in	r29, 0x3e	; 62
     fea:	9b 83       	std	Y+3, r25	; 0x03
     fec:	8a 83       	std	Y+2, r24	; 0x02
    if (copy_pu8Data == NULL) {
     fee:	8a 81       	ldd	r24, Y+2	; 0x02
     ff0:	9b 81       	ldd	r25, Y+3	; 0x03
     ff2:	00 97       	sbiw	r24, 0x00	; 0
     ff4:	11 f4       	brne	.+4      	; 0xffa <UART_enuRecieveString+0x1c>
        return ERROR_STATUS_FAILURE;
     ff6:	1c 82       	std	Y+4, r1	; 0x04
     ff8:	16 c0       	rjmp	.+44     	; 0x1026 <UART_enuRecieveString+0x48>
    }

    uint8_t receivedChar;
    while (1) {
        // Receive a character from UART
        UART_enuRecieveChar(&receivedChar);
     ffa:	ce 01       	movw	r24, r28
     ffc:	01 96       	adiw	r24, 0x01	; 1
     ffe:	0e 94 c8 07 	call	0xf90	; 0xf90 <UART_enuRecieveChar>

        // Store the received character in the buffer
        *copy_pu8Data = receivedChar;
    1002:	89 81       	ldd	r24, Y+1	; 0x01
    1004:	ea 81       	ldd	r30, Y+2	; 0x02
    1006:	fb 81       	ldd	r31, Y+3	; 0x03
    1008:	80 83       	st	Z, r24

        // Check if the received character is the null terminator
        if (receivedChar == '\0') {
    100a:	89 81       	ldd	r24, Y+1	; 0x01
    100c:	88 23       	and	r24, r24
    100e:	31 f0       	breq	.+12     	; 0x101c <UART_enuRecieveString+0x3e>
            break; // Exit the loop if end of string is detected
        }

        // Move to the next position in the buffer
        copy_pu8Data++;
    1010:	8a 81       	ldd	r24, Y+2	; 0x02
    1012:	9b 81       	ldd	r25, Y+3	; 0x03
    1014:	01 96       	adiw	r24, 0x01	; 1
    1016:	9b 83       	std	Y+3, r25	; 0x03
    1018:	8a 83       	std	Y+2, r24	; 0x02
    101a:	ef cf       	rjmp	.-34     	; 0xffa <UART_enuRecieveString+0x1c>
    }

    // Null-terminate the string
    *copy_pu8Data = '\0';
    101c:	ea 81       	ldd	r30, Y+2	; 0x02
    101e:	fb 81       	ldd	r31, Y+3	; 0x03
    1020:	10 82       	st	Z, r1

    return ERROR_STATUS_OK;
    1022:	81 e0       	ldi	r24, 0x01	; 1
    1024:	8c 83       	std	Y+4, r24	; 0x04
    1026:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1028:	0f 90       	pop	r0
    102a:	0f 90       	pop	r0
    102c:	0f 90       	pop	r0
    102e:	0f 90       	pop	r0
    1030:	cf 91       	pop	r28
    1032:	df 91       	pop	r29
    1034:	08 95       	ret

00001036 <UART_setBaudRate>:

//!
void UART_setBaudRate(uint16 copy_u8UART_BaudRate){
    1036:	df 93       	push	r29
    1038:	cf 93       	push	r28
    103a:	00 d0       	rcall	.+0      	; 0x103c <UART_setBaudRate+0x6>
    103c:	00 d0       	rcall	.+0      	; 0x103e <UART_setBaudRate+0x8>
    103e:	cd b7       	in	r28, 0x3d	; 61
    1040:	de b7       	in	r29, 0x3e	; 62
    1042:	9c 83       	std	Y+4, r25	; 0x04
    1044:	8b 83       	std	Y+3, r24	; 0x03
    unsigned int copy_u16Temp = 0;
    1046:	1a 82       	std	Y+2, r1	; 0x02
    1048:	19 82       	std	Y+1, r1	; 0x01

    #if (UART_SYNC_ASYNC_SELECT == UART_ASYNCMODE)
        #if (UART_SPEED_MODE == UART_NORMAL_SPEED)


    			copy_u16Temp = ((UART_MC_OSC_FREQ / (16UL*copy_u8UART_BaudRate) ) - 1);
    104a:	8b 81       	ldd	r24, Y+3	; 0x03
    104c:	9c 81       	ldd	r25, Y+4	; 0x04
    104e:	cc 01       	movw	r24, r24
    1050:	a0 e0       	ldi	r26, 0x00	; 0
    1052:	b0 e0       	ldi	r27, 0x00	; 0
    1054:	88 0f       	add	r24, r24
    1056:	99 1f       	adc	r25, r25
    1058:	aa 1f       	adc	r26, r26
    105a:	bb 1f       	adc	r27, r27
    105c:	88 0f       	add	r24, r24
    105e:	99 1f       	adc	r25, r25
    1060:	aa 1f       	adc	r26, r26
    1062:	bb 1f       	adc	r27, r27
    1064:	88 0f       	add	r24, r24
    1066:	99 1f       	adc	r25, r25
    1068:	aa 1f       	adc	r26, r26
    106a:	bb 1f       	adc	r27, r27
    106c:	88 0f       	add	r24, r24
    106e:	99 1f       	adc	r25, r25
    1070:	aa 1f       	adc	r26, r26
    1072:	bb 1f       	adc	r27, r27
    1074:	9c 01       	movw	r18, r24
    1076:	ad 01       	movw	r20, r26
    1078:	80 e0       	ldi	r24, 0x00	; 0
    107a:	92 e1       	ldi	r25, 0x12	; 18
    107c:	aa e7       	ldi	r26, 0x7A	; 122
    107e:	b0 e0       	ldi	r27, 0x00	; 0
    1080:	bc 01       	movw	r22, r24
    1082:	cd 01       	movw	r24, r26
    1084:	0e 94 1f 22 	call	0x443e	; 0x443e <__udivmodsi4>
    1088:	da 01       	movw	r26, r20
    108a:	c9 01       	movw	r24, r18
    108c:	01 97       	sbiw	r24, 0x01	; 1
    108e:	9a 83       	std	Y+2, r25	; 0x02
    1090:	89 83       	std	Y+1, r24	; 0x01

    			copy_u16Temp = ((UART_MC_OSC_FREQ / (2UL*copy_u8UART_BaudRate) ) - 1);
    #endif


    CLR_BIT(UCSRC_REG, UCSRC_URSEL);
    1092:	a0 e4       	ldi	r26, 0x40	; 64
    1094:	b0 e0       	ldi	r27, 0x00	; 0
    1096:	e0 e4       	ldi	r30, 0x40	; 64
    1098:	f0 e0       	ldi	r31, 0x00	; 0
    109a:	80 81       	ld	r24, Z
    109c:	8f 77       	andi	r24, 0x7F	; 127
    109e:	8c 93       	st	X, r24

    UBRRH_REG = (uint8_t)(copy_u16Temp >> 8);
    10a0:	e0 e4       	ldi	r30, 0x40	; 64
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	89 81       	ldd	r24, Y+1	; 0x01
    10a6:	9a 81       	ldd	r25, Y+2	; 0x02
    10a8:	89 2f       	mov	r24, r25
    10aa:	99 27       	eor	r25, r25
    10ac:	80 83       	st	Z, r24
    UBRRL_REG = (uint8_t)copy_u16Temp;
    10ae:	e9 e2       	ldi	r30, 0x29	; 41
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	89 81       	ldd	r24, Y+1	; 0x01
    10b4:	80 83       	st	Z, r24
}
    10b6:	0f 90       	pop	r0
    10b8:	0f 90       	pop	r0
    10ba:	0f 90       	pop	r0
    10bc:	0f 90       	pop	r0
    10be:	cf 91       	pop	r28
    10c0:	df 91       	pop	r29
    10c2:	08 95       	ret

000010c4 <TWI_enuInit>:





TWIStatus_t TWI_enuInit(void) {
    10c4:	df 93       	push	r29
    10c6:	cf 93       	push	r28
    10c8:	0f 92       	push	r0
    10ca:	cd b7       	in	r28, 0x3d	; 61
    10cc:	de b7       	in	r29, 0x3e	; 62
    TWIStatus_t Local_enuErrorState = TWI_STATUS_FAILURE;
    10ce:	19 82       	std	Y+1, r1	; 0x01

    #if (TWI_MODE_M_or_S == TWI_MASTER_MODE)
        // Set Value for Bit Rate (should only be when we working with master)
        TWBR_REG = TWBR_VALUE;
    10d0:	e0 e2       	ldi	r30, 0x20	; 32
    10d2:	f0 e0       	ldi	r31, 0x00	; 0
    10d4:	82 e0       	ldi	r24, 0x02	; 2
    10d6:	80 83       	st	Z, r24
        TWSR_REG = TWI_PRESCALER_VALUE; // Set prescaler bits
    10d8:	e1 e2       	ldi	r30, 0x21	; 33
    10da:	f0 e0       	ldi	r31, 0x00	; 0
    10dc:	10 82       	st	Z, r1
    #endif

    // Enable TWI Interrupt
    GIE_enuEnable();
    10de:	0e 94 59 10 	call	0x20b2	; 0x20b2 <GIE_enuEnable>

    // Configure TWCR register based on ACK configuration
    #if (TWI_ACK_CONFIG == TWI_ACK_ENABLE)
        TWCR_REG = (1 << TWCR_TWEN) | (1 << TWCR_TWEA) | (1 << TWCR_TWIE);
    10e2:	e6 e5       	ldi	r30, 0x56	; 86
    10e4:	f0 e0       	ldi	r31, 0x00	; 0
    10e6:	85 e4       	ldi	r24, 0x45	; 69
    10e8:	80 83       	st	Z, r24
        TWCR_REG = (1 << TWCR_TWEN) | (1 << TWCR_TWIE);
    #endif

    // Configure General Call Enable (GCE)
    #if (TWI_GCE_CONFIG == TWI_GCE_ENABLE)
        SET_BIT(TWAR_REG, TWAR_TWGCE);
    10ea:	a2 e2       	ldi	r26, 0x22	; 34
    10ec:	b0 e0       	ldi	r27, 0x00	; 0
    10ee:	e2 e2       	ldi	r30, 0x22	; 34
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	81 60       	ori	r24, 0x01	; 1
    10f6:	8c 93       	st	X, r24
    #elif (TWI_GCE_CONFIG == TWI_GCE_DISABLE)
        CLR_BIT(TWAR_REG, TWAR_TWGCE);
    #endif

    // Set Address for MC
    TWAR_REG = (TWAR_REG & 0x01) | TWI_SET_ADDR;
    10f8:	a2 e2       	ldi	r26, 0x22	; 34
    10fa:	b0 e0       	ldi	r27, 0x00	; 0
    10fc:	e2 e2       	ldi	r30, 0x22	; 34
    10fe:	f0 e0       	ldi	r31, 0x00	; 0
    1100:	80 81       	ld	r24, Z
    1102:	81 70       	andi	r24, 0x01	; 1
    1104:	88 60       	ori	r24, 0x08	; 8
    1106:	8c 93       	st	X, r24

    Local_enuErrorState = TWI_STATUS_OK;
    1108:	81 e0       	ldi	r24, 0x01	; 1
    110a:	89 83       	std	Y+1, r24	; 0x01
    return Local_enuErrorState;
    110c:	89 81       	ldd	r24, Y+1	; 0x01
}
    110e:	0f 90       	pop	r0
    1110:	cf 91       	pop	r28
    1112:	df 91       	pop	r29
    1114:	08 95       	ret

00001116 <TWI_enuStartCondition>:



TWIStatus_t TWI_enuStartCondition(void){
    1116:	df 93       	push	r29
    1118:	cf 93       	push	r28
    111a:	0f 92       	push	r0
    111c:	cd b7       	in	r28, 0x3d	; 61
    111e:	de b7       	in	r29, 0x3e	; 62
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
    1120:	19 82       	std	Y+1, r1	; 0x01
	 * TWEN bit must be set whenever you want to intiate a TWI operation.
	 * To send start condition enable TWI by setting TWSTA, TWINT, and TWEN in one operation.
	 * This ensures that TWI modules receives a consistent command and avoids intermediate states.
	 * */

	TWCR_REG = (1 << TWCR_TWSTA) | (1 << TWCR_TWINT) | (1 << TWCR_TWEN);
    1122:	e6 e5       	ldi	r30, 0x56	; 86
    1124:	f0 e0       	ldi	r31, 0x00	; 0
    1126:	84 ea       	ldi	r24, 0xA4	; 164
    1128:	80 83       	st	Z, r24



	// Wait for TWINT Flag set. This indicates that the START condition has been transmitted.
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
    112a:	e6 e5       	ldi	r30, 0x56	; 86
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	80 81       	ld	r24, Z
    1130:	88 23       	and	r24, r24
    1132:	dc f7       	brge	.-10     	; 0x112a <TWI_enuStartCondition+0x14>
	 * 1  1  1  1  {1 0 0   0}
	 *
	 * 0xF8
	 * */

	if( (TWSR_REG & 0xF8) == TWI_START_SUCCESS_CODE){
    1134:	e1 e2       	ldi	r30, 0x21	; 33
    1136:	f0 e0       	ldi	r31, 0x00	; 0
    1138:	80 81       	ld	r24, Z
    113a:	88 2f       	mov	r24, r24
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	88 7f       	andi	r24, 0xF8	; 248
    1140:	90 70       	andi	r25, 0x00	; 0
    1142:	88 30       	cpi	r24, 0x08	; 8
    1144:	91 05       	cpc	r25, r1
    1146:	11 f4       	brne	.+4      	; 0x114c <TWI_enuStartCondition+0x36>
		Local_enu_ErrorState = TWI_STATUS_OK;
    1148:	81 e0       	ldi	r24, 0x01	; 1
    114a:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
    114c:	89 81       	ldd	r24, Y+1	; 0x01
}
    114e:	0f 90       	pop	r0
    1150:	cf 91       	pop	r28
    1152:	df 91       	pop	r29
    1154:	08 95       	ret

00001156 <TWI_enuRepeatStartCondition>:

TWIStatus_t TWI_enuRepeatStartCondition(void){
    1156:	df 93       	push	r29
    1158:	cf 93       	push	r28
    115a:	0f 92       	push	r0
    115c:	cd b7       	in	r28, 0x3d	; 61
    115e:	de b7       	in	r29, 0x3e	; 62
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
    1160:	19 82       	std	Y+1, r1	; 0x01
	 * TWEN bit must be set whenever you want to intiate a TWI operation.
	 * To send start condition enable TWI by setting TWSTA, TWINT, and TWEN in one operation.
	 * This ensures that TWI modules receives a consistent command and avoids intermediate states.
	 * */

	TWCR_REG = (1 << TWCR_TWSTA) | (1 << TWCR_TWINT) | (1 << TWCR_TWEN);
    1162:	e6 e5       	ldi	r30, 0x56	; 86
    1164:	f0 e0       	ldi	r31, 0x00	; 0
    1166:	84 ea       	ldi	r24, 0xA4	; 164
    1168:	80 83       	st	Z, r24


	// Wait for TWINT Flag set. This indicates that the START condition has been transmitted.
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
    116a:	e6 e5       	ldi	r30, 0x56	; 86
    116c:	f0 e0       	ldi	r31, 0x00	; 0
    116e:	80 81       	ld	r24, Z
    1170:	88 23       	and	r24, r24
    1172:	dc f7       	brge	.-10     	; 0x116a <TWI_enuRepeatStartCondition+0x14>
	 * 0xF8
	 * */



	if( (TWSR_REG &0xF8) == TWI_RSTART_SUCCESS_CODE){
    1174:	e1 e2       	ldi	r30, 0x21	; 33
    1176:	f0 e0       	ldi	r31, 0x00	; 0
    1178:	80 81       	ld	r24, Z
    117a:	88 2f       	mov	r24, r24
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	88 7f       	andi	r24, 0xF8	; 248
    1180:	90 70       	andi	r25, 0x00	; 0
    1182:	80 31       	cpi	r24, 0x10	; 16
    1184:	91 05       	cpc	r25, r1
    1186:	11 f4       	brne	.+4      	; 0x118c <TWI_enuRepeatStartCondition+0x36>
		Local_enu_ErrorState = TWI_STATUS_OK;
    1188:	81 e0       	ldi	r24, 0x01	; 1
    118a:	89 83       	std	Y+1, r24	; 0x01

	}

	return Local_enu_ErrorState;
    118c:	89 81       	ldd	r24, Y+1	; 0x01
}
    118e:	0f 90       	pop	r0
    1190:	cf 91       	pop	r28
    1192:	df 91       	pop	r29
    1194:	08 95       	ret

00001196 <TWI_enuStopCondition>:


//! since there no status code why not doing macro like function
// IDEAS for feature development
TWIStatus_t TWI_enuStopCondition(void){
    1196:	df 93       	push	r29
    1198:	cf 93       	push	r28
    119a:	0f 92       	push	r0
    119c:	cd b7       	in	r28, 0x3d	; 61
    119e:	de b7       	in	r29, 0x3e	; 62
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
    11a0:	19 82       	std	Y+1, r1	; 0x01
	 * TWCR_TWINT & TWCR_TWEN - essential to start TWI action
	 *
	 * */


    TWCR_REG = (1 << TWCR_TWSTO) | (1 << TWCR_TWINT) | (1 << TWCR_TWEN);
    11a2:	e6 e5       	ldi	r30, 0x56	; 86
    11a4:	f0 e0       	ldi	r31, 0x00	; 0
    11a6:	84 e9       	ldi	r24, 0x94	; 148
    11a8:	80 83       	st	Z, r24


	Local_enu_ErrorState = TWI_STATUS_OK;
    11aa:	81 e0       	ldi	r24, 0x01	; 1
    11ac:	89 83       	std	Y+1, r24	; 0x01
	return Local_enu_ErrorState;
    11ae:	89 81       	ldd	r24, Y+1	; 0x01
}
    11b0:	0f 90       	pop	r0
    11b2:	cf 91       	pop	r28
    11b4:	df 91       	pop	r29
    11b6:	08 95       	ret

000011b8 <TWI_enuSetSlaveOperation>:


TWIStatus_t TWI_enuSetSlaveOperation(
		uint8_t copy_u8SlaveAddress, uint8_t copy_u8Operation){
    11b8:	df 93       	push	r29
    11ba:	cf 93       	push	r28
    11bc:	00 d0       	rcall	.+0      	; 0x11be <TWI_enuSetSlaveOperation+0x6>
    11be:	0f 92       	push	r0
    11c0:	cd b7       	in	r28, 0x3d	; 61
    11c2:	de b7       	in	r29, 0x3e	; 62
    11c4:	8a 83       	std	Y+2, r24	; 0x02
    11c6:	6b 83       	std	Y+3, r22	; 0x03

	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
    11c8:	19 82       	std	Y+1, r1	; 0x01

    // Load the slave address and operation (read/write) into the data register
	TWDR_REG = (copy_u8SlaveAddress << 1) | (copy_u8Operation);
    11ca:	e3 e2       	ldi	r30, 0x23	; 35
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	8a 81       	ldd	r24, Y+2	; 0x02
    11d0:	88 2f       	mov	r24, r24
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	88 0f       	add	r24, r24
    11d6:	99 1f       	adc	r25, r25
    11d8:	98 2f       	mov	r25, r24
    11da:	8b 81       	ldd	r24, Y+3	; 0x03
    11dc:	89 2b       	or	r24, r25
    11de:	80 83       	st	Z, r24

    TWCR_REG = (1 << TWCR_TWINT) | (1 << TWCR_TWEN);
    11e0:	e6 e5       	ldi	r30, 0x56	; 86
    11e2:	f0 e0       	ldi	r31, 0x00	; 0
    11e4:	84 e8       	ldi	r24, 0x84	; 132
    11e6:	80 83       	st	Z, r24

	// Wait for TWINT Flag is set. Waiting for current operation to be done
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
    11e8:	e6 e5       	ldi	r30, 0x56	; 86
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	80 81       	ld	r24, Z
    11ee:	88 23       	and	r24, r24
    11f0:	dc f7       	brge	.-10     	; 0x11e8 <TWI_enuSetSlaveOperation+0x30>




	if(copy_u8Operation == TWI_WriteOperation){
    11f2:	8b 81       	ldd	r24, Y+3	; 0x03
    11f4:	88 23       	and	r24, r24
    11f6:	69 f4       	brne	.+26     	; 0x1212 <TWI_enuSetSlaveOperation+0x5a>

		if((TWSR_REG &0xF8) == TWI_SLA_WR_ACK_TSUCCESS_CODE){
    11f8:	e1 e2       	ldi	r30, 0x21	; 33
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	80 81       	ld	r24, Z
    11fe:	88 2f       	mov	r24, r24
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	88 7f       	andi	r24, 0xF8	; 248
    1204:	90 70       	andi	r25, 0x00	; 0
    1206:	88 31       	cpi	r24, 0x18	; 24
    1208:	91 05       	cpc	r25, r1
    120a:	91 f4       	brne	.+36     	; 0x1230 <TWI_enuSetSlaveOperation+0x78>
			Local_enu_ErrorState = TWI_STATUS_OK;
    120c:	81 e0       	ldi	r24, 0x01	; 1
    120e:	89 83       	std	Y+1, r24	; 0x01
    1210:	0f c0       	rjmp	.+30     	; 0x1230 <TWI_enuSetSlaveOperation+0x78>
		}

	} else if(copy_u8Operation == TWI_ReadOperation){
    1212:	8b 81       	ldd	r24, Y+3	; 0x03
    1214:	81 30       	cpi	r24, 0x01	; 1
    1216:	61 f4       	brne	.+24     	; 0x1230 <TWI_enuSetSlaveOperation+0x78>

		if((TWSR_REG &0xF8) == TWI_SLA_RD_ACK_TSUCCESS_CODE){
    1218:	e1 e2       	ldi	r30, 0x21	; 33
    121a:	f0 e0       	ldi	r31, 0x00	; 0
    121c:	80 81       	ld	r24, Z
    121e:	88 2f       	mov	r24, r24
    1220:	90 e0       	ldi	r25, 0x00	; 0
    1222:	88 7f       	andi	r24, 0xF8	; 248
    1224:	90 70       	andi	r25, 0x00	; 0
    1226:	80 34       	cpi	r24, 0x40	; 64
    1228:	91 05       	cpc	r25, r1
    122a:	11 f4       	brne	.+4      	; 0x1230 <TWI_enuSetSlaveOperation+0x78>
			Local_enu_ErrorState = TWI_STATUS_OK;
    122c:	81 e0       	ldi	r24, 0x01	; 1
    122e:	89 83       	std	Y+1, r24	; 0x01
		}
	}



	return Local_enu_ErrorState;
    1230:	89 81       	ldd	r24, Y+1	; 0x01
}
    1232:	0f 90       	pop	r0
    1234:	0f 90       	pop	r0
    1236:	0f 90       	pop	r0
    1238:	cf 91       	pop	r28
    123a:	df 91       	pop	r29
    123c:	08 95       	ret

0000123e <TWI_enuWriteData>:

TWIStatus_t	TWI_enuWriteData(uint8_t copy_u8Data){
    123e:	df 93       	push	r29
    1240:	cf 93       	push	r28
    1242:	00 d0       	rcall	.+0      	; 0x1244 <TWI_enuWriteData+0x6>
    1244:	cd b7       	in	r28, 0x3d	; 61
    1246:	de b7       	in	r29, 0x3e	; 62
    1248:	8a 83       	std	Y+2, r24	; 0x02
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
    124a:	19 82       	std	Y+1, r1	; 0x01

	TWDR_REG = copy_u8Data;
    124c:	e3 e2       	ldi	r30, 0x23	; 35
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	8a 81       	ldd	r24, Y+2	; 0x02
    1252:	80 83       	st	Z, r24


    // Clear the TWINT flag and set TWEN to start the operation
    TWCR_REG = (1 << TWCR_TWINT) | (1 << TWCR_TWEN);
    1254:	e6 e5       	ldi	r30, 0x56	; 86
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	84 e8       	ldi	r24, 0x84	; 132
    125a:	80 83       	st	Z, r24

	// Wait for TWINT Flag is set. Waiting for current operation to be done
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
    125c:	e6 e5       	ldi	r30, 0x56	; 86
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	80 81       	ld	r24, Z
    1262:	88 23       	and	r24, r24
    1264:	dc f7       	brge	.-10     	; 0x125c <TWI_enuWriteData+0x1e>
		#if(TWI_MODE_M_or_S == TWI_MASTER_MODE)




			if((TWSR_REG & 0xF8) == 0x28){
    1266:	e1 e2       	ldi	r30, 0x21	; 33
    1268:	f0 e0       	ldi	r31, 0x00	; 0
    126a:	80 81       	ld	r24, Z
    126c:	88 2f       	mov	r24, r24
    126e:	90 e0       	ldi	r25, 0x00	; 0
    1270:	88 7f       	andi	r24, 0xF8	; 248
    1272:	90 70       	andi	r25, 0x00	; 0
    1274:	88 32       	cpi	r24, 0x28	; 40
    1276:	91 05       	cpc	r25, r1
    1278:	11 f4       	brne	.+4      	; 0x127e <TWI_enuWriteData+0x40>


				Local_enu_ErrorState = TWI_STATUS_OK;
    127a:	81 e0       	ldi	r24, 0x01	; 1
    127c:	89 83       	std	Y+1, r24	; 0x01
		#endif

	#endif


	return Local_enu_ErrorState;
    127e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1280:	0f 90       	pop	r0
    1282:	0f 90       	pop	r0
    1284:	cf 91       	pop	r28
    1286:	df 91       	pop	r29
    1288:	08 95       	ret

0000128a <TWI_enuReadData>:


//!{works fine with status checking}
TWIStatus_t	TWI_enuReadData(uint8_t  *copy_pu8Data){
    128a:	df 93       	push	r29
    128c:	cf 93       	push	r28
    128e:	00 d0       	rcall	.+0      	; 0x1290 <TWI_enuReadData+0x6>
    1290:	0f 92       	push	r0
    1292:	cd b7       	in	r28, 0x3d	; 61
    1294:	de b7       	in	r29, 0x3e	; 62
    1296:	9b 83       	std	Y+3, r25	; 0x03
    1298:	8a 83       	std	Y+2, r24	; 0x02
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
    129a:	19 82       	std	Y+1, r1	; 0x01

	// Clearing the TWINT flag is part of initiating an operation on the TWI.
	SET_BIT(TWCR_REG, TWCR_TWINT);
    129c:	a6 e5       	ldi	r26, 0x56	; 86
    129e:	b0 e0       	ldi	r27, 0x00	; 0
    12a0:	e6 e5       	ldi	r30, 0x56	; 86
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	80 81       	ld	r24, Z
    12a6:	80 68       	ori	r24, 0x80	; 128
    12a8:	8c 93       	st	X, r24

	// Wait for TWINT Flag is set. Waiting for current operation to be done
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
    12aa:	e6 e5       	ldi	r30, 0x56	; 86
    12ac:	f0 e0       	ldi	r31, 0x00	; 0
    12ae:	80 81       	ld	r24, Z
    12b0:	88 23       	and	r24, r24
    12b2:	dc f7       	brge	.-10     	; 0x12aa <TWI_enuReadData+0x20>
	// 0x88 - (slave)  data has been received not ack has been returned

	#if(TWI_ACK_CONFIG == TWI_ACK_ENABLE)

		// Master Receive
		if( ((TWSR_REG & 0xF8) == TWI_M_RSUCCESS_CODE_withAck) ){
    12b4:	e1 e2       	ldi	r30, 0x21	; 33
    12b6:	f0 e0       	ldi	r31, 0x00	; 0
    12b8:	80 81       	ld	r24, Z
    12ba:	88 2f       	mov	r24, r24
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	88 7f       	andi	r24, 0xF8	; 248
    12c0:	90 70       	andi	r25, 0x00	; 0
    12c2:	80 35       	cpi	r24, 0x50	; 80
    12c4:	91 05       	cpc	r25, r1
    12c6:	19 f4       	brne	.+6      	; 0x12ce <TWI_enuReadData+0x44>
			Local_enu_ErrorState = TWI_STATUS_OK;
    12c8:	81 e0       	ldi	r24, 0x01	; 1
    12ca:	89 83       	std	Y+1, r24	; 0x01
    12cc:	0c c0       	rjmp	.+24     	; 0x12e6 <TWI_enuReadData+0x5c>

		}

		// Slave Receive
		else if(((TWSR_REG & 0xF8) == TWI_S_RSUCCESS_CODE_withACK)){
    12ce:	e1 e2       	ldi	r30, 0x21	; 33
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	80 81       	ld	r24, Z
    12d4:	88 2f       	mov	r24, r24
    12d6:	90 e0       	ldi	r25, 0x00	; 0
    12d8:	88 7f       	andi	r24, 0xF8	; 248
    12da:	90 70       	andi	r25, 0x00	; 0
    12dc:	80 38       	cpi	r24, 0x80	; 128
    12de:	91 05       	cpc	r25, r1
    12e0:	11 f4       	brne	.+4      	; 0x12e6 <TWI_enuReadData+0x5c>
			Local_enu_ErrorState = TWI_STATUS_OK;
    12e2:	81 e0       	ldi	r24, 0x01	; 1
    12e4:	89 83       	std	Y+1, r24	; 0x01
			Local_enu_ErrorState = TWI_STATUS_OK;
		}
	#endif

	// Read data from TWDR Register
	*copy_pu8Data = TWDR_REG;
    12e6:	e3 e2       	ldi	r30, 0x23	; 35
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	80 81       	ld	r24, Z
    12ec:	ea 81       	ldd	r30, Y+2	; 0x02
    12ee:	fb 81       	ldd	r31, Y+3	; 0x03
    12f0:	80 83       	st	Z, r24

	return Local_enu_ErrorState;
    12f2:	89 81       	ldd	r24, Y+1	; 0x01
}
    12f4:	0f 90       	pop	r0
    12f6:	0f 90       	pop	r0
    12f8:	0f 90       	pop	r0
    12fa:	cf 91       	pop	r28
    12fc:	df 91       	pop	r29
    12fe:	08 95       	ret

00001300 <TWI_enuCheckMyAddress>:


//!{works fine with status checking}
ErrorStatus_t TWI_enuCheckMyAddress(void){
    1300:	df 93       	push	r29
    1302:	cf 93       	push	r28
    1304:	0f 92       	push	r0
    1306:	cd b7       	in	r28, 0x3d	; 61
    1308:	de b7       	in	r29, 0x3e	; 62
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
    130a:	19 82       	std	Y+1, r1	; 0x01


	// Clearing the TWINT flag is part of initiating an operation on the TWI.
	SET_BIT(TWCR_REG, TWCR_TWINT);
    130c:	a6 e5       	ldi	r26, 0x56	; 86
    130e:	b0 e0       	ldi	r27, 0x00	; 0
    1310:	e6 e5       	ldi	r30, 0x56	; 86
    1312:	f0 e0       	ldi	r31, 0x00	; 0
    1314:	80 81       	ld	r24, Z
    1316:	80 68       	ori	r24, 0x80	; 128
    1318:	8c 93       	st	X, r24


	// Wait for TWINT Flag is set. Waiting for current operation to be done
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
    131a:	e6 e5       	ldi	r30, 0x56	; 86
    131c:	f0 e0       	ldi	r31, 0x00	; 0
    131e:	80 81       	ld	r24, Z
    1320:	88 23       	and	r24, r24
    1322:	dc f7       	brge	.-10     	; 0x131a <TWI_enuCheckMyAddress+0x1a>


	// 0x60 - SLA+W has been received, ACK has been returned
	// 0xA8 - SLA+R has been received, ACK has been returned

	if((TWSR_REG & 0xF8) == TWI_SLA_WR_ACK_RSUCCESS_CODE){
    1324:	e1 e2       	ldi	r30, 0x21	; 33
    1326:	f0 e0       	ldi	r31, 0x00	; 0
    1328:	80 81       	ld	r24, Z
    132a:	88 2f       	mov	r24, r24
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	88 7f       	andi	r24, 0xF8	; 248
    1330:	90 70       	andi	r25, 0x00	; 0
    1332:	80 36       	cpi	r24, 0x60	; 96
    1334:	91 05       	cpc	r25, r1
    1336:	19 f4       	brne	.+6      	; 0x133e <TWI_enuCheckMyAddress+0x3e>
		Local_enu_ErrorState = TWI_STATUS_OK;
    1338:	81 e0       	ldi	r24, 0x01	; 1
    133a:	89 83       	std	Y+1, r24	; 0x01
    133c:	0c c0       	rjmp	.+24     	; 0x1356 <TWI_enuCheckMyAddress+0x56>
	}


	else if((TWSR_REG & 0xF8) == TWI_SLA_RD_ACK_RSUCCESS_CODE){
    133e:	e1 e2       	ldi	r30, 0x21	; 33
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	80 81       	ld	r24, Z
    1344:	88 2f       	mov	r24, r24
    1346:	90 e0       	ldi	r25, 0x00	; 0
    1348:	88 7f       	andi	r24, 0xF8	; 248
    134a:	90 70       	andi	r25, 0x00	; 0
    134c:	88 3a       	cpi	r24, 0xA8	; 168
    134e:	91 05       	cpc	r25, r1
    1350:	11 f4       	brne	.+4      	; 0x1356 <TWI_enuCheckMyAddress+0x56>
		Local_enu_ErrorState = TWI_STATUS_OK;
    1352:	81 e0       	ldi	r24, 0x01	; 1
    1354:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
    1356:	89 81       	ldd	r24, Y+1	; 0x01
}
    1358:	0f 90       	pop	r0
    135a:	cf 91       	pop	r28
    135c:	df 91       	pop	r29
    135e:	08 95       	ret

00001360 <TIMER0_voidInit>:
/*******************************************************************************************************/



/****************************************** TIMER0 FUNCTIONS ******************************************/
void TIMER0_voidInit(void){
    1360:	df 93       	push	r29
    1362:	cf 93       	push	r28
    1364:	cd b7       	in	r28, 0x3d	; 61
    1366:	de b7       	in	r29, 0x3e	; 62
	 * 3. Enable Interrupt (Compre Match Interrupt - OverFlow Interrupt)
	 *
	 * */

	/** Active global interrupt **/
	GIE_enuEnable();
    1368:	0e 94 59 10 	call	0x20b2	; 0x20b2 <GIE_enuEnable>
			#endif
		#endif


	#elif(TIMER0_MODE_SELECT == TIMER_MODE_FastPWM)
		SET_BIT(TCCR0_REG, TCCR0_WGM00);
    136c:	a3 e5       	ldi	r26, 0x53	; 83
    136e:	b0 e0       	ldi	r27, 0x00	; 0
    1370:	e3 e5       	ldi	r30, 0x53	; 83
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 81       	ld	r24, Z
    1376:	80 64       	ori	r24, 0x40	; 64
    1378:	8c 93       	st	X, r24
		SET_BIT(TCCR0_REG, TCCR0_WGM01);
    137a:	a3 e5       	ldi	r26, 0x53	; 83
    137c:	b0 e0       	ldi	r27, 0x00	; 0
    137e:	e3 e5       	ldi	r30, 0x53	; 83
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	88 60       	ori	r24, 0x08	; 8
    1386:	8c 93       	st	X, r24

		#if(TIMER0_FastPwm_Type == TIMER_FastPwmType_Inverted)
			CLR_BIT(TCCR0_REG, TCCR0_COM00);
    1388:	a3 e5       	ldi	r26, 0x53	; 83
    138a:	b0 e0       	ldi	r27, 0x00	; 0
    138c:	e3 e5       	ldi	r30, 0x53	; 83
    138e:	f0 e0       	ldi	r31, 0x00	; 0
    1390:	80 81       	ld	r24, Z
    1392:	8f 7e       	andi	r24, 0xEF	; 239
    1394:	8c 93       	st	X, r24
			SET_BIT(TCCR0_REG, TCCR0_COM01);
    1396:	a3 e5       	ldi	r26, 0x53	; 83
    1398:	b0 e0       	ldi	r27, 0x00	; 0
    139a:	e3 e5       	ldi	r30, 0x53	; 83
    139c:	f0 e0       	ldi	r31, 0x00	; 0
    139e:	80 81       	ld	r24, Z
    13a0:	80 62       	ori	r24, 0x20	; 32
    13a2:	8c 93       	st	X, r24
			SET_BIT(TCCR0_REG, TCCR0_COM01);

		#endif

		// By default, OC0 pin is default output pin for Timer0's PWM signal
		DIO_enuSetPinDirection(TIMER_OC0_PORT, TIMER_OC0_PIN, DIO_u8OUTPUT);
    13a4:	81 e0       	ldi	r24, 0x01	; 1
    13a6:	63 e0       	ldi	r22, 0x03	; 3
    13a8:	41 e0       	ldi	r20, 0x01	; 1
    13aa:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>



	/**2. Set Prescaller clock **/
	#if(TIMER0_CLK_PRE_SELECT == TIMER_PRES_01)
		SET_BIT(TCCR0_REG, TCCR0_CS00);
    13ae:	a3 e5       	ldi	r26, 0x53	; 83
    13b0:	b0 e0       	ldi	r27, 0x00	; 0
    13b2:	e3 e5       	ldi	r30, 0x53	; 83
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	80 81       	ld	r24, Z
    13b8:	81 60       	ori	r24, 0x01	; 1
    13ba:	8c 93       	st	X, r24
		CLR_BIT(TCCR0_REG, TCCR0_CS01);
    13bc:	a3 e5       	ldi	r26, 0x53	; 83
    13be:	b0 e0       	ldi	r27, 0x00	; 0
    13c0:	e3 e5       	ldi	r30, 0x53	; 83
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	80 81       	ld	r24, Z
    13c6:	8d 7f       	andi	r24, 0xFD	; 253
    13c8:	8c 93       	st	X, r24
		CLR_BIT(TCCR0_REG, TCCR0_CS02);
    13ca:	a3 e5       	ldi	r26, 0x53	; 83
    13cc:	b0 e0       	ldi	r27, 0x00	; 0
    13ce:	e3 e5       	ldi	r30, 0x53	; 83
    13d0:	f0 e0       	ldi	r31, 0x00	; 0
    13d2:	80 81       	ld	r24, Z
    13d4:	8b 7f       	andi	r24, 0xFB	; 251
    13d6:	8c 93       	st	X, r24
	#elif(TIMER0_CLK_PRE_SELECT == TIMER_PRES_1024)
		SET_BIT(TCCR0_REG, TCCR0_CS00);
		CLR_BIT(TCCR0_REG, TCCR0_CS01);
		SET_BIT(TCCR0_REG, TCCR0_CS02);
	#endif
}
    13d8:	cf 91       	pop	r28
    13da:	df 91       	pop	r29
    13dc:	08 95       	ret

000013de <TIMER0_voidStart>:

void TIMER0_voidStart(void){
    13de:	df 93       	push	r29
    13e0:	cf 93       	push	r28
    13e2:	cd b7       	in	r28, 0x3d	; 61
    13e4:	de b7       	in	r29, 0x3e	; 62

		#elif(TIMER0_MODE_SELECT == TIMER_MODE_CTC)
			SET_BIT(TIMSK_REG, TIMSK_OCIE0);

		#endif
}
    13e6:	cf 91       	pop	r28
    13e8:	df 91       	pop	r29
    13ea:	08 95       	ret

000013ec <TIMER0_voidStop>:

void TIMER0_voidStop(void){
    13ec:	df 93       	push	r29
    13ee:	cf 93       	push	r28
    13f0:	cd b7       	in	r28, 0x3d	; 61
    13f2:	de b7       	in	r29, 0x3e	; 62

		#elif(TIMER0_MODE_SELECT == TIMER_MODE_CTC)
			CLR_BIT(TIMSK_REG, TIMSK_OCIE0);

		#endif
}
    13f4:	cf 91       	pop	r28
    13f6:	df 91       	pop	r29
    13f8:	08 95       	ret

000013fa <TIMER0_voidScheduleTask>:

uint8_t TIMER0_voidScheduleTask( void (*TaskCallback)(void), float64 copy_f64RequiredTime_inSeconds){
    13fa:	ef 92       	push	r14
    13fc:	ff 92       	push	r15
    13fe:	0f 93       	push	r16
    1400:	1f 93       	push	r17
    1402:	df 93       	push	r29
    1404:	cf 93       	push	r28
    1406:	cd b7       	in	r28, 0x3d	; 61
    1408:	de b7       	in	r29, 0x3e	; 62
    140a:	60 97       	sbiw	r28, 0x10	; 16
    140c:	0f b6       	in	r0, 0x3f	; 63
    140e:	f8 94       	cli
    1410:	de bf       	out	0x3e, r29	; 62
    1412:	0f be       	out	0x3f, r0	; 63
    1414:	cd bf       	out	0x3d, r28	; 61
    1416:	9a 87       	std	Y+10, r25	; 0x0a
    1418:	89 87       	std	Y+9, r24	; 0x09
    141a:	4b 87       	std	Y+11, r20	; 0x0b
    141c:	5c 87       	std	Y+12, r21	; 0x0c
    141e:	6d 87       	std	Y+13, r22	; 0x0d
    1420:	7e 87       	std	Y+14, r23	; 0x0e

	uint32_t Local_u32PrescalerValue = 0;
    1422:	1d 82       	std	Y+5, r1	; 0x05
    1424:	1e 82       	std	Y+6, r1	; 0x06
    1426:	1f 82       	std	Y+7, r1	; 0x07
    1428:	18 86       	std	Y+8, r1	; 0x08

	switch(TCCR0_REG & 0x07){
    142a:	e3 e5       	ldi	r30, 0x53	; 83
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	80 81       	ld	r24, Z
    1430:	88 2f       	mov	r24, r24
    1432:	90 e0       	ldi	r25, 0x00	; 0
    1434:	9c 01       	movw	r18, r24
    1436:	27 70       	andi	r18, 0x07	; 7
    1438:	30 70       	andi	r19, 0x00	; 0
    143a:	38 8b       	std	Y+16, r19	; 0x10
    143c:	2f 87       	std	Y+15, r18	; 0x0f
    143e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1440:	98 89       	ldd	r25, Y+16	; 0x10
    1442:	83 30       	cpi	r24, 0x03	; 3
    1444:	91 05       	cpc	r25, r1
    1446:	69 f1       	breq	.+90     	; 0x14a2 <TIMER0_voidScheduleTask+0xa8>
    1448:	2f 85       	ldd	r18, Y+15	; 0x0f
    144a:	38 89       	ldd	r19, Y+16	; 0x10
    144c:	24 30       	cpi	r18, 0x04	; 4
    144e:	31 05       	cpc	r19, r1
    1450:	5c f4       	brge	.+22     	; 0x1468 <TIMER0_voidScheduleTask+0x6e>
    1452:	8f 85       	ldd	r24, Y+15	; 0x0f
    1454:	98 89       	ldd	r25, Y+16	; 0x10
    1456:	81 30       	cpi	r24, 0x01	; 1
    1458:	91 05       	cpc	r25, r1
    145a:	89 f0       	breq	.+34     	; 0x147e <TIMER0_voidScheduleTask+0x84>
    145c:	2f 85       	ldd	r18, Y+15	; 0x0f
    145e:	38 89       	ldd	r19, Y+16	; 0x10
    1460:	22 30       	cpi	r18, 0x02	; 2
    1462:	31 05       	cpc	r19, r1
    1464:	a9 f0       	breq	.+42     	; 0x1490 <TIMER0_voidScheduleTask+0x96>
    1466:	37 c0       	rjmp	.+110    	; 0x14d6 <TIMER0_voidScheduleTask+0xdc>
    1468:	8f 85       	ldd	r24, Y+15	; 0x0f
    146a:	98 89       	ldd	r25, Y+16	; 0x10
    146c:	84 30       	cpi	r24, 0x04	; 4
    146e:	91 05       	cpc	r25, r1
    1470:	09 f1       	breq	.+66     	; 0x14b4 <TIMER0_voidScheduleTask+0xba>
    1472:	2f 85       	ldd	r18, Y+15	; 0x0f
    1474:	38 89       	ldd	r19, Y+16	; 0x10
    1476:	25 30       	cpi	r18, 0x05	; 5
    1478:	31 05       	cpc	r19, r1
    147a:	29 f1       	breq	.+74     	; 0x14c6 <TIMER0_voidScheduleTask+0xcc>
    147c:	2c c0       	rjmp	.+88     	; 0x14d6 <TIMER0_voidScheduleTask+0xdc>
		case 0x01: Local_u32PrescalerValue = 1; break;
    147e:	81 e0       	ldi	r24, 0x01	; 1
    1480:	90 e0       	ldi	r25, 0x00	; 0
    1482:	a0 e0       	ldi	r26, 0x00	; 0
    1484:	b0 e0       	ldi	r27, 0x00	; 0
    1486:	8d 83       	std	Y+5, r24	; 0x05
    1488:	9e 83       	std	Y+6, r25	; 0x06
    148a:	af 83       	std	Y+7, r26	; 0x07
    148c:	b8 87       	std	Y+8, r27	; 0x08
    148e:	23 c0       	rjmp	.+70     	; 0x14d6 <TIMER0_voidScheduleTask+0xdc>
		case 0x02: Local_u32PrescalerValue = 8; break;
    1490:	88 e0       	ldi	r24, 0x08	; 8
    1492:	90 e0       	ldi	r25, 0x00	; 0
    1494:	a0 e0       	ldi	r26, 0x00	; 0
    1496:	b0 e0       	ldi	r27, 0x00	; 0
    1498:	8d 83       	std	Y+5, r24	; 0x05
    149a:	9e 83       	std	Y+6, r25	; 0x06
    149c:	af 83       	std	Y+7, r26	; 0x07
    149e:	b8 87       	std	Y+8, r27	; 0x08
    14a0:	1a c0       	rjmp	.+52     	; 0x14d6 <TIMER0_voidScheduleTask+0xdc>
		case 0x03: Local_u32PrescalerValue = 64; break;
    14a2:	80 e4       	ldi	r24, 0x40	; 64
    14a4:	90 e0       	ldi	r25, 0x00	; 0
    14a6:	a0 e0       	ldi	r26, 0x00	; 0
    14a8:	b0 e0       	ldi	r27, 0x00	; 0
    14aa:	8d 83       	std	Y+5, r24	; 0x05
    14ac:	9e 83       	std	Y+6, r25	; 0x06
    14ae:	af 83       	std	Y+7, r26	; 0x07
    14b0:	b8 87       	std	Y+8, r27	; 0x08
    14b2:	11 c0       	rjmp	.+34     	; 0x14d6 <TIMER0_voidScheduleTask+0xdc>
		case 0x04: Local_u32PrescalerValue = 256; break;
    14b4:	80 e0       	ldi	r24, 0x00	; 0
    14b6:	91 e0       	ldi	r25, 0x01	; 1
    14b8:	a0 e0       	ldi	r26, 0x00	; 0
    14ba:	b0 e0       	ldi	r27, 0x00	; 0
    14bc:	8d 83       	std	Y+5, r24	; 0x05
    14be:	9e 83       	std	Y+6, r25	; 0x06
    14c0:	af 83       	std	Y+7, r26	; 0x07
    14c2:	b8 87       	std	Y+8, r27	; 0x08
    14c4:	08 c0       	rjmp	.+16     	; 0x14d6 <TIMER0_voidScheduleTask+0xdc>
		case 0x05: Local_u32PrescalerValue = 1024; break;
    14c6:	80 e0       	ldi	r24, 0x00	; 0
    14c8:	94 e0       	ldi	r25, 0x04	; 4
    14ca:	a0 e0       	ldi	r26, 0x00	; 0
    14cc:	b0 e0       	ldi	r27, 0x00	; 0
    14ce:	8d 83       	std	Y+5, r24	; 0x05
    14d0:	9e 83       	std	Y+6, r25	; 0x06
    14d2:	af 83       	std	Y+7, r26	; 0x07
    14d4:	b8 87       	std	Y+8, r27	; 0x08
	}

	float64 Local_f64Totalticks = (copy_f64RequiredTime_inSeconds * F_CPU)/Local_u32PrescalerValue;
    14d6:	6b 85       	ldd	r22, Y+11	; 0x0b
    14d8:	7c 85       	ldd	r23, Y+12	; 0x0c
    14da:	8d 85       	ldd	r24, Y+13	; 0x0d
    14dc:	9e 85       	ldd	r25, Y+14	; 0x0e
    14de:	20 e0       	ldi	r18, 0x00	; 0
    14e0:	34 e2       	ldi	r19, 0x24	; 36
    14e2:	44 e7       	ldi	r20, 0x74	; 116
    14e4:	59 e4       	ldi	r21, 0x49	; 73
    14e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14ea:	dc 01       	movw	r26, r24
    14ec:	cb 01       	movw	r24, r22
    14ee:	7c 01       	movw	r14, r24
    14f0:	8d 01       	movw	r16, r26
    14f2:	6d 81       	ldd	r22, Y+5	; 0x05
    14f4:	7e 81       	ldd	r23, Y+6	; 0x06
    14f6:	8f 81       	ldd	r24, Y+7	; 0x07
    14f8:	98 85       	ldd	r25, Y+8	; 0x08
    14fa:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    14fe:	9b 01       	movw	r18, r22
    1500:	ac 01       	movw	r20, r24
    1502:	c8 01       	movw	r24, r16
    1504:	b7 01       	movw	r22, r14
    1506:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    150a:	dc 01       	movw	r26, r24
    150c:	cb 01       	movw	r24, r22
    150e:	89 83       	std	Y+1, r24	; 0x01
    1510:	9a 83       	std	Y+2, r25	; 0x02
    1512:	ab 83       	std	Y+3, r26	; 0x03
    1514:	bc 83       	std	Y+4, r27	; 0x04
		}

	#endif


		TIMERS_ISR_Functions[0] = TaskCallback;
    1516:	89 85       	ldd	r24, Y+9	; 0x09
    1518:	9a 85       	ldd	r25, Y+10	; 0x0a
    151a:	90 93 8b 01 	sts	0x018B, r25
    151e:	80 93 8a 01 	sts	0x018A, r24
		TIMER0_voidStart();
    1522:	0e 94 ef 09 	call	0x13de	; 0x13de <TIMER0_voidStart>
	return 0;
    1526:	80 e0       	ldi	r24, 0x00	; 0
}
    1528:	60 96       	adiw	r28, 0x10	; 16
    152a:	0f b6       	in	r0, 0x3f	; 63
    152c:	f8 94       	cli
    152e:	de bf       	out	0x3e, r29	; 62
    1530:	0f be       	out	0x3f, r0	; 63
    1532:	cd bf       	out	0x3d, r28	; 61
    1534:	cf 91       	pop	r28
    1536:	df 91       	pop	r29
    1538:	1f 91       	pop	r17
    153a:	0f 91       	pop	r16
    153c:	ff 90       	pop	r15
    153e:	ef 90       	pop	r14
    1540:	08 95       	ret

00001542 <TIMER0_voidSetPWM>:

void  TIMER0_voidSetPWM(uint8_t copy_u8DutyCycle){
    1542:	df 93       	push	r29
    1544:	cf 93       	push	r28
    1546:	0f 92       	push	r0
    1548:	cd b7       	in	r28, 0x3d	; 61
    154a:	de b7       	in	r29, 0x3e	; 62
    154c:	89 83       	std	Y+1, r24	; 0x01
	 *
	 * Avr32 does has floating point operation
	 * **/


	OCR0_REG = (uint8_t)(((uint16_t)copy_u8DutyCycle * 256) / 100);
    154e:	ec e5       	ldi	r30, 0x5C	; 92
    1550:	f0 e0       	ldi	r31, 0x00	; 0
    1552:	89 81       	ldd	r24, Y+1	; 0x01
    1554:	88 2f       	mov	r24, r24
    1556:	90 e0       	ldi	r25, 0x00	; 0
    1558:	98 2f       	mov	r25, r24
    155a:	88 27       	eor	r24, r24
    155c:	24 e6       	ldi	r18, 0x64	; 100
    155e:	30 e0       	ldi	r19, 0x00	; 0
    1560:	b9 01       	movw	r22, r18
    1562:	0e 94 0b 22 	call	0x4416	; 0x4416 <__udivmodhi4>
    1566:	cb 01       	movw	r24, r22
    1568:	80 83       	st	Z, r24
}
    156a:	0f 90       	pop	r0
    156c:	cf 91       	pop	r28
    156e:	df 91       	pop	r29
    1570:	08 95       	ret

00001572 <TIMER1_voidInit>:
/******************************************************************************************************/


/****************************************** TIMER1 FUNCTIONS ******************************************/

void TIMER1_voidInit(void) {
    1572:	df 93       	push	r29
    1574:	cf 93       	push	r28
    1576:	cd b7       	in	r28, 0x3d	; 61
    1578:	de b7       	in	r29, 0x3e	; 62
	 *
	 */


	/** Active global interrupt **/
	GIE_enuEnable();
    157a:	0e 94 59 10 	call	0x20b2	; 0x20b2 <GIE_enuEnable>

		CLR_BIT(TCCR1B_REG, TCCR1B_WGM12);
		SET_BIT(TCCR1B_REG, TCCR1B_WGM13);

	#elif(TIMER1_MODE_SELECT == TIMER1_MODE_PhaseFreqCorrect)
		CLR_BIT(TCCR1A_REG, TCCR1A_WGM10);
    157e:	af e4       	ldi	r26, 0x4F	; 79
    1580:	b0 e0       	ldi	r27, 0x00	; 0
    1582:	ef e4       	ldi	r30, 0x4F	; 79
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	80 81       	ld	r24, Z
    1588:	8e 7f       	andi	r24, 0xFE	; 254
    158a:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A_REG, TCCR1A_WGM11);
    158c:	af e4       	ldi	r26, 0x4F	; 79
    158e:	b0 e0       	ldi	r27, 0x00	; 0
    1590:	ef e4       	ldi	r30, 0x4F	; 79
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	80 81       	ld	r24, Z
    1596:	8d 7f       	andi	r24, 0xFD	; 253
    1598:	8c 93       	st	X, r24

		CLR_BIT(TCCR1B_REG, TCCR1B_WGM12);
    159a:	ae e4       	ldi	r26, 0x4E	; 78
    159c:	b0 e0       	ldi	r27, 0x00	; 0
    159e:	ee e4       	ldi	r30, 0x4E	; 78
    15a0:	f0 e0       	ldi	r31, 0x00	; 0
    15a2:	80 81       	ld	r24, Z
    15a4:	87 7f       	andi	r24, 0xF7	; 247
    15a6:	8c 93       	st	X, r24
		SET_BIT(TCCR1B_REG, TCCR1B_WGM13);
    15a8:	ae e4       	ldi	r26, 0x4E	; 78
    15aa:	b0 e0       	ldi	r27, 0x00	; 0
    15ac:	ee e4       	ldi	r30, 0x4E	; 78
    15ae:	f0 e0       	ldi	r31, 0x00	; 0
    15b0:	80 81       	ld	r24, Z
    15b2:	80 61       	ori	r24, 0x10	; 16
    15b4:	8c 93       	st	X, r24
			TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_16bit || \
			TIMER1_MODE_SELECT == TIMER1_MODE_PhaseFreqCorrect)


		#if(TIMER1_PhaseCorrect_Type_OC1A == TIMER_PhaseCorrect_Inverted)
			CLR_BIT(TCCR1A_REG, TCCR1A_COM1A0);
    15b6:	af e4       	ldi	r26, 0x4F	; 79
    15b8:	b0 e0       	ldi	r27, 0x00	; 0
    15ba:	ef e4       	ldi	r30, 0x4F	; 79
    15bc:	f0 e0       	ldi	r31, 0x00	; 0
    15be:	80 81       	ld	r24, Z
    15c0:	8f 7b       	andi	r24, 0xBF	; 191
    15c2:	8c 93       	st	X, r24
			SET_BIT(TCCR1A_REG, TCCR1A_COM1A1);
    15c4:	af e4       	ldi	r26, 0x4F	; 79
    15c6:	b0 e0       	ldi	r27, 0x00	; 0
    15c8:	ef e4       	ldi	r30, 0x4F	; 79
    15ca:	f0 e0       	ldi	r31, 0x00	; 0
    15cc:	80 81       	ld	r24, Z
    15ce:	80 68       	ori	r24, 0x80	; 128
    15d0:	8c 93       	st	X, r24
			SET_BIT(TCCR1A_REG, TCCR1A_COM1B0);
			SET_BIT(TCCR1A_REG, TCCR1A_COM1B1);


		#elif(TIMER1_PhaseCorrect_Type_OC1B == TIMER_PhaseCorrect_Normal)
			CLR_BIT(TCCR1A_REG, TCCR1A_COM1B0);
    15d2:	af e4       	ldi	r26, 0x4F	; 79
    15d4:	b0 e0       	ldi	r27, 0x00	; 0
    15d6:	ef e4       	ldi	r30, 0x4F	; 79
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	80 81       	ld	r24, Z
    15dc:	8f 7e       	andi	r24, 0xEF	; 239
    15de:	8c 93       	st	X, r24
			CLR_BIT(TCCR1A_REG, TCCR1A_COM1B1);
    15e0:	af e4       	ldi	r26, 0x4F	; 79
    15e2:	b0 e0       	ldi	r27, 0x00	; 0
    15e4:	ef e4       	ldi	r30, 0x4F	; 79
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	80 81       	ld	r24, Z
    15ea:	8f 7d       	andi	r24, 0xDF	; 223
    15ec:	8c 93       	st	X, r24


/***************************************************************************/
	/**2. Set Prescaller clock **/
	#if(TIMER1_CLK_PRE_SELECT == TIMER_PRES_01)
		SET_BIT(TCCR1B_REG, TCCR1B_CS10);
    15ee:	ae e4       	ldi	r26, 0x4E	; 78
    15f0:	b0 e0       	ldi	r27, 0x00	; 0
    15f2:	ee e4       	ldi	r30, 0x4E	; 78
    15f4:	f0 e0       	ldi	r31, 0x00	; 0
    15f6:	80 81       	ld	r24, Z
    15f8:	81 60       	ori	r24, 0x01	; 1
    15fa:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B_REG, TCCR1B_CS11);
    15fc:	ae e4       	ldi	r26, 0x4E	; 78
    15fe:	b0 e0       	ldi	r27, 0x00	; 0
    1600:	ee e4       	ldi	r30, 0x4E	; 78
    1602:	f0 e0       	ldi	r31, 0x00	; 0
    1604:	80 81       	ld	r24, Z
    1606:	8d 7f       	andi	r24, 0xFD	; 253
    1608:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B_REG, TCCR1B_CS12);
    160a:	ae e4       	ldi	r26, 0x4E	; 78
    160c:	b0 e0       	ldi	r27, 0x00	; 0
    160e:	ee e4       	ldi	r30, 0x4E	; 78
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	80 81       	ld	r24, Z
    1614:	8b 7f       	andi	r24, 0xFB	; 251
    1616:	8c 93       	st	X, r24
	#elif(TIMER1_CLK_PRE_SELECT == TIMER_PRES_1024)
		SET_BIT(TCCR1B_REG, TCCR1B_CS10);
		CLR_BIT(TCCR1B_REG, TCCR1B_CS11);
		SET_BIT(TCCR1B_REG, TCCR1B_CS12);
	#endif
}
    1618:	cf 91       	pop	r28
    161a:	df 91       	pop	r29
    161c:	08 95       	ret

0000161e <TIMER1_voidStart>:


void TIMER1_voidStart(void) {
    161e:	df 93       	push	r29
    1620:	cf 93       	push	r28
    1622:	cd b7       	in	r28, 0x3d	; 61
    1624:	de b7       	in	r29, 0x3e	; 62
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_8bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_9bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_10bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_16bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PhaseFreqCorrect)
        SET_BIT(TIMSK_REG, TIMSK_OCIE1A);
    1626:	a9 e5       	ldi	r26, 0x59	; 89
    1628:	b0 e0       	ldi	r27, 0x00	; 0
    162a:	e9 e5       	ldi	r30, 0x59	; 89
    162c:	f0 e0       	ldi	r31, 0x00	; 0
    162e:	80 81       	ld	r24, Z
    1630:	80 61       	ori	r24, 0x10	; 16
    1632:	8c 93       	st	X, r24

    #endif
}
    1634:	cf 91       	pop	r28
    1636:	df 91       	pop	r29
    1638:	08 95       	ret

0000163a <TIMER1_voidStop>:


void TIMER1_voidStop(void) {
    163a:	df 93       	push	r29
    163c:	cf 93       	push	r28
    163e:	cd b7       	in	r28, 0x3d	; 61
    1640:	de b7       	in	r29, 0x3e	; 62
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_8bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_9bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_10bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PWMphasecorrect_16bit || \
          TIMER1_MODE_SELECT == TIMER1_MODE_PhaseFreqCorrect)
        CLR_BIT(TIMSK_REG, TIMSK_OCIE1A);
    1642:	a9 e5       	ldi	r26, 0x59	; 89
    1644:	b0 e0       	ldi	r27, 0x00	; 0
    1646:	e9 e5       	ldi	r30, 0x59	; 89
    1648:	f0 e0       	ldi	r31, 0x00	; 0
    164a:	80 81       	ld	r24, Z
    164c:	8f 7e       	andi	r24, 0xEF	; 239
    164e:	8c 93       	st	X, r24

    #endif
}
    1650:	cf 91       	pop	r28
    1652:	df 91       	pop	r29
    1654:	08 95       	ret

00001656 <TIMER1_voidScheduleTask>:

uint8_t TIMER1_voidScheduleTask(void (*TaskCallback)(void), float64 copy_f64RequiredTime_inSeconds) {
    1656:	ef 92       	push	r14
    1658:	ff 92       	push	r15
    165a:	0f 93       	push	r16
    165c:	1f 93       	push	r17
    165e:	df 93       	push	r29
    1660:	cf 93       	push	r28
    1662:	cd b7       	in	r28, 0x3d	; 61
    1664:	de b7       	in	r29, 0x3e	; 62
    1666:	61 97       	sbiw	r28, 0x11	; 17
    1668:	0f b6       	in	r0, 0x3f	; 63
    166a:	f8 94       	cli
    166c:	de bf       	out	0x3e, r29	; 62
    166e:	0f be       	out	0x3f, r0	; 63
    1670:	cd bf       	out	0x3d, r28	; 61
    1672:	9a 87       	std	Y+10, r25	; 0x0a
    1674:	89 87       	std	Y+9, r24	; 0x09
    1676:	4b 87       	std	Y+11, r20	; 0x0b
    1678:	5c 87       	std	Y+12, r21	; 0x0c
    167a:	6d 87       	std	Y+13, r22	; 0x0d
    167c:	7e 87       	std	Y+14, r23	; 0x0e
    uint32_t Local_u32PrescalerValue = 0;
    167e:	1d 82       	std	Y+5, r1	; 0x05
    1680:	1e 82       	std	Y+6, r1	; 0x06
    1682:	1f 82       	std	Y+7, r1	; 0x07
    1684:	18 86       	std	Y+8, r1	; 0x08

    switch(TCCR1B & 0x07) {
    1686:	ee e4       	ldi	r30, 0x4E	; 78
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	88 2f       	mov	r24, r24
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	9c 01       	movw	r18, r24
    1692:	27 70       	andi	r18, 0x07	; 7
    1694:	30 70       	andi	r19, 0x00	; 0
    1696:	39 8b       	std	Y+17, r19	; 0x11
    1698:	28 8b       	std	Y+16, r18	; 0x10
    169a:	88 89       	ldd	r24, Y+16	; 0x10
    169c:	99 89       	ldd	r25, Y+17	; 0x11
    169e:	83 30       	cpi	r24, 0x03	; 3
    16a0:	91 05       	cpc	r25, r1
    16a2:	69 f1       	breq	.+90     	; 0x16fe <TIMER1_voidScheduleTask+0xa8>
    16a4:	28 89       	ldd	r18, Y+16	; 0x10
    16a6:	39 89       	ldd	r19, Y+17	; 0x11
    16a8:	24 30       	cpi	r18, 0x04	; 4
    16aa:	31 05       	cpc	r19, r1
    16ac:	5c f4       	brge	.+22     	; 0x16c4 <TIMER1_voidScheduleTask+0x6e>
    16ae:	88 89       	ldd	r24, Y+16	; 0x10
    16b0:	99 89       	ldd	r25, Y+17	; 0x11
    16b2:	81 30       	cpi	r24, 0x01	; 1
    16b4:	91 05       	cpc	r25, r1
    16b6:	89 f0       	breq	.+34     	; 0x16da <TIMER1_voidScheduleTask+0x84>
    16b8:	28 89       	ldd	r18, Y+16	; 0x10
    16ba:	39 89       	ldd	r19, Y+17	; 0x11
    16bc:	22 30       	cpi	r18, 0x02	; 2
    16be:	31 05       	cpc	r19, r1
    16c0:	a9 f0       	breq	.+42     	; 0x16ec <TIMER1_voidScheduleTask+0x96>
    16c2:	38 c0       	rjmp	.+112    	; 0x1734 <TIMER1_voidScheduleTask+0xde>
    16c4:	88 89       	ldd	r24, Y+16	; 0x10
    16c6:	99 89       	ldd	r25, Y+17	; 0x11
    16c8:	84 30       	cpi	r24, 0x04	; 4
    16ca:	91 05       	cpc	r25, r1
    16cc:	09 f1       	breq	.+66     	; 0x1710 <TIMER1_voidScheduleTask+0xba>
    16ce:	28 89       	ldd	r18, Y+16	; 0x10
    16d0:	39 89       	ldd	r19, Y+17	; 0x11
    16d2:	25 30       	cpi	r18, 0x05	; 5
    16d4:	31 05       	cpc	r19, r1
    16d6:	29 f1       	breq	.+74     	; 0x1722 <TIMER1_voidScheduleTask+0xcc>
    16d8:	2d c0       	rjmp	.+90     	; 0x1734 <TIMER1_voidScheduleTask+0xde>
        case 0x01: Local_u32PrescalerValue = 1; break;
    16da:	81 e0       	ldi	r24, 0x01	; 1
    16dc:	90 e0       	ldi	r25, 0x00	; 0
    16de:	a0 e0       	ldi	r26, 0x00	; 0
    16e0:	b0 e0       	ldi	r27, 0x00	; 0
    16e2:	8d 83       	std	Y+5, r24	; 0x05
    16e4:	9e 83       	std	Y+6, r25	; 0x06
    16e6:	af 83       	std	Y+7, r26	; 0x07
    16e8:	b8 87       	std	Y+8, r27	; 0x08
    16ea:	27 c0       	rjmp	.+78     	; 0x173a <TIMER1_voidScheduleTask+0xe4>
        case 0x02: Local_u32PrescalerValue = 8; break;
    16ec:	88 e0       	ldi	r24, 0x08	; 8
    16ee:	90 e0       	ldi	r25, 0x00	; 0
    16f0:	a0 e0       	ldi	r26, 0x00	; 0
    16f2:	b0 e0       	ldi	r27, 0x00	; 0
    16f4:	8d 83       	std	Y+5, r24	; 0x05
    16f6:	9e 83       	std	Y+6, r25	; 0x06
    16f8:	af 83       	std	Y+7, r26	; 0x07
    16fa:	b8 87       	std	Y+8, r27	; 0x08
    16fc:	1e c0       	rjmp	.+60     	; 0x173a <TIMER1_voidScheduleTask+0xe4>
        case 0x03: Local_u32PrescalerValue = 64; break;
    16fe:	80 e4       	ldi	r24, 0x40	; 64
    1700:	90 e0       	ldi	r25, 0x00	; 0
    1702:	a0 e0       	ldi	r26, 0x00	; 0
    1704:	b0 e0       	ldi	r27, 0x00	; 0
    1706:	8d 83       	std	Y+5, r24	; 0x05
    1708:	9e 83       	std	Y+6, r25	; 0x06
    170a:	af 83       	std	Y+7, r26	; 0x07
    170c:	b8 87       	std	Y+8, r27	; 0x08
    170e:	15 c0       	rjmp	.+42     	; 0x173a <TIMER1_voidScheduleTask+0xe4>
        case 0x04: Local_u32PrescalerValue = 256; break;
    1710:	80 e0       	ldi	r24, 0x00	; 0
    1712:	91 e0       	ldi	r25, 0x01	; 1
    1714:	a0 e0       	ldi	r26, 0x00	; 0
    1716:	b0 e0       	ldi	r27, 0x00	; 0
    1718:	8d 83       	std	Y+5, r24	; 0x05
    171a:	9e 83       	std	Y+6, r25	; 0x06
    171c:	af 83       	std	Y+7, r26	; 0x07
    171e:	b8 87       	std	Y+8, r27	; 0x08
    1720:	0c c0       	rjmp	.+24     	; 0x173a <TIMER1_voidScheduleTask+0xe4>
        case 0x05: Local_u32PrescalerValue = 1024; break;
    1722:	80 e0       	ldi	r24, 0x00	; 0
    1724:	94 e0       	ldi	r25, 0x04	; 4
    1726:	a0 e0       	ldi	r26, 0x00	; 0
    1728:	b0 e0       	ldi	r27, 0x00	; 0
    172a:	8d 83       	std	Y+5, r24	; 0x05
    172c:	9e 83       	std	Y+6, r25	; 0x06
    172e:	af 83       	std	Y+7, r26	; 0x07
    1730:	b8 87       	std	Y+8, r27	; 0x08
    1732:	03 c0       	rjmp	.+6      	; 0x173a <TIMER1_voidScheduleTask+0xe4>
        default: return 1; // Invalid prescaler setting
    1734:	31 e0       	ldi	r19, 0x01	; 1
    1736:	3f 87       	std	Y+15, r19	; 0x0f
    1738:	31 c0       	rjmp	.+98     	; 0x179c <TIMER1_voidScheduleTask+0x146>
    }

    float64 Local_f64Totalticks = (copy_f64RequiredTime_inSeconds * F_CPU) / Local_u32PrescalerValue;
    173a:	6b 85       	ldd	r22, Y+11	; 0x0b
    173c:	7c 85       	ldd	r23, Y+12	; 0x0c
    173e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1740:	9e 85       	ldd	r25, Y+14	; 0x0e
    1742:	20 e0       	ldi	r18, 0x00	; 0
    1744:	34 e2       	ldi	r19, 0x24	; 36
    1746:	44 e7       	ldi	r20, 0x74	; 116
    1748:	59 e4       	ldi	r21, 0x49	; 73
    174a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    174e:	dc 01       	movw	r26, r24
    1750:	cb 01       	movw	r24, r22
    1752:	7c 01       	movw	r14, r24
    1754:	8d 01       	movw	r16, r26
    1756:	6d 81       	ldd	r22, Y+5	; 0x05
    1758:	7e 81       	ldd	r23, Y+6	; 0x06
    175a:	8f 81       	ldd	r24, Y+7	; 0x07
    175c:	98 85       	ldd	r25, Y+8	; 0x08
    175e:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1762:	9b 01       	movw	r18, r22
    1764:	ac 01       	movw	r20, r24
    1766:	c8 01       	movw	r24, r16
    1768:	b7 01       	movw	r22, r14
    176a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    176e:	dc 01       	movw	r26, r24
    1770:	cb 01       	movw	r24, r22
    1772:	89 83       	std	Y+1, r24	; 0x01
    1774:	9a 83       	std	Y+2, r25	; 0x02
    1776:	ab 83       	std	Y+3, r26	; 0x03
    1778:	bc 83       	std	Y+4, r27	; 0x04
            OCR1A = 65535;
            TIMER1_TARGET_NTICKS = (uint32_t)(Local_f64Totalticks / 65535.0);
        }
    #endif

    TIMER1_CURRENT_NTICKS = 0;
    177a:	10 92 82 01 	sts	0x0182, r1
    177e:	10 92 83 01 	sts	0x0183, r1
    1782:	10 92 84 01 	sts	0x0184, r1
    1786:	10 92 85 01 	sts	0x0185, r1
    TIMERS_ISR_Functions[1] = TaskCallback;
    178a:	89 85       	ldd	r24, Y+9	; 0x09
    178c:	9a 85       	ldd	r25, Y+10	; 0x0a
    178e:	90 93 8d 01 	sts	0x018D, r25
    1792:	80 93 8c 01 	sts	0x018C, r24
    TIMER1_voidStart();
    1796:	0e 94 0f 0b 	call	0x161e	; 0x161e <TIMER1_voidStart>
    return 0;
    179a:	1f 86       	std	Y+15, r1	; 0x0f
    179c:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    179e:	61 96       	adiw	r28, 0x11	; 17
    17a0:	0f b6       	in	r0, 0x3f	; 63
    17a2:	f8 94       	cli
    17a4:	de bf       	out	0x3e, r29	; 62
    17a6:	0f be       	out	0x3f, r0	; 63
    17a8:	cd bf       	out	0x3d, r28	; 61
    17aa:	cf 91       	pop	r28
    17ac:	df 91       	pop	r29
    17ae:	1f 91       	pop	r17
    17b0:	0f 91       	pop	r16
    17b2:	ff 90       	pop	r15
    17b4:	ef 90       	pop	r14
    17b6:	08 95       	ret

000017b8 <TIMER1_voidSetPWM>:


void TIMER1_voidSetPWM(uint8_t copy_u8DutyCycle) {
    17b8:	cf 92       	push	r12
    17ba:	df 92       	push	r13
    17bc:	ef 92       	push	r14
    17be:	ff 92       	push	r15
    17c0:	0f 93       	push	r16
    17c2:	1f 93       	push	r17
    17c4:	df 93       	push	r29
    17c6:	cf 93       	push	r28
    17c8:	00 d0       	rcall	.+0      	; 0x17ca <TIMER1_voidSetPWM+0x12>
    17ca:	0f 92       	push	r0
    17cc:	cd b7       	in	r28, 0x3d	; 61
    17ce:	de b7       	in	r29, 0x3e	; 62
    17d0:	8b 83       	std	Y+3, r24	; 0x03

		uint16_t Local_u16TopValue = 0;
    17d2:	1a 82       	std	Y+2, r1	; 0x02
    17d4:	19 82       	std	Y+1, r1	; 0x01
			Local_u16TopValue = 0x03FF;  // 10-bit resolution


		#elif(TIMER1_MODE_SELECT == TIMER1_MODE_PhaseFreqCorrect)
			// Ensure ICR1 is already set correctly during initialization
			Local_u16TopValue = ICR1;  // ICR1 for Phase and Frequency Correct
    17d6:	e6 e4       	ldi	r30, 0x46	; 70
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	80 81       	ld	r24, Z
    17dc:	91 81       	ldd	r25, Z+1	; 0x01
    17de:	9a 83       	std	Y+2, r25	; 0x02
    17e0:	89 83       	std	Y+1, r24	; 0x01

		#endif

		OCR1A_REG = (uint16_t)(((uint32_t)copy_u8DutyCycle * Local_u16TopValue) / 100);
    17e2:	0f 2e       	mov	r0, r31
    17e4:	fa e4       	ldi	r31, 0x4A	; 74
    17e6:	cf 2e       	mov	r12, r31
    17e8:	dd 24       	eor	r13, r13
    17ea:	f0 2d       	mov	r31, r0
    17ec:	8b 81       	ldd	r24, Y+3	; 0x03
    17ee:	e8 2e       	mov	r14, r24
    17f0:	ff 24       	eor	r15, r15
    17f2:	00 e0       	ldi	r16, 0x00	; 0
    17f4:	10 e0       	ldi	r17, 0x00	; 0
    17f6:	89 81       	ldd	r24, Y+1	; 0x01
    17f8:	9a 81       	ldd	r25, Y+2	; 0x02
    17fa:	9c 01       	movw	r18, r24
    17fc:	40 e0       	ldi	r20, 0x00	; 0
    17fe:	50 e0       	ldi	r21, 0x00	; 0
    1800:	c8 01       	movw	r24, r16
    1802:	b7 01       	movw	r22, r14
    1804:	0e 94 ec 21 	call	0x43d8	; 0x43d8 <__mulsi3>
    1808:	dc 01       	movw	r26, r24
    180a:	cb 01       	movw	r24, r22
    180c:	24 e6       	ldi	r18, 0x64	; 100
    180e:	30 e0       	ldi	r19, 0x00	; 0
    1810:	40 e0       	ldi	r20, 0x00	; 0
    1812:	50 e0       	ldi	r21, 0x00	; 0
    1814:	bc 01       	movw	r22, r24
    1816:	cd 01       	movw	r24, r26
    1818:	0e 94 1f 22 	call	0x443e	; 0x443e <__udivmodsi4>
    181c:	da 01       	movw	r26, r20
    181e:	c9 01       	movw	r24, r18
    1820:	f6 01       	movw	r30, r12
    1822:	91 83       	std	Z+1, r25	; 0x01
    1824:	80 83       	st	Z, r24

}
    1826:	0f 90       	pop	r0
    1828:	0f 90       	pop	r0
    182a:	0f 90       	pop	r0
    182c:	cf 91       	pop	r28
    182e:	df 91       	pop	r29
    1830:	1f 91       	pop	r17
    1832:	0f 91       	pop	r16
    1834:	ff 90       	pop	r15
    1836:	ef 90       	pop	r14
    1838:	df 90       	pop	r13
    183a:	cf 90       	pop	r12
    183c:	08 95       	ret

0000183e <TIMER1_voidSetPWM_16bit>:

void TIMER1_voidSetPWM_16bit(uint8_t copy_u8DutyCycle, uint32_t copy_u8Frequency){
    183e:	cf 92       	push	r12
    1840:	df 92       	push	r13
    1842:	ef 92       	push	r14
    1844:	ff 92       	push	r15
    1846:	0f 93       	push	r16
    1848:	1f 93       	push	r17
    184a:	df 93       	push	r29
    184c:	cf 93       	push	r28
    184e:	cd b7       	in	r28, 0x3d	; 61
    1850:	de b7       	in	r29, 0x3e	; 62
    1852:	2b 97       	sbiw	r28, 0x0b	; 11
    1854:	0f b6       	in	r0, 0x3f	; 63
    1856:	f8 94       	cli
    1858:	de bf       	out	0x3e, r29	; 62
    185a:	0f be       	out	0x3f, r0	; 63
    185c:	cd bf       	out	0x3d, r28	; 61
    185e:	8d 83       	std	Y+5, r24	; 0x05
    1860:	4e 83       	std	Y+6, r20	; 0x06
    1862:	5f 83       	std	Y+7, r21	; 0x07
    1864:	68 87       	std	Y+8, r22	; 0x08
    1866:	79 87       	std	Y+9, r23	; 0x09
	uint32_t Local_u32PrescalerValue = 0;
    1868:	19 82       	std	Y+1, r1	; 0x01
    186a:	1a 82       	std	Y+2, r1	; 0x02
    186c:	1b 82       	std	Y+3, r1	; 0x03
    186e:	1c 82       	std	Y+4, r1	; 0x04
	switch (TCCR1B_REG & 0x07) {
    1870:	ee e4       	ldi	r30, 0x4E	; 78
    1872:	f0 e0       	ldi	r31, 0x00	; 0
    1874:	80 81       	ld	r24, Z
    1876:	88 2f       	mov	r24, r24
    1878:	90 e0       	ldi	r25, 0x00	; 0
    187a:	9c 01       	movw	r18, r24
    187c:	27 70       	andi	r18, 0x07	; 7
    187e:	30 70       	andi	r19, 0x00	; 0
    1880:	3b 87       	std	Y+11, r19	; 0x0b
    1882:	2a 87       	std	Y+10, r18	; 0x0a
    1884:	8a 85       	ldd	r24, Y+10	; 0x0a
    1886:	9b 85       	ldd	r25, Y+11	; 0x0b
    1888:	83 30       	cpi	r24, 0x03	; 3
    188a:	91 05       	cpc	r25, r1
    188c:	69 f1       	breq	.+90     	; 0x18e8 <TIMER1_voidSetPWM_16bit+0xaa>
    188e:	ea 85       	ldd	r30, Y+10	; 0x0a
    1890:	fb 85       	ldd	r31, Y+11	; 0x0b
    1892:	e4 30       	cpi	r30, 0x04	; 4
    1894:	f1 05       	cpc	r31, r1
    1896:	5c f4       	brge	.+22     	; 0x18ae <TIMER1_voidSetPWM_16bit+0x70>
    1898:	2a 85       	ldd	r18, Y+10	; 0x0a
    189a:	3b 85       	ldd	r19, Y+11	; 0x0b
    189c:	21 30       	cpi	r18, 0x01	; 1
    189e:	31 05       	cpc	r19, r1
    18a0:	89 f0       	breq	.+34     	; 0x18c4 <TIMER1_voidSetPWM_16bit+0x86>
    18a2:	8a 85       	ldd	r24, Y+10	; 0x0a
    18a4:	9b 85       	ldd	r25, Y+11	; 0x0b
    18a6:	82 30       	cpi	r24, 0x02	; 2
    18a8:	91 05       	cpc	r25, r1
    18aa:	a9 f0       	breq	.+42     	; 0x18d6 <TIMER1_voidSetPWM_16bit+0x98>
    18ac:	38 c0       	rjmp	.+112    	; 0x191e <TIMER1_voidSetPWM_16bit+0xe0>
    18ae:	ea 85       	ldd	r30, Y+10	; 0x0a
    18b0:	fb 85       	ldd	r31, Y+11	; 0x0b
    18b2:	e4 30       	cpi	r30, 0x04	; 4
    18b4:	f1 05       	cpc	r31, r1
    18b6:	09 f1       	breq	.+66     	; 0x18fa <TIMER1_voidSetPWM_16bit+0xbc>
    18b8:	2a 85       	ldd	r18, Y+10	; 0x0a
    18ba:	3b 85       	ldd	r19, Y+11	; 0x0b
    18bc:	25 30       	cpi	r18, 0x05	; 5
    18be:	31 05       	cpc	r19, r1
    18c0:	29 f1       	breq	.+74     	; 0x190c <TIMER1_voidSetPWM_16bit+0xce>
    18c2:	2d c0       	rjmp	.+90     	; 0x191e <TIMER1_voidSetPWM_16bit+0xe0>
		case 0x01: Local_u32PrescalerValue = 1; break;
    18c4:	81 e0       	ldi	r24, 0x01	; 1
    18c6:	90 e0       	ldi	r25, 0x00	; 0
    18c8:	a0 e0       	ldi	r26, 0x00	; 0
    18ca:	b0 e0       	ldi	r27, 0x00	; 0
    18cc:	89 83       	std	Y+1, r24	; 0x01
    18ce:	9a 83       	std	Y+2, r25	; 0x02
    18d0:	ab 83       	std	Y+3, r26	; 0x03
    18d2:	bc 83       	std	Y+4, r27	; 0x04
    18d4:	2c c0       	rjmp	.+88     	; 0x192e <TIMER1_voidSetPWM_16bit+0xf0>
		case 0x02: Local_u32PrescalerValue = 8; break;
    18d6:	88 e0       	ldi	r24, 0x08	; 8
    18d8:	90 e0       	ldi	r25, 0x00	; 0
    18da:	a0 e0       	ldi	r26, 0x00	; 0
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	89 83       	std	Y+1, r24	; 0x01
    18e0:	9a 83       	std	Y+2, r25	; 0x02
    18e2:	ab 83       	std	Y+3, r26	; 0x03
    18e4:	bc 83       	std	Y+4, r27	; 0x04
    18e6:	23 c0       	rjmp	.+70     	; 0x192e <TIMER1_voidSetPWM_16bit+0xf0>
		case 0x03: Local_u32PrescalerValue = 64; break;
    18e8:	80 e4       	ldi	r24, 0x40	; 64
    18ea:	90 e0       	ldi	r25, 0x00	; 0
    18ec:	a0 e0       	ldi	r26, 0x00	; 0
    18ee:	b0 e0       	ldi	r27, 0x00	; 0
    18f0:	89 83       	std	Y+1, r24	; 0x01
    18f2:	9a 83       	std	Y+2, r25	; 0x02
    18f4:	ab 83       	std	Y+3, r26	; 0x03
    18f6:	bc 83       	std	Y+4, r27	; 0x04
    18f8:	1a c0       	rjmp	.+52     	; 0x192e <TIMER1_voidSetPWM_16bit+0xf0>
		case 0x04: Local_u32PrescalerValue = 256; break;
    18fa:	80 e0       	ldi	r24, 0x00	; 0
    18fc:	91 e0       	ldi	r25, 0x01	; 1
    18fe:	a0 e0       	ldi	r26, 0x00	; 0
    1900:	b0 e0       	ldi	r27, 0x00	; 0
    1902:	89 83       	std	Y+1, r24	; 0x01
    1904:	9a 83       	std	Y+2, r25	; 0x02
    1906:	ab 83       	std	Y+3, r26	; 0x03
    1908:	bc 83       	std	Y+4, r27	; 0x04
    190a:	11 c0       	rjmp	.+34     	; 0x192e <TIMER1_voidSetPWM_16bit+0xf0>
		case 0x05: Local_u32PrescalerValue = 1024; break;
    190c:	80 e0       	ldi	r24, 0x00	; 0
    190e:	94 e0       	ldi	r25, 0x04	; 4
    1910:	a0 e0       	ldi	r26, 0x00	; 0
    1912:	b0 e0       	ldi	r27, 0x00	; 0
    1914:	89 83       	std	Y+1, r24	; 0x01
    1916:	9a 83       	std	Y+2, r25	; 0x02
    1918:	ab 83       	std	Y+3, r26	; 0x03
    191a:	bc 83       	std	Y+4, r27	; 0x04
    191c:	08 c0       	rjmp	.+16     	; 0x192e <TIMER1_voidSetPWM_16bit+0xf0>
		default: Local_u32PrescalerValue = 8; // Default to prescaler 8
    191e:	88 e0       	ldi	r24, 0x08	; 8
    1920:	90 e0       	ldi	r25, 0x00	; 0
    1922:	a0 e0       	ldi	r26, 0x00	; 0
    1924:	b0 e0       	ldi	r27, 0x00	; 0
    1926:	89 83       	std	Y+1, r24	; 0x01
    1928:	9a 83       	std	Y+2, r25	; 0x02
    192a:	ab 83       	std	Y+3, r26	; 0x03
    192c:	bc 83       	std	Y+4, r27	; 0x04
	}

	// Calculate TOP value based on desired frequency for Fast PWM or Phase and Frequency Correct PWM
	ICR1 = (F_CPU / (Local_u32PrescalerValue * copy_u8Frequency)) - 1;
    192e:	06 e4       	ldi	r16, 0x46	; 70
    1930:	10 e0       	ldi	r17, 0x00	; 0
    1932:	89 81       	ldd	r24, Y+1	; 0x01
    1934:	9a 81       	ldd	r25, Y+2	; 0x02
    1936:	ab 81       	ldd	r26, Y+3	; 0x03
    1938:	bc 81       	ldd	r27, Y+4	; 0x04
    193a:	2e 81       	ldd	r18, Y+6	; 0x06
    193c:	3f 81       	ldd	r19, Y+7	; 0x07
    193e:	48 85       	ldd	r20, Y+8	; 0x08
    1940:	59 85       	ldd	r21, Y+9	; 0x09
    1942:	bc 01       	movw	r22, r24
    1944:	cd 01       	movw	r24, r26
    1946:	0e 94 ec 21 	call	0x43d8	; 0x43d8 <__mulsi3>
    194a:	9b 01       	movw	r18, r22
    194c:	ac 01       	movw	r20, r24
    194e:	80 e4       	ldi	r24, 0x40	; 64
    1950:	92 e4       	ldi	r25, 0x42	; 66
    1952:	af e0       	ldi	r26, 0x0F	; 15
    1954:	b0 e0       	ldi	r27, 0x00	; 0
    1956:	bc 01       	movw	r22, r24
    1958:	cd 01       	movw	r24, r26
    195a:	0e 94 1f 22 	call	0x443e	; 0x443e <__udivmodsi4>
    195e:	da 01       	movw	r26, r20
    1960:	c9 01       	movw	r24, r18
    1962:	01 97       	sbiw	r24, 0x01	; 1
    1964:	f8 01       	movw	r30, r16
    1966:	91 83       	std	Z+1, r25	; 0x01
    1968:	80 83       	st	Z, r24

	// Calculate OCR1A value based on desired duty cycle percentage
	OCR1A_REG = (uint16_t) (((uint32_t)copy_u8DutyCycle * ICR1) / 100);
    196a:	0f 2e       	mov	r0, r31
    196c:	fa e4       	ldi	r31, 0x4A	; 74
    196e:	cf 2e       	mov	r12, r31
    1970:	dd 24       	eor	r13, r13
    1972:	f0 2d       	mov	r31, r0
    1974:	8d 81       	ldd	r24, Y+5	; 0x05
    1976:	e8 2e       	mov	r14, r24
    1978:	ff 24       	eor	r15, r15
    197a:	00 e0       	ldi	r16, 0x00	; 0
    197c:	10 e0       	ldi	r17, 0x00	; 0
    197e:	e6 e4       	ldi	r30, 0x46	; 70
    1980:	f0 e0       	ldi	r31, 0x00	; 0
    1982:	80 81       	ld	r24, Z
    1984:	91 81       	ldd	r25, Z+1	; 0x01
    1986:	9c 01       	movw	r18, r24
    1988:	40 e0       	ldi	r20, 0x00	; 0
    198a:	50 e0       	ldi	r21, 0x00	; 0
    198c:	c8 01       	movw	r24, r16
    198e:	b7 01       	movw	r22, r14
    1990:	0e 94 ec 21 	call	0x43d8	; 0x43d8 <__mulsi3>
    1994:	dc 01       	movw	r26, r24
    1996:	cb 01       	movw	r24, r22
    1998:	24 e6       	ldi	r18, 0x64	; 100
    199a:	30 e0       	ldi	r19, 0x00	; 0
    199c:	40 e0       	ldi	r20, 0x00	; 0
    199e:	50 e0       	ldi	r21, 0x00	; 0
    19a0:	bc 01       	movw	r22, r24
    19a2:	cd 01       	movw	r24, r26
    19a4:	0e 94 1f 22 	call	0x443e	; 0x443e <__udivmodsi4>
    19a8:	da 01       	movw	r26, r20
    19aa:	c9 01       	movw	r24, r18
    19ac:	f6 01       	movw	r30, r12
    19ae:	91 83       	std	Z+1, r25	; 0x01
    19b0:	80 83       	st	Z, r24

}
    19b2:	2b 96       	adiw	r28, 0x0b	; 11
    19b4:	0f b6       	in	r0, 0x3f	; 63
    19b6:	f8 94       	cli
    19b8:	de bf       	out	0x3e, r29	; 62
    19ba:	0f be       	out	0x3f, r0	; 63
    19bc:	cd bf       	out	0x3d, r28	; 61
    19be:	cf 91       	pop	r28
    19c0:	df 91       	pop	r29
    19c2:	1f 91       	pop	r17
    19c4:	0f 91       	pop	r16
    19c6:	ff 90       	pop	r15
    19c8:	ef 90       	pop	r14
    19ca:	df 90       	pop	r13
    19cc:	cf 90       	pop	r12
    19ce:	08 95       	ret

000019d0 <TIMER2_voidInit>:

/******************************************************************************************************/


/****************************************** TIMER2 FUNCTIONS ******************************************/
void TIMER2_voidInit(void){
    19d0:	df 93       	push	r29
    19d2:	cf 93       	push	r28
    19d4:	cd b7       	in	r28, 0x3d	; 61
    19d6:	de b7       	in	r29, 0x3e	; 62
			SET_BIT(TCCR2_REG, TCCR2_COM21);
		#endif
		DIO_enuSetPinDirection(TIMER_OC2_PORT, TIMER_OC2_PIN, DIO_u8OUTPUT);

	#elif(TIMER2_MODE_SELECT == TIMER_MODE_PWMphasecorrect)
		SET_BIT(TCCR2_REG, TCCR2_WGM20);
    19d8:	a5 e4       	ldi	r26, 0x45	; 69
    19da:	b0 e0       	ldi	r27, 0x00	; 0
    19dc:	e5 e4       	ldi	r30, 0x45	; 69
    19de:	f0 e0       	ldi	r31, 0x00	; 0
    19e0:	80 81       	ld	r24, Z
    19e2:	80 64       	ori	r24, 0x40	; 64
    19e4:	8c 93       	st	X, r24
		CLR_BIT(TCCR2_REG, TCCR2_WGM21);
    19e6:	a5 e4       	ldi	r26, 0x45	; 69
    19e8:	b0 e0       	ldi	r27, 0x00	; 0
    19ea:	e5 e4       	ldi	r30, 0x45	; 69
    19ec:	f0 e0       	ldi	r31, 0x00	; 0
    19ee:	80 81       	ld	r24, Z
    19f0:	87 7f       	andi	r24, 0xF7	; 247
    19f2:	8c 93       	st	X, r24
		#if(TIMER2_PhaseCorrect_Type == TIMER_PhaseCorrect_NonInverted)
			SET_BIT(TCCR2_REG, TCCR2_COM20);
			SET_BIT(TCCR2_REG, TCCR2_COM21);

		#elif(TIMER2_PhaseCorrect_Type == TIMER_PhaseCorrect_Inverted)
			CLR_BIT(TCCR2_REG, TCCR2_COM20);
    19f4:	a5 e4       	ldi	r26, 0x45	; 69
    19f6:	b0 e0       	ldi	r27, 0x00	; 0
    19f8:	e5 e4       	ldi	r30, 0x45	; 69
    19fa:	f0 e0       	ldi	r31, 0x00	; 0
    19fc:	80 81       	ld	r24, Z
    19fe:	8f 7e       	andi	r24, 0xEF	; 239
    1a00:	8c 93       	st	X, r24
			SET_BIT(TCCR2_REG, TCCR2_COM21);
    1a02:	a5 e4       	ldi	r26, 0x45	; 69
    1a04:	b0 e0       	ldi	r27, 0x00	; 0
    1a06:	e5 e4       	ldi	r30, 0x45	; 69
    1a08:	f0 e0       	ldi	r31, 0x00	; 0
    1a0a:	80 81       	ld	r24, Z
    1a0c:	80 62       	ori	r24, 0x20	; 32
    1a0e:	8c 93       	st	X, r24
	#endif
	/******************************************************************************/

	/***************************** TIMER2  PRE SELECT *****************************/
	#if(TIMER2_CLK_PRE_SELECT == TIMER_PRES_01)
		SET_BIT(TCCR2_REG, TCCR2_CS20);
    1a10:	a5 e4       	ldi	r26, 0x45	; 69
    1a12:	b0 e0       	ldi	r27, 0x00	; 0
    1a14:	e5 e4       	ldi	r30, 0x45	; 69
    1a16:	f0 e0       	ldi	r31, 0x00	; 0
    1a18:	80 81       	ld	r24, Z
    1a1a:	81 60       	ori	r24, 0x01	; 1
    1a1c:	8c 93       	st	X, r24
		CLR_BIT(TCCR2_REG, TCCR2_CS21);
    1a1e:	a5 e4       	ldi	r26, 0x45	; 69
    1a20:	b0 e0       	ldi	r27, 0x00	; 0
    1a22:	e5 e4       	ldi	r30, 0x45	; 69
    1a24:	f0 e0       	ldi	r31, 0x00	; 0
    1a26:	80 81       	ld	r24, Z
    1a28:	8d 7f       	andi	r24, 0xFD	; 253
    1a2a:	8c 93       	st	X, r24
		CLR_BIT(TCCR2_REG, TCCR2_CS22);
    1a2c:	a5 e4       	ldi	r26, 0x45	; 69
    1a2e:	b0 e0       	ldi	r27, 0x00	; 0
    1a30:	e5 e4       	ldi	r30, 0x45	; 69
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	80 81       	ld	r24, Z
    1a36:	8b 7f       	andi	r24, 0xFB	; 251
    1a38:	8c 93       	st	X, r24
	#endif
	/******************************************************************************/


	// Turn Global Interrupt ON
	GIE_enuEnable();
    1a3a:	0e 94 59 10 	call	0x20b2	; 0x20b2 <GIE_enuEnable>


}
    1a3e:	cf 91       	pop	r28
    1a40:	df 91       	pop	r29
    1a42:	08 95       	ret

00001a44 <TIMER2_voidStart>:

void TIMER2_voidStart(void){
    1a44:	df 93       	push	r29
    1a46:	cf 93       	push	r28
    1a48:	cd b7       	in	r28, 0x3d	; 61
    1a4a:	de b7       	in	r29, 0x3e	; 62

	#elif(TIMER2_MODE_SELECT == TIMER_MODE_CTC)
		SET_BIT(TIMSK_REG, TIMSK_OCIE2);

	#endif
}
    1a4c:	cf 91       	pop	r28
    1a4e:	df 91       	pop	r29
    1a50:	08 95       	ret

00001a52 <TIMER2_voidStop>:

void TIMER2_voidStop(void){
    1a52:	df 93       	push	r29
    1a54:	cf 93       	push	r28
    1a56:	cd b7       	in	r28, 0x3d	; 61
    1a58:	de b7       	in	r29, 0x3e	; 62

	#elif(TIMER2_MODE_SELECT == TIMER_MODE_CTC)
		CLR_BIT(TIMSK_REG, TIMSK_OCIE2);

	#endif
}
    1a5a:	cf 91       	pop	r28
    1a5c:	df 91       	pop	r29
    1a5e:	08 95       	ret

00001a60 <TIMER2_voidScheduleTask>:

uint8_t TIMER2_voidScheduleTask( void (*TaskCallback)(void), float64 copy_f64RequiredTime_inSeconds){
    1a60:	ef 92       	push	r14
    1a62:	ff 92       	push	r15
    1a64:	0f 93       	push	r16
    1a66:	1f 93       	push	r17
    1a68:	df 93       	push	r29
    1a6a:	cf 93       	push	r28
    1a6c:	cd b7       	in	r28, 0x3d	; 61
    1a6e:	de b7       	in	r29, 0x3e	; 62
    1a70:	60 97       	sbiw	r28, 0x10	; 16
    1a72:	0f b6       	in	r0, 0x3f	; 63
    1a74:	f8 94       	cli
    1a76:	de bf       	out	0x3e, r29	; 62
    1a78:	0f be       	out	0x3f, r0	; 63
    1a7a:	cd bf       	out	0x3d, r28	; 61
    1a7c:	9a 87       	std	Y+10, r25	; 0x0a
    1a7e:	89 87       	std	Y+9, r24	; 0x09
    1a80:	4b 87       	std	Y+11, r20	; 0x0b
    1a82:	5c 87       	std	Y+12, r21	; 0x0c
    1a84:	6d 87       	std	Y+13, r22	; 0x0d
    1a86:	7e 87       	std	Y+14, r23	; 0x0e

	uint32_t Local_u32PrescalerValue = 0;
    1a88:	1d 82       	std	Y+5, r1	; 0x05
    1a8a:	1e 82       	std	Y+6, r1	; 0x06
    1a8c:	1f 82       	std	Y+7, r1	; 0x07
    1a8e:	18 86       	std	Y+8, r1	; 0x08

	switch(TCCR2 & 0x07){
    1a90:	e5 e4       	ldi	r30, 0x45	; 69
    1a92:	f0 e0       	ldi	r31, 0x00	; 0
    1a94:	80 81       	ld	r24, Z
    1a96:	88 2f       	mov	r24, r24
    1a98:	90 e0       	ldi	r25, 0x00	; 0
    1a9a:	9c 01       	movw	r18, r24
    1a9c:	27 70       	andi	r18, 0x07	; 7
    1a9e:	30 70       	andi	r19, 0x00	; 0
    1aa0:	38 8b       	std	Y+16, r19	; 0x10
    1aa2:	2f 87       	std	Y+15, r18	; 0x0f
    1aa4:	8f 85       	ldd	r24, Y+15	; 0x0f
    1aa6:	98 89       	ldd	r25, Y+16	; 0x10
    1aa8:	83 30       	cpi	r24, 0x03	; 3
    1aaa:	91 05       	cpc	r25, r1
    1aac:	69 f1       	breq	.+90     	; 0x1b08 <TIMER2_voidScheduleTask+0xa8>
    1aae:	2f 85       	ldd	r18, Y+15	; 0x0f
    1ab0:	38 89       	ldd	r19, Y+16	; 0x10
    1ab2:	24 30       	cpi	r18, 0x04	; 4
    1ab4:	31 05       	cpc	r19, r1
    1ab6:	5c f4       	brge	.+22     	; 0x1ace <TIMER2_voidScheduleTask+0x6e>
    1ab8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1aba:	98 89       	ldd	r25, Y+16	; 0x10
    1abc:	81 30       	cpi	r24, 0x01	; 1
    1abe:	91 05       	cpc	r25, r1
    1ac0:	89 f0       	breq	.+34     	; 0x1ae4 <TIMER2_voidScheduleTask+0x84>
    1ac2:	2f 85       	ldd	r18, Y+15	; 0x0f
    1ac4:	38 89       	ldd	r19, Y+16	; 0x10
    1ac6:	22 30       	cpi	r18, 0x02	; 2
    1ac8:	31 05       	cpc	r19, r1
    1aca:	a9 f0       	breq	.+42     	; 0x1af6 <TIMER2_voidScheduleTask+0x96>
    1acc:	37 c0       	rjmp	.+110    	; 0x1b3c <TIMER2_voidScheduleTask+0xdc>
    1ace:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ad0:	98 89       	ldd	r25, Y+16	; 0x10
    1ad2:	84 30       	cpi	r24, 0x04	; 4
    1ad4:	91 05       	cpc	r25, r1
    1ad6:	09 f1       	breq	.+66     	; 0x1b1a <TIMER2_voidScheduleTask+0xba>
    1ad8:	2f 85       	ldd	r18, Y+15	; 0x0f
    1ada:	38 89       	ldd	r19, Y+16	; 0x10
    1adc:	25 30       	cpi	r18, 0x05	; 5
    1ade:	31 05       	cpc	r19, r1
    1ae0:	29 f1       	breq	.+74     	; 0x1b2c <TIMER2_voidScheduleTask+0xcc>
    1ae2:	2c c0       	rjmp	.+88     	; 0x1b3c <TIMER2_voidScheduleTask+0xdc>
		case 0x01: Local_u32PrescalerValue = 1; break;
    1ae4:	81 e0       	ldi	r24, 0x01	; 1
    1ae6:	90 e0       	ldi	r25, 0x00	; 0
    1ae8:	a0 e0       	ldi	r26, 0x00	; 0
    1aea:	b0 e0       	ldi	r27, 0x00	; 0
    1aec:	8d 83       	std	Y+5, r24	; 0x05
    1aee:	9e 83       	std	Y+6, r25	; 0x06
    1af0:	af 83       	std	Y+7, r26	; 0x07
    1af2:	b8 87       	std	Y+8, r27	; 0x08
    1af4:	23 c0       	rjmp	.+70     	; 0x1b3c <TIMER2_voidScheduleTask+0xdc>
		case 0x02: Local_u32PrescalerValue = 8; break;
    1af6:	88 e0       	ldi	r24, 0x08	; 8
    1af8:	90 e0       	ldi	r25, 0x00	; 0
    1afa:	a0 e0       	ldi	r26, 0x00	; 0
    1afc:	b0 e0       	ldi	r27, 0x00	; 0
    1afe:	8d 83       	std	Y+5, r24	; 0x05
    1b00:	9e 83       	std	Y+6, r25	; 0x06
    1b02:	af 83       	std	Y+7, r26	; 0x07
    1b04:	b8 87       	std	Y+8, r27	; 0x08
    1b06:	1a c0       	rjmp	.+52     	; 0x1b3c <TIMER2_voidScheduleTask+0xdc>
		case 0x03: Local_u32PrescalerValue = 64; break;
    1b08:	80 e4       	ldi	r24, 0x40	; 64
    1b0a:	90 e0       	ldi	r25, 0x00	; 0
    1b0c:	a0 e0       	ldi	r26, 0x00	; 0
    1b0e:	b0 e0       	ldi	r27, 0x00	; 0
    1b10:	8d 83       	std	Y+5, r24	; 0x05
    1b12:	9e 83       	std	Y+6, r25	; 0x06
    1b14:	af 83       	std	Y+7, r26	; 0x07
    1b16:	b8 87       	std	Y+8, r27	; 0x08
    1b18:	11 c0       	rjmp	.+34     	; 0x1b3c <TIMER2_voidScheduleTask+0xdc>
		case 0x04: Local_u32PrescalerValue = 256; break;
    1b1a:	80 e0       	ldi	r24, 0x00	; 0
    1b1c:	91 e0       	ldi	r25, 0x01	; 1
    1b1e:	a0 e0       	ldi	r26, 0x00	; 0
    1b20:	b0 e0       	ldi	r27, 0x00	; 0
    1b22:	8d 83       	std	Y+5, r24	; 0x05
    1b24:	9e 83       	std	Y+6, r25	; 0x06
    1b26:	af 83       	std	Y+7, r26	; 0x07
    1b28:	b8 87       	std	Y+8, r27	; 0x08
    1b2a:	08 c0       	rjmp	.+16     	; 0x1b3c <TIMER2_voidScheduleTask+0xdc>
		case 0x05: Local_u32PrescalerValue = 1024; break;
    1b2c:	80 e0       	ldi	r24, 0x00	; 0
    1b2e:	94 e0       	ldi	r25, 0x04	; 4
    1b30:	a0 e0       	ldi	r26, 0x00	; 0
    1b32:	b0 e0       	ldi	r27, 0x00	; 0
    1b34:	8d 83       	std	Y+5, r24	; 0x05
    1b36:	9e 83       	std	Y+6, r25	; 0x06
    1b38:	af 83       	std	Y+7, r26	; 0x07
    1b3a:	b8 87       	std	Y+8, r27	; 0x08
	}

	float64 Local_f64Totalticks = (copy_f64RequiredTime_inSeconds * F_CPU)/Local_u32PrescalerValue;
    1b3c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b3e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b40:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b42:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b44:	20 e0       	ldi	r18, 0x00	; 0
    1b46:	34 e2       	ldi	r19, 0x24	; 36
    1b48:	44 e7       	ldi	r20, 0x74	; 116
    1b4a:	59 e4       	ldi	r21, 0x49	; 73
    1b4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b50:	dc 01       	movw	r26, r24
    1b52:	cb 01       	movw	r24, r22
    1b54:	7c 01       	movw	r14, r24
    1b56:	8d 01       	movw	r16, r26
    1b58:	6d 81       	ldd	r22, Y+5	; 0x05
    1b5a:	7e 81       	ldd	r23, Y+6	; 0x06
    1b5c:	8f 81       	ldd	r24, Y+7	; 0x07
    1b5e:	98 85       	ldd	r25, Y+8	; 0x08
    1b60:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1b64:	9b 01       	movw	r18, r22
    1b66:	ac 01       	movw	r20, r24
    1b68:	c8 01       	movw	r24, r16
    1b6a:	b7 01       	movw	r22, r14
    1b6c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1b70:	dc 01       	movw	r26, r24
    1b72:	cb 01       	movw	r24, r22
    1b74:	89 83       	std	Y+1, r24	; 0x01
    1b76:	9a 83       	std	Y+2, r25	; 0x02
    1b78:	ab 83       	std	Y+3, r26	; 0x03
    1b7a:	bc 83       	std	Y+4, r27	; 0x04
		}

	#endif


		TIMERS_ISR_Functions[2] = TaskCallback;
    1b7c:	89 85       	ldd	r24, Y+9	; 0x09
    1b7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b80:	90 93 8f 01 	sts	0x018F, r25
    1b84:	80 93 8e 01 	sts	0x018E, r24
		TIMER2_voidStart();
    1b88:	0e 94 22 0d 	call	0x1a44	; 0x1a44 <TIMER2_voidStart>
	return 0;
    1b8c:	80 e0       	ldi	r24, 0x00	; 0

}
    1b8e:	60 96       	adiw	r28, 0x10	; 16
    1b90:	0f b6       	in	r0, 0x3f	; 63
    1b92:	f8 94       	cli
    1b94:	de bf       	out	0x3e, r29	; 62
    1b96:	0f be       	out	0x3f, r0	; 63
    1b98:	cd bf       	out	0x3d, r28	; 61
    1b9a:	cf 91       	pop	r28
    1b9c:	df 91       	pop	r29
    1b9e:	1f 91       	pop	r17
    1ba0:	0f 91       	pop	r16
    1ba2:	ff 90       	pop	r15
    1ba4:	ef 90       	pop	r14
    1ba6:	08 95       	ret

00001ba8 <TIMER2_voidSetPWM>:


void  TIMER2_voidSetPWM(uint8_t copy_u8DutyCycle){
    1ba8:	df 93       	push	r29
    1baa:	cf 93       	push	r28
    1bac:	0f 92       	push	r0
    1bae:	cd b7       	in	r28, 0x3d	; 61
    1bb0:	de b7       	in	r29, 0x3e	; 62
    1bb2:	89 83       	std	Y+1, r24	; 0x01
	 *
	 * Avr32 does has floating point operation
	 * **/


	OCR2_REG = (uint8_t)(((uint16_t)copy_u8DutyCycle * 256) / 100);
    1bb4:	e3 e4       	ldi	r30, 0x43	; 67
    1bb6:	f0 e0       	ldi	r31, 0x00	; 0
    1bb8:	89 81       	ldd	r24, Y+1	; 0x01
    1bba:	88 2f       	mov	r24, r24
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	98 2f       	mov	r25, r24
    1bc0:	88 27       	eor	r24, r24
    1bc2:	24 e6       	ldi	r18, 0x64	; 100
    1bc4:	30 e0       	ldi	r19, 0x00	; 0
    1bc6:	b9 01       	movw	r22, r18
    1bc8:	0e 94 0b 22 	call	0x4416	; 0x4416 <__udivmodhi4>
    1bcc:	cb 01       	movw	r24, r22
    1bce:	80 83       	st	Z, r24
}
    1bd0:	0f 90       	pop	r0
    1bd2:	cf 91       	pop	r28
    1bd4:	df 91       	pop	r29
    1bd6:	08 95       	ret

00001bd8 <TIMER_voidWDTSleep>:
/*******************************************************************************************************/



/****************************************** WATCH DOG TIMER INTERFACE ******************************************/
void TIMER_voidWDTSleep(uint8_t copy_u8WdtPeriod){
    1bd8:	df 93       	push	r29
    1bda:	cf 93       	push	r28
    1bdc:	0f 92       	push	r0
    1bde:	cd b7       	in	r28, 0x3d	; 61
    1be0:	de b7       	in	r29, 0x3e	; 62
    1be2:	89 83       	std	Y+1, r24	; 0x01
    // Reset watchdog timer using macro
    WDT_voidRestart();
    1be4:	a8 95       	wdr

    // Start timed sequence
    WDTCSR_REG |= (1 << WDTCSR_WDCE) | (1 << WDTCSR_WDE);
    1be6:	a1 e4       	ldi	r26, 0x41	; 65
    1be8:	b0 e0       	ldi	r27, 0x00	; 0
    1bea:	e1 e4       	ldi	r30, 0x41	; 65
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	80 81       	ld	r24, Z
    1bf0:	88 61       	ori	r24, 0x18	; 24
    1bf2:	8c 93       	st	X, r24

    // Set watchdog timer prescaler and enable watchdog timer
    WDTCSR_REG = (1 << WDTCSR_WDE) | copy_u8WdtPeriod;
    1bf4:	e1 e4       	ldi	r30, 0x41	; 65
    1bf6:	f0 e0       	ldi	r31, 0x00	; 0
    1bf8:	89 81       	ldd	r24, Y+1	; 0x01
    1bfa:	88 60       	ori	r24, 0x08	; 8
    1bfc:	80 83       	st	Z, r24

}
    1bfe:	0f 90       	pop	r0
    1c00:	cf 91       	pop	r28
    1c02:	df 91       	pop	r29
    1c04:	08 95       	ret

00001c06 <TIMER_voidWDTEnable>:

void TIMER_voidWDTEnable (void){
    1c06:	df 93       	push	r29
    1c08:	cf 93       	push	r28
    1c0a:	cd b7       	in	r28, 0x3d	; 61
    1c0c:	de b7       	in	r29, 0x3e	; 62
    // Reset watchdog timer using macro
    WDT_voidRestart();
    1c0e:	a8 95       	wdr

    // Start timed sequence
    WDTCSR_REG |= (1 << WDTCSR_WDCE) | (1 << WDTCSR_WDE);
    1c10:	a1 e4       	ldi	r26, 0x41	; 65
    1c12:	b0 e0       	ldi	r27, 0x00	; 0
    1c14:	e1 e4       	ldi	r30, 0x41	; 65
    1c16:	f0 e0       	ldi	r31, 0x00	; 0
    1c18:	80 81       	ld	r24, Z
    1c1a:	88 61       	ori	r24, 0x18	; 24
    1c1c:	8c 93       	st	X, r24

    // Enable watchdog timer with the previously set period
    SET_BIT(WDTCSR_REG, WDTCSR_WDE);
    1c1e:	a1 e4       	ldi	r26, 0x41	; 65
    1c20:	b0 e0       	ldi	r27, 0x00	; 0
    1c22:	e1 e4       	ldi	r30, 0x41	; 65
    1c24:	f0 e0       	ldi	r31, 0x00	; 0
    1c26:	80 81       	ld	r24, Z
    1c28:	88 60       	ori	r24, 0x08	; 8
    1c2a:	8c 93       	st	X, r24

}
    1c2c:	cf 91       	pop	r28
    1c2e:	df 91       	pop	r29
    1c30:	08 95       	ret

00001c32 <TIMER_voidWDTDisable>:


void TIMER_voidWDTDisable(void) {
    1c32:	df 93       	push	r29
    1c34:	cf 93       	push	r28
    1c36:	cd b7       	in	r28, 0x3d	; 61
    1c38:	de b7       	in	r29, 0x3e	; 62
    // Reset watchdog timer using macro
    WDT_voidRestart();
    1c3a:	a8 95       	wdr

    // Start timed sequence
    WDTCSR_REG |= (1 << WDTCSR_WDCE) | (1 << WDTCSR_WDE);
    1c3c:	a1 e4       	ldi	r26, 0x41	; 65
    1c3e:	b0 e0       	ldi	r27, 0x00	; 0
    1c40:	e1 e4       	ldi	r30, 0x41	; 65
    1c42:	f0 e0       	ldi	r31, 0x00	; 0
    1c44:	80 81       	ld	r24, Z
    1c46:	88 61       	ori	r24, 0x18	; 24
    1c48:	8c 93       	st	X, r24

    // Disable watchdog timer
    WDTCSR_REG = 0x00;
    1c4a:	e1 e4       	ldi	r30, 0x41	; 65
    1c4c:	f0 e0       	ldi	r31, 0x00	; 0
    1c4e:	10 82       	st	Z, r1
}
    1c50:	cf 91       	pop	r28
    1c52:	df 91       	pop	r29
    1c54:	08 95       	ret

00001c56 <__vector_11>:





ISR(TIMER0_OVF_vect){
    1c56:	1f 92       	push	r1
    1c58:	0f 92       	push	r0
    1c5a:	0f b6       	in	r0, 0x3f	; 63
    1c5c:	0f 92       	push	r0
    1c5e:	11 24       	eor	r1, r1
    1c60:	2f 93       	push	r18
    1c62:	3f 93       	push	r19
    1c64:	4f 93       	push	r20
    1c66:	5f 93       	push	r21
    1c68:	6f 93       	push	r22
    1c6a:	7f 93       	push	r23
    1c6c:	8f 93       	push	r24
    1c6e:	9f 93       	push	r25
    1c70:	af 93       	push	r26
    1c72:	bf 93       	push	r27
    1c74:	ef 93       	push	r30
    1c76:	ff 93       	push	r31
    1c78:	df 93       	push	r29
    1c7a:	cf 93       	push	r28
    1c7c:	cd b7       	in	r28, 0x3d	; 61
    1c7e:	de b7       	in	r29, 0x3e	; 62

	TIMER0_CURRENT_NTICKS++;
    1c80:	80 91 7e 01 	lds	r24, 0x017E
    1c84:	90 91 7f 01 	lds	r25, 0x017F
    1c88:	a0 91 80 01 	lds	r26, 0x0180
    1c8c:	b0 91 81 01 	lds	r27, 0x0181
    1c90:	01 96       	adiw	r24, 0x01	; 1
    1c92:	a1 1d       	adc	r26, r1
    1c94:	b1 1d       	adc	r27, r1
    1c96:	80 93 7e 01 	sts	0x017E, r24
    1c9a:	90 93 7f 01 	sts	0x017F, r25
    1c9e:	a0 93 80 01 	sts	0x0180, r26
    1ca2:	b0 93 81 01 	sts	0x0181, r27

	if(TIMER0_CURRENT_NTICKS >= TIMER0_TARGET_NTICKS){
    1ca6:	20 91 7e 01 	lds	r18, 0x017E
    1caa:	30 91 7f 01 	lds	r19, 0x017F
    1cae:	40 91 80 01 	lds	r20, 0x0180
    1cb2:	50 91 81 01 	lds	r21, 0x0181
    1cb6:	80 91 90 01 	lds	r24, 0x0190
    1cba:	90 91 91 01 	lds	r25, 0x0191
    1cbe:	a0 91 92 01 	lds	r26, 0x0192
    1cc2:	b0 91 93 01 	lds	r27, 0x0193
    1cc6:	28 17       	cp	r18, r24
    1cc8:	39 07       	cpc	r19, r25
    1cca:	4a 07       	cpc	r20, r26
    1ccc:	5b 07       	cpc	r21, r27
    1cce:	68 f0       	brcs	.+26     	; 0x1cea <__vector_11+0x94>
		TIMER0_CURRENT_NTICKS = 0;
    1cd0:	10 92 7e 01 	sts	0x017E, r1
    1cd4:	10 92 7f 01 	sts	0x017F, r1
    1cd8:	10 92 80 01 	sts	0x0180, r1
    1cdc:	10 92 81 01 	sts	0x0181, r1
		TIMERS_ISR_Functions[0]();
    1ce0:	e0 91 8a 01 	lds	r30, 0x018A
    1ce4:	f0 91 8b 01 	lds	r31, 0x018B
    1ce8:	09 95       	icall
	}


	//here we can specify whether we want to stop timer0 or keep repeat or anything
}
    1cea:	cf 91       	pop	r28
    1cec:	df 91       	pop	r29
    1cee:	ff 91       	pop	r31
    1cf0:	ef 91       	pop	r30
    1cf2:	bf 91       	pop	r27
    1cf4:	af 91       	pop	r26
    1cf6:	9f 91       	pop	r25
    1cf8:	8f 91       	pop	r24
    1cfa:	7f 91       	pop	r23
    1cfc:	6f 91       	pop	r22
    1cfe:	5f 91       	pop	r21
    1d00:	4f 91       	pop	r20
    1d02:	3f 91       	pop	r19
    1d04:	2f 91       	pop	r18
    1d06:	0f 90       	pop	r0
    1d08:	0f be       	out	0x3f, r0	; 63
    1d0a:	0f 90       	pop	r0
    1d0c:	1f 90       	pop	r1
    1d0e:	18 95       	reti

00001d10 <__vector_10>:

ISR(TIMER0_COMP_vect){
    1d10:	1f 92       	push	r1
    1d12:	0f 92       	push	r0
    1d14:	0f b6       	in	r0, 0x3f	; 63
    1d16:	0f 92       	push	r0
    1d18:	11 24       	eor	r1, r1
    1d1a:	2f 93       	push	r18
    1d1c:	3f 93       	push	r19
    1d1e:	4f 93       	push	r20
    1d20:	5f 93       	push	r21
    1d22:	6f 93       	push	r22
    1d24:	7f 93       	push	r23
    1d26:	8f 93       	push	r24
    1d28:	9f 93       	push	r25
    1d2a:	af 93       	push	r26
    1d2c:	bf 93       	push	r27
    1d2e:	ef 93       	push	r30
    1d30:	ff 93       	push	r31
    1d32:	df 93       	push	r29
    1d34:	cf 93       	push	r28
    1d36:	cd b7       	in	r28, 0x3d	; 61
    1d38:	de b7       	in	r29, 0x3e	; 62

	TIMER0_CURRENT_NTICKS++;
    1d3a:	80 91 7e 01 	lds	r24, 0x017E
    1d3e:	90 91 7f 01 	lds	r25, 0x017F
    1d42:	a0 91 80 01 	lds	r26, 0x0180
    1d46:	b0 91 81 01 	lds	r27, 0x0181
    1d4a:	01 96       	adiw	r24, 0x01	; 1
    1d4c:	a1 1d       	adc	r26, r1
    1d4e:	b1 1d       	adc	r27, r1
    1d50:	80 93 7e 01 	sts	0x017E, r24
    1d54:	90 93 7f 01 	sts	0x017F, r25
    1d58:	a0 93 80 01 	sts	0x0180, r26
    1d5c:	b0 93 81 01 	sts	0x0181, r27

	if(TIMER0_CURRENT_NTICKS >= TIMER0_TARGET_NTICKS){
    1d60:	20 91 7e 01 	lds	r18, 0x017E
    1d64:	30 91 7f 01 	lds	r19, 0x017F
    1d68:	40 91 80 01 	lds	r20, 0x0180
    1d6c:	50 91 81 01 	lds	r21, 0x0181
    1d70:	80 91 90 01 	lds	r24, 0x0190
    1d74:	90 91 91 01 	lds	r25, 0x0191
    1d78:	a0 91 92 01 	lds	r26, 0x0192
    1d7c:	b0 91 93 01 	lds	r27, 0x0193
    1d80:	28 17       	cp	r18, r24
    1d82:	39 07       	cpc	r19, r25
    1d84:	4a 07       	cpc	r20, r26
    1d86:	5b 07       	cpc	r21, r27
    1d88:	68 f0       	brcs	.+26     	; 0x1da4 <__vector_10+0x94>
		TIMER0_CURRENT_NTICKS = 0;
    1d8a:	10 92 7e 01 	sts	0x017E, r1
    1d8e:	10 92 7f 01 	sts	0x017F, r1
    1d92:	10 92 80 01 	sts	0x0180, r1
    1d96:	10 92 81 01 	sts	0x0181, r1
		TIMERS_ISR_Functions[0]();
    1d9a:	e0 91 8a 01 	lds	r30, 0x018A
    1d9e:	f0 91 8b 01 	lds	r31, 0x018B
    1da2:	09 95       	icall
	}


	//here we can specify whether we want to stop timer0 or keep repeat or anything
}
    1da4:	cf 91       	pop	r28
    1da6:	df 91       	pop	r29
    1da8:	ff 91       	pop	r31
    1daa:	ef 91       	pop	r30
    1dac:	bf 91       	pop	r27
    1dae:	af 91       	pop	r26
    1db0:	9f 91       	pop	r25
    1db2:	8f 91       	pop	r24
    1db4:	7f 91       	pop	r23
    1db6:	6f 91       	pop	r22
    1db8:	5f 91       	pop	r21
    1dba:	4f 91       	pop	r20
    1dbc:	3f 91       	pop	r19
    1dbe:	2f 91       	pop	r18
    1dc0:	0f 90       	pop	r0
    1dc2:	0f be       	out	0x3f, r0	; 63
    1dc4:	0f 90       	pop	r0
    1dc6:	1f 90       	pop	r1
    1dc8:	18 95       	reti

00001dca <__vector_9>:

ISR(TIMER1_OVF_vect){
    1dca:	1f 92       	push	r1
    1dcc:	0f 92       	push	r0
    1dce:	0f b6       	in	r0, 0x3f	; 63
    1dd0:	0f 92       	push	r0
    1dd2:	11 24       	eor	r1, r1
    1dd4:	2f 93       	push	r18
    1dd6:	3f 93       	push	r19
    1dd8:	4f 93       	push	r20
    1dda:	5f 93       	push	r21
    1ddc:	6f 93       	push	r22
    1dde:	7f 93       	push	r23
    1de0:	8f 93       	push	r24
    1de2:	9f 93       	push	r25
    1de4:	af 93       	push	r26
    1de6:	bf 93       	push	r27
    1de8:	ef 93       	push	r30
    1dea:	ff 93       	push	r31
    1dec:	df 93       	push	r29
    1dee:	cf 93       	push	r28
    1df0:	cd b7       	in	r28, 0x3d	; 61
    1df2:	de b7       	in	r29, 0x3e	; 62

	TIMER1_CURRENT_NTICKS++;
    1df4:	80 91 82 01 	lds	r24, 0x0182
    1df8:	90 91 83 01 	lds	r25, 0x0183
    1dfc:	a0 91 84 01 	lds	r26, 0x0184
    1e00:	b0 91 85 01 	lds	r27, 0x0185
    1e04:	01 96       	adiw	r24, 0x01	; 1
    1e06:	a1 1d       	adc	r26, r1
    1e08:	b1 1d       	adc	r27, r1
    1e0a:	80 93 82 01 	sts	0x0182, r24
    1e0e:	90 93 83 01 	sts	0x0183, r25
    1e12:	a0 93 84 01 	sts	0x0184, r26
    1e16:	b0 93 85 01 	sts	0x0185, r27

	if(TIMER1_CURRENT_NTICKS >= TIMER1_TARGET_NTICKS){
    1e1a:	20 91 82 01 	lds	r18, 0x0182
    1e1e:	30 91 83 01 	lds	r19, 0x0183
    1e22:	40 91 84 01 	lds	r20, 0x0184
    1e26:	50 91 85 01 	lds	r21, 0x0185
    1e2a:	80 91 94 01 	lds	r24, 0x0194
    1e2e:	90 91 95 01 	lds	r25, 0x0195
    1e32:	a0 91 96 01 	lds	r26, 0x0196
    1e36:	b0 91 97 01 	lds	r27, 0x0197
    1e3a:	28 17       	cp	r18, r24
    1e3c:	39 07       	cpc	r19, r25
    1e3e:	4a 07       	cpc	r20, r26
    1e40:	5b 07       	cpc	r21, r27
    1e42:	68 f0       	brcs	.+26     	; 0x1e5e <__vector_9+0x94>
		TIMER1_CURRENT_NTICKS = 0;
    1e44:	10 92 82 01 	sts	0x0182, r1
    1e48:	10 92 83 01 	sts	0x0183, r1
    1e4c:	10 92 84 01 	sts	0x0184, r1
    1e50:	10 92 85 01 	sts	0x0185, r1
		TIMERS_ISR_Functions[1]();
    1e54:	e0 91 8c 01 	lds	r30, 0x018C
    1e58:	f0 91 8d 01 	lds	r31, 0x018D
    1e5c:	09 95       	icall
	}


	//here we can specify whether we want to stop timer0 or keep repeat or anything
}
    1e5e:	cf 91       	pop	r28
    1e60:	df 91       	pop	r29
    1e62:	ff 91       	pop	r31
    1e64:	ef 91       	pop	r30
    1e66:	bf 91       	pop	r27
    1e68:	af 91       	pop	r26
    1e6a:	9f 91       	pop	r25
    1e6c:	8f 91       	pop	r24
    1e6e:	7f 91       	pop	r23
    1e70:	6f 91       	pop	r22
    1e72:	5f 91       	pop	r21
    1e74:	4f 91       	pop	r20
    1e76:	3f 91       	pop	r19
    1e78:	2f 91       	pop	r18
    1e7a:	0f 90       	pop	r0
    1e7c:	0f be       	out	0x3f, r0	; 63
    1e7e:	0f 90       	pop	r0
    1e80:	1f 90       	pop	r1
    1e82:	18 95       	reti

00001e84 <__vector_7>:

ISR(TIMER1_COMPA_vect){
    1e84:	1f 92       	push	r1
    1e86:	0f 92       	push	r0
    1e88:	0f b6       	in	r0, 0x3f	; 63
    1e8a:	0f 92       	push	r0
    1e8c:	11 24       	eor	r1, r1
    1e8e:	2f 93       	push	r18
    1e90:	3f 93       	push	r19
    1e92:	4f 93       	push	r20
    1e94:	5f 93       	push	r21
    1e96:	6f 93       	push	r22
    1e98:	7f 93       	push	r23
    1e9a:	8f 93       	push	r24
    1e9c:	9f 93       	push	r25
    1e9e:	af 93       	push	r26
    1ea0:	bf 93       	push	r27
    1ea2:	ef 93       	push	r30
    1ea4:	ff 93       	push	r31
    1ea6:	df 93       	push	r29
    1ea8:	cf 93       	push	r28
    1eaa:	cd b7       	in	r28, 0x3d	; 61
    1eac:	de b7       	in	r29, 0x3e	; 62

	TIMER1_CURRENT_NTICKS++;
    1eae:	80 91 82 01 	lds	r24, 0x0182
    1eb2:	90 91 83 01 	lds	r25, 0x0183
    1eb6:	a0 91 84 01 	lds	r26, 0x0184
    1eba:	b0 91 85 01 	lds	r27, 0x0185
    1ebe:	01 96       	adiw	r24, 0x01	; 1
    1ec0:	a1 1d       	adc	r26, r1
    1ec2:	b1 1d       	adc	r27, r1
    1ec4:	80 93 82 01 	sts	0x0182, r24
    1ec8:	90 93 83 01 	sts	0x0183, r25
    1ecc:	a0 93 84 01 	sts	0x0184, r26
    1ed0:	b0 93 85 01 	sts	0x0185, r27

	if(TIMER1_CURRENT_NTICKS >= TIMER1_TARGET_NTICKS){
    1ed4:	20 91 82 01 	lds	r18, 0x0182
    1ed8:	30 91 83 01 	lds	r19, 0x0183
    1edc:	40 91 84 01 	lds	r20, 0x0184
    1ee0:	50 91 85 01 	lds	r21, 0x0185
    1ee4:	80 91 94 01 	lds	r24, 0x0194
    1ee8:	90 91 95 01 	lds	r25, 0x0195
    1eec:	a0 91 96 01 	lds	r26, 0x0196
    1ef0:	b0 91 97 01 	lds	r27, 0x0197
    1ef4:	28 17       	cp	r18, r24
    1ef6:	39 07       	cpc	r19, r25
    1ef8:	4a 07       	cpc	r20, r26
    1efa:	5b 07       	cpc	r21, r27
    1efc:	68 f0       	brcs	.+26     	; 0x1f18 <__vector_7+0x94>
		TIMER1_CURRENT_NTICKS = 0;
    1efe:	10 92 82 01 	sts	0x0182, r1
    1f02:	10 92 83 01 	sts	0x0183, r1
    1f06:	10 92 84 01 	sts	0x0184, r1
    1f0a:	10 92 85 01 	sts	0x0185, r1
		TIMERS_ISR_Functions[1]();
    1f0e:	e0 91 8c 01 	lds	r30, 0x018C
    1f12:	f0 91 8d 01 	lds	r31, 0x018D
    1f16:	09 95       	icall
	}


	//here we can specify whether we want to stop timer0 or keep repeat or anything
}
    1f18:	cf 91       	pop	r28
    1f1a:	df 91       	pop	r29
    1f1c:	ff 91       	pop	r31
    1f1e:	ef 91       	pop	r30
    1f20:	bf 91       	pop	r27
    1f22:	af 91       	pop	r26
    1f24:	9f 91       	pop	r25
    1f26:	8f 91       	pop	r24
    1f28:	7f 91       	pop	r23
    1f2a:	6f 91       	pop	r22
    1f2c:	5f 91       	pop	r21
    1f2e:	4f 91       	pop	r20
    1f30:	3f 91       	pop	r19
    1f32:	2f 91       	pop	r18
    1f34:	0f 90       	pop	r0
    1f36:	0f be       	out	0x3f, r0	; 63
    1f38:	0f 90       	pop	r0
    1f3a:	1f 90       	pop	r1
    1f3c:	18 95       	reti

00001f3e <__vector_5>:


ISR(TIMER2_OVF_vect){
    1f3e:	1f 92       	push	r1
    1f40:	0f 92       	push	r0
    1f42:	0f b6       	in	r0, 0x3f	; 63
    1f44:	0f 92       	push	r0
    1f46:	11 24       	eor	r1, r1
    1f48:	2f 93       	push	r18
    1f4a:	3f 93       	push	r19
    1f4c:	4f 93       	push	r20
    1f4e:	5f 93       	push	r21
    1f50:	6f 93       	push	r22
    1f52:	7f 93       	push	r23
    1f54:	8f 93       	push	r24
    1f56:	9f 93       	push	r25
    1f58:	af 93       	push	r26
    1f5a:	bf 93       	push	r27
    1f5c:	ef 93       	push	r30
    1f5e:	ff 93       	push	r31
    1f60:	df 93       	push	r29
    1f62:	cf 93       	push	r28
    1f64:	cd b7       	in	r28, 0x3d	; 61
    1f66:	de b7       	in	r29, 0x3e	; 62

	TIMER2_CURRENT_NTICKS++;
    1f68:	80 91 86 01 	lds	r24, 0x0186
    1f6c:	90 91 87 01 	lds	r25, 0x0187
    1f70:	a0 91 88 01 	lds	r26, 0x0188
    1f74:	b0 91 89 01 	lds	r27, 0x0189
    1f78:	01 96       	adiw	r24, 0x01	; 1
    1f7a:	a1 1d       	adc	r26, r1
    1f7c:	b1 1d       	adc	r27, r1
    1f7e:	80 93 86 01 	sts	0x0186, r24
    1f82:	90 93 87 01 	sts	0x0187, r25
    1f86:	a0 93 88 01 	sts	0x0188, r26
    1f8a:	b0 93 89 01 	sts	0x0189, r27

	if(TIMER2_CURRENT_NTICKS >= TIMER2_TARGET_NTICKS){
    1f8e:	20 91 86 01 	lds	r18, 0x0186
    1f92:	30 91 87 01 	lds	r19, 0x0187
    1f96:	40 91 88 01 	lds	r20, 0x0188
    1f9a:	50 91 89 01 	lds	r21, 0x0189
    1f9e:	80 91 98 01 	lds	r24, 0x0198
    1fa2:	90 91 99 01 	lds	r25, 0x0199
    1fa6:	a0 91 9a 01 	lds	r26, 0x019A
    1faa:	b0 91 9b 01 	lds	r27, 0x019B
    1fae:	28 17       	cp	r18, r24
    1fb0:	39 07       	cpc	r19, r25
    1fb2:	4a 07       	cpc	r20, r26
    1fb4:	5b 07       	cpc	r21, r27
    1fb6:	68 f0       	brcs	.+26     	; 0x1fd2 <__vector_5+0x94>
		TIMER2_CURRENT_NTICKS = 0;
    1fb8:	10 92 86 01 	sts	0x0186, r1
    1fbc:	10 92 87 01 	sts	0x0187, r1
    1fc0:	10 92 88 01 	sts	0x0188, r1
    1fc4:	10 92 89 01 	sts	0x0189, r1
		TIMERS_ISR_Functions[2]();
    1fc8:	e0 91 8e 01 	lds	r30, 0x018E
    1fcc:	f0 91 8f 01 	lds	r31, 0x018F
    1fd0:	09 95       	icall
	}


	//here we can specify whether we want to stop timer 2 or keep repeat or anything
}
    1fd2:	cf 91       	pop	r28
    1fd4:	df 91       	pop	r29
    1fd6:	ff 91       	pop	r31
    1fd8:	ef 91       	pop	r30
    1fda:	bf 91       	pop	r27
    1fdc:	af 91       	pop	r26
    1fde:	9f 91       	pop	r25
    1fe0:	8f 91       	pop	r24
    1fe2:	7f 91       	pop	r23
    1fe4:	6f 91       	pop	r22
    1fe6:	5f 91       	pop	r21
    1fe8:	4f 91       	pop	r20
    1fea:	3f 91       	pop	r19
    1fec:	2f 91       	pop	r18
    1fee:	0f 90       	pop	r0
    1ff0:	0f be       	out	0x3f, r0	; 63
    1ff2:	0f 90       	pop	r0
    1ff4:	1f 90       	pop	r1
    1ff6:	18 95       	reti

00001ff8 <__vector_4>:

ISR(TIMER2_COMP_vect){
    1ff8:	1f 92       	push	r1
    1ffa:	0f 92       	push	r0
    1ffc:	0f b6       	in	r0, 0x3f	; 63
    1ffe:	0f 92       	push	r0
    2000:	11 24       	eor	r1, r1
    2002:	2f 93       	push	r18
    2004:	3f 93       	push	r19
    2006:	4f 93       	push	r20
    2008:	5f 93       	push	r21
    200a:	6f 93       	push	r22
    200c:	7f 93       	push	r23
    200e:	8f 93       	push	r24
    2010:	9f 93       	push	r25
    2012:	af 93       	push	r26
    2014:	bf 93       	push	r27
    2016:	ef 93       	push	r30
    2018:	ff 93       	push	r31
    201a:	df 93       	push	r29
    201c:	cf 93       	push	r28
    201e:	cd b7       	in	r28, 0x3d	; 61
    2020:	de b7       	in	r29, 0x3e	; 62

	TIMER2_CURRENT_NTICKS++;
    2022:	80 91 86 01 	lds	r24, 0x0186
    2026:	90 91 87 01 	lds	r25, 0x0187
    202a:	a0 91 88 01 	lds	r26, 0x0188
    202e:	b0 91 89 01 	lds	r27, 0x0189
    2032:	01 96       	adiw	r24, 0x01	; 1
    2034:	a1 1d       	adc	r26, r1
    2036:	b1 1d       	adc	r27, r1
    2038:	80 93 86 01 	sts	0x0186, r24
    203c:	90 93 87 01 	sts	0x0187, r25
    2040:	a0 93 88 01 	sts	0x0188, r26
    2044:	b0 93 89 01 	sts	0x0189, r27

	if(TIMER2_CURRENT_NTICKS >= TIMER2_TARGET_NTICKS){
    2048:	20 91 86 01 	lds	r18, 0x0186
    204c:	30 91 87 01 	lds	r19, 0x0187
    2050:	40 91 88 01 	lds	r20, 0x0188
    2054:	50 91 89 01 	lds	r21, 0x0189
    2058:	80 91 98 01 	lds	r24, 0x0198
    205c:	90 91 99 01 	lds	r25, 0x0199
    2060:	a0 91 9a 01 	lds	r26, 0x019A
    2064:	b0 91 9b 01 	lds	r27, 0x019B
    2068:	28 17       	cp	r18, r24
    206a:	39 07       	cpc	r19, r25
    206c:	4a 07       	cpc	r20, r26
    206e:	5b 07       	cpc	r21, r27
    2070:	68 f0       	brcs	.+26     	; 0x208c <__vector_4+0x94>
		TIMER2_CURRENT_NTICKS = 0;
    2072:	10 92 86 01 	sts	0x0186, r1
    2076:	10 92 87 01 	sts	0x0187, r1
    207a:	10 92 88 01 	sts	0x0188, r1
    207e:	10 92 89 01 	sts	0x0189, r1
		TIMERS_ISR_Functions[2]();
    2082:	e0 91 8e 01 	lds	r30, 0x018E
    2086:	f0 91 8f 01 	lds	r31, 0x018F
    208a:	09 95       	icall
	}


	//here we can specify whether we want to stop timer 2 or keep repeat or anything

}
    208c:	cf 91       	pop	r28
    208e:	df 91       	pop	r29
    2090:	ff 91       	pop	r31
    2092:	ef 91       	pop	r30
    2094:	bf 91       	pop	r27
    2096:	af 91       	pop	r26
    2098:	9f 91       	pop	r25
    209a:	8f 91       	pop	r24
    209c:	7f 91       	pop	r23
    209e:	6f 91       	pop	r22
    20a0:	5f 91       	pop	r21
    20a2:	4f 91       	pop	r20
    20a4:	3f 91       	pop	r19
    20a6:	2f 91       	pop	r18
    20a8:	0f 90       	pop	r0
    20aa:	0f be       	out	0x3f, r0	; 63
    20ac:	0f 90       	pop	r0
    20ae:	1f 90       	pop	r1
    20b0:	18 95       	reti

000020b2 <GIE_enuEnable>:
#include "GIE_priv.h"
/**********************************************************/

//ErrorStatus_t GIE_enuInit(void);

ErrorStatus_t GIE_enuEnable(void){
    20b2:	df 93       	push	r29
    20b4:	cf 93       	push	r28
    20b6:	0f 92       	push	r0
    20b8:	cd b7       	in	r28, 0x3d	; 61
    20ba:	de b7       	in	r29, 0x3e	; 62
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    20bc:	19 82       	std	Y+1, r1	; 0x01


	if( ((SREG >> I_BIT)&&1) == BIT_OFF ){
    20be:	ef e5       	ldi	r30, 0x5F	; 95
    20c0:	f0 e0       	ldi	r31, 0x00	; 0
    20c2:	80 81       	ld	r24, Z
    20c4:	88 23       	and	r24, r24
    20c6:	4c f0       	brlt	.+18     	; 0x20da <GIE_enuEnable+0x28>

		SREG |= (1 << I_BIT);
    20c8:	af e5       	ldi	r26, 0x5F	; 95
    20ca:	b0 e0       	ldi	r27, 0x00	; 0
    20cc:	ef e5       	ldi	r30, 0x5F	; 95
    20ce:	f0 e0       	ldi	r31, 0x00	; 0
    20d0:	80 81       	ld	r24, Z
    20d2:	80 68       	ori	r24, 0x80	; 128
    20d4:	8c 93       	st	X, r24
		Local_enu_ErrorState = ERROR_STATUS_OK;
    20d6:	81 e0       	ldi	r24, 0x01	; 1
    20d8:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
    20da:	89 81       	ldd	r24, Y+1	; 0x01
}
    20dc:	0f 90       	pop	r0
    20de:	cf 91       	pop	r28
    20e0:	df 91       	pop	r29
    20e2:	08 95       	ret

000020e4 <GIE_enuDisable>:


ErrorStatus_t GIE_enuDisable(void){
    20e4:	df 93       	push	r29
    20e6:	cf 93       	push	r28
    20e8:	0f 92       	push	r0
    20ea:	cd b7       	in	r28, 0x3d	; 61
    20ec:	de b7       	in	r29, 0x3e	; 62
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    20ee:	19 82       	std	Y+1, r1	; 0x01


	if( ((SREG >> I_BIT)&&1) == BIT_ON){
    20f0:	ef e5       	ldi	r30, 0x5F	; 95
    20f2:	f0 e0       	ldi	r31, 0x00	; 0
    20f4:	80 81       	ld	r24, Z
    20f6:	88 23       	and	r24, r24
    20f8:	4c f4       	brge	.+18     	; 0x210c <GIE_enuDisable+0x28>

		SREG &= ~(1 << I_BIT);
    20fa:	af e5       	ldi	r26, 0x5F	; 95
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	ef e5       	ldi	r30, 0x5F	; 95
    2100:	f0 e0       	ldi	r31, 0x00	; 0
    2102:	80 81       	ld	r24, Z
    2104:	8f 77       	andi	r24, 0x7F	; 127
    2106:	8c 93       	st	X, r24
		Local_enu_ErrorState = ERROR_STATUS_OK;
    2108:	81 e0       	ldi	r24, 0x01	; 1
    210a:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
    210c:	89 81       	ldd	r24, Y+1	; 0x01
}
    210e:	0f 90       	pop	r0
    2110:	cf 91       	pop	r28
    2112:	df 91       	pop	r29
    2114:	08 95       	ret

00002116 <EXTI_enuInit>:

static void (*EXTI_pfunISRFun[NUM_INT])(void) = {NULL, NULL, NULL};



ErrorStatus_t EXTI_enuInit(EXTI* Copy_pu8GroupConfig){
    2116:	df 93       	push	r29
    2118:	cf 93       	push	r28
    211a:	cd b7       	in	r28, 0x3d	; 61
    211c:	de b7       	in	r29, 0x3e	; 62
    211e:	2a 97       	sbiw	r28, 0x0a	; 10
    2120:	0f b6       	in	r0, 0x3f	; 63
    2122:	f8 94       	cli
    2124:	de bf       	out	0x3e, r29	; 62
    2126:	0f be       	out	0x3f, r0	; 63
    2128:	cd bf       	out	0x3d, r28	; 61
    212a:	9b 83       	std	Y+3, r25	; 0x03
    212c:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    212e:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_pu8GroupConfig == NULL){
    2130:	8a 81       	ldd	r24, Y+2	; 0x02
    2132:	9b 81       	ldd	r25, Y+3	; 0x03
    2134:	00 97       	sbiw	r24, 0x00	; 0
    2136:	19 f4       	brne	.+6      	; 0x213e <EXTI_enuInit+0x28>

		return Local_enuErrorStatus;
    2138:	29 81       	ldd	r18, Y+1	; 0x01
    213a:	2a 87       	std	Y+10, r18	; 0x0a
    213c:	36 c1       	rjmp	.+620    	; 0x23aa <EXTI_enuInit+0x294>

	else{


		/**************** INT0 Configuration ****************/
		if(Copy_pu8GroupConfig[INT_NO_0].Int_State == EXTI_ENABLED){
    213e:	ea 81       	ldd	r30, Y+2	; 0x02
    2140:	fb 81       	ldd	r31, Y+3	; 0x03
    2142:	80 81       	ld	r24, Z
    2144:	81 30       	cpi	r24, 0x01	; 1
    2146:	09 f0       	breq	.+2      	; 0x214a <EXTI_enuInit+0x34>
    2148:	64 c0       	rjmp	.+200    	; 0x2212 <EXTI_enuInit+0xfc>

			SET_BIT(GICR, INT0_switch);
    214a:	ab e5       	ldi	r26, 0x5B	; 91
    214c:	b0 e0       	ldi	r27, 0x00	; 0
    214e:	eb e5       	ldi	r30, 0x5B	; 91
    2150:	f0 e0       	ldi	r31, 0x00	; 0
    2152:	80 81       	ld	r24, Z
    2154:	80 64       	ori	r24, 0x40	; 64
    2156:	8c 93       	st	X, r24

			switch(Copy_pu8GroupConfig[INT_NO_0].Sence_Level){
    2158:	ea 81       	ldd	r30, Y+2	; 0x02
    215a:	fb 81       	ldd	r31, Y+3	; 0x03
    215c:	81 81       	ldd	r24, Z+1	; 0x01
    215e:	28 2f       	mov	r18, r24
    2160:	30 e0       	ldi	r19, 0x00	; 0
    2162:	39 87       	std	Y+9, r19	; 0x09
    2164:	28 87       	std	Y+8, r18	; 0x08
    2166:	88 85       	ldd	r24, Y+8	; 0x08
    2168:	99 85       	ldd	r25, Y+9	; 0x09
    216a:	81 30       	cpi	r24, 0x01	; 1
    216c:	91 05       	cpc	r25, r1
    216e:	21 f1       	breq	.+72     	; 0x21b8 <EXTI_enuInit+0xa2>
    2170:	28 85       	ldd	r18, Y+8	; 0x08
    2172:	39 85       	ldd	r19, Y+9	; 0x09
    2174:	22 30       	cpi	r18, 0x02	; 2
    2176:	31 05       	cpc	r19, r1
    2178:	2c f4       	brge	.+10     	; 0x2184 <EXTI_enuInit+0x6e>
    217a:	88 85       	ldd	r24, Y+8	; 0x08
    217c:	99 85       	ldd	r25, Y+9	; 0x09
    217e:	00 97       	sbiw	r24, 0x00	; 0
    2180:	61 f0       	breq	.+24     	; 0x219a <EXTI_enuInit+0x84>
    2182:	53 c0       	rjmp	.+166    	; 0x222a <EXTI_enuInit+0x114>
    2184:	28 85       	ldd	r18, Y+8	; 0x08
    2186:	39 85       	ldd	r19, Y+9	; 0x09
    2188:	22 30       	cpi	r18, 0x02	; 2
    218a:	31 05       	cpc	r19, r1
    218c:	21 f1       	breq	.+72     	; 0x21d6 <EXTI_enuInit+0xc0>
    218e:	88 85       	ldd	r24, Y+8	; 0x08
    2190:	99 85       	ldd	r25, Y+9	; 0x09
    2192:	83 30       	cpi	r24, 0x03	; 3
    2194:	91 05       	cpc	r25, r1
    2196:	71 f1       	breq	.+92     	; 0x21f4 <EXTI_enuInit+0xde>
    2198:	48 c0       	rjmp	.+144    	; 0x222a <EXTI_enuInit+0x114>


				case EXTI_LOW_LEVEL:

					CLR_BIT(MCUCR, ISC00);
    219a:	a5 e5       	ldi	r26, 0x55	; 85
    219c:	b0 e0       	ldi	r27, 0x00	; 0
    219e:	e5 e5       	ldi	r30, 0x55	; 85
    21a0:	f0 e0       	ldi	r31, 0x00	; 0
    21a2:	80 81       	ld	r24, Z
    21a4:	8e 7f       	andi	r24, 0xFE	; 254
    21a6:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC01);
    21a8:	a5 e5       	ldi	r26, 0x55	; 85
    21aa:	b0 e0       	ldi	r27, 0x00	; 0
    21ac:	e5 e5       	ldi	r30, 0x55	; 85
    21ae:	f0 e0       	ldi	r31, 0x00	; 0
    21b0:	80 81       	ld	r24, Z
    21b2:	8d 7f       	andi	r24, 0xFD	; 253
    21b4:	8c 93       	st	X, r24
    21b6:	39 c0       	rjmp	.+114    	; 0x222a <EXTI_enuInit+0x114>

					break;

				case EXTI_ANY_lOGICALCHANGE:

					SET_BIT(MCUCR, ISC00);
    21b8:	a5 e5       	ldi	r26, 0x55	; 85
    21ba:	b0 e0       	ldi	r27, 0x00	; 0
    21bc:	e5 e5       	ldi	r30, 0x55	; 85
    21be:	f0 e0       	ldi	r31, 0x00	; 0
    21c0:	80 81       	ld	r24, Z
    21c2:	81 60       	ori	r24, 0x01	; 1
    21c4:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC01);
    21c6:	a5 e5       	ldi	r26, 0x55	; 85
    21c8:	b0 e0       	ldi	r27, 0x00	; 0
    21ca:	e5 e5       	ldi	r30, 0x55	; 85
    21cc:	f0 e0       	ldi	r31, 0x00	; 0
    21ce:	80 81       	ld	r24, Z
    21d0:	8d 7f       	andi	r24, 0xFD	; 253
    21d2:	8c 93       	st	X, r24
    21d4:	2a c0       	rjmp	.+84     	; 0x222a <EXTI_enuInit+0x114>
					break;


				case EXTI_FALLING_EDGE:

					CLR_BIT(MCUCR, ISC00);
    21d6:	a5 e5       	ldi	r26, 0x55	; 85
    21d8:	b0 e0       	ldi	r27, 0x00	; 0
    21da:	e5 e5       	ldi	r30, 0x55	; 85
    21dc:	f0 e0       	ldi	r31, 0x00	; 0
    21de:	80 81       	ld	r24, Z
    21e0:	8e 7f       	andi	r24, 0xFE	; 254
    21e2:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC01);
    21e4:	a5 e5       	ldi	r26, 0x55	; 85
    21e6:	b0 e0       	ldi	r27, 0x00	; 0
    21e8:	e5 e5       	ldi	r30, 0x55	; 85
    21ea:	f0 e0       	ldi	r31, 0x00	; 0
    21ec:	80 81       	ld	r24, Z
    21ee:	82 60       	ori	r24, 0x02	; 2
    21f0:	8c 93       	st	X, r24
    21f2:	1b c0       	rjmp	.+54     	; 0x222a <EXTI_enuInit+0x114>

					break;

				case EXTI_RISING_EDGE:

					SET_BIT(MCUCR, ISC00);
    21f4:	a5 e5       	ldi	r26, 0x55	; 85
    21f6:	b0 e0       	ldi	r27, 0x00	; 0
    21f8:	e5 e5       	ldi	r30, 0x55	; 85
    21fa:	f0 e0       	ldi	r31, 0x00	; 0
    21fc:	80 81       	ld	r24, Z
    21fe:	81 60       	ori	r24, 0x01	; 1
    2200:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC01);
    2202:	a5 e5       	ldi	r26, 0x55	; 85
    2204:	b0 e0       	ldi	r27, 0x00	; 0
    2206:	e5 e5       	ldi	r30, 0x55	; 85
    2208:	f0 e0       	ldi	r31, 0x00	; 0
    220a:	80 81       	ld	r24, Z
    220c:	82 60       	ori	r24, 0x02	; 2
    220e:	8c 93       	st	X, r24
    2210:	0c c0       	rjmp	.+24     	; 0x222a <EXTI_enuInit+0x114>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT_NO_0].Int_State == EXTI_DISABLED){
    2212:	ea 81       	ldd	r30, Y+2	; 0x02
    2214:	fb 81       	ldd	r31, Y+3	; 0x03
    2216:	80 81       	ld	r24, Z
    2218:	88 23       	and	r24, r24
    221a:	39 f4       	brne	.+14     	; 0x222a <EXTI_enuInit+0x114>

			CLR_BIT(GICR, INT0_switch);
    221c:	ab e5       	ldi	r26, 0x5B	; 91
    221e:	b0 e0       	ldi	r27, 0x00	; 0
    2220:	eb e5       	ldi	r30, 0x5B	; 91
    2222:	f0 e0       	ldi	r31, 0x00	; 0
    2224:	80 81       	ld	r24, Z
    2226:	8f 7b       	andi	r24, 0xBF	; 191
    2228:	8c 93       	st	X, r24
		}
		/***************************************************/


		/**************** INT1 Configuration ****************/
		if(Copy_pu8GroupConfig[INT_NO_1].Int_State == EXTI_ENABLED){
    222a:	8a 81       	ldd	r24, Y+2	; 0x02
    222c:	9b 81       	ldd	r25, Y+3	; 0x03
    222e:	fc 01       	movw	r30, r24
    2230:	32 96       	adiw	r30, 0x02	; 2
    2232:	80 81       	ld	r24, Z
    2234:	81 30       	cpi	r24, 0x01	; 1
    2236:	09 f0       	breq	.+2      	; 0x223a <EXTI_enuInit+0x124>
    2238:	66 c0       	rjmp	.+204    	; 0x2306 <EXTI_enuInit+0x1f0>

			SET_BIT(GICR, INT1_switch);
    223a:	ab e5       	ldi	r26, 0x5B	; 91
    223c:	b0 e0       	ldi	r27, 0x00	; 0
    223e:	eb e5       	ldi	r30, 0x5B	; 91
    2240:	f0 e0       	ldi	r31, 0x00	; 0
    2242:	80 81       	ld	r24, Z
    2244:	80 68       	ori	r24, 0x80	; 128
    2246:	8c 93       	st	X, r24


			switch(Copy_pu8GroupConfig[INT_NO_1].Sence_Level){
    2248:	8a 81       	ldd	r24, Y+2	; 0x02
    224a:	9b 81       	ldd	r25, Y+3	; 0x03
    224c:	fc 01       	movw	r30, r24
    224e:	32 96       	adiw	r30, 0x02	; 2
    2250:	81 81       	ldd	r24, Z+1	; 0x01
    2252:	28 2f       	mov	r18, r24
    2254:	30 e0       	ldi	r19, 0x00	; 0
    2256:	3f 83       	std	Y+7, r19	; 0x07
    2258:	2e 83       	std	Y+6, r18	; 0x06
    225a:	8e 81       	ldd	r24, Y+6	; 0x06
    225c:	9f 81       	ldd	r25, Y+7	; 0x07
    225e:	81 30       	cpi	r24, 0x01	; 1
    2260:	91 05       	cpc	r25, r1
    2262:	21 f1       	breq	.+72     	; 0x22ac <EXTI_enuInit+0x196>
    2264:	2e 81       	ldd	r18, Y+6	; 0x06
    2266:	3f 81       	ldd	r19, Y+7	; 0x07
    2268:	22 30       	cpi	r18, 0x02	; 2
    226a:	31 05       	cpc	r19, r1
    226c:	2c f4       	brge	.+10     	; 0x2278 <EXTI_enuInit+0x162>
    226e:	8e 81       	ldd	r24, Y+6	; 0x06
    2270:	9f 81       	ldd	r25, Y+7	; 0x07
    2272:	00 97       	sbiw	r24, 0x00	; 0
    2274:	61 f0       	breq	.+24     	; 0x228e <EXTI_enuInit+0x178>
    2276:	55 c0       	rjmp	.+170    	; 0x2322 <EXTI_enuInit+0x20c>
    2278:	2e 81       	ldd	r18, Y+6	; 0x06
    227a:	3f 81       	ldd	r19, Y+7	; 0x07
    227c:	22 30       	cpi	r18, 0x02	; 2
    227e:	31 05       	cpc	r19, r1
    2280:	21 f1       	breq	.+72     	; 0x22ca <EXTI_enuInit+0x1b4>
    2282:	8e 81       	ldd	r24, Y+6	; 0x06
    2284:	9f 81       	ldd	r25, Y+7	; 0x07
    2286:	83 30       	cpi	r24, 0x03	; 3
    2288:	91 05       	cpc	r25, r1
    228a:	71 f1       	breq	.+92     	; 0x22e8 <EXTI_enuInit+0x1d2>
    228c:	4a c0       	rjmp	.+148    	; 0x2322 <EXTI_enuInit+0x20c>

				case EXTI_LOW_LEVEL:

					CLR_BIT(MCUCR, ISC10);
    228e:	a5 e5       	ldi	r26, 0x55	; 85
    2290:	b0 e0       	ldi	r27, 0x00	; 0
    2292:	e5 e5       	ldi	r30, 0x55	; 85
    2294:	f0 e0       	ldi	r31, 0x00	; 0
    2296:	80 81       	ld	r24, Z
    2298:	8b 7f       	andi	r24, 0xFB	; 251
    229a:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC11);
    229c:	a5 e5       	ldi	r26, 0x55	; 85
    229e:	b0 e0       	ldi	r27, 0x00	; 0
    22a0:	e5 e5       	ldi	r30, 0x55	; 85
    22a2:	f0 e0       	ldi	r31, 0x00	; 0
    22a4:	80 81       	ld	r24, Z
    22a6:	87 7f       	andi	r24, 0xF7	; 247
    22a8:	8c 93       	st	X, r24
    22aa:	3b c0       	rjmp	.+118    	; 0x2322 <EXTI_enuInit+0x20c>
					break;


				case EXTI_ANY_lOGICALCHANGE:

					SET_BIT(MCUCR, ISC10);
    22ac:	a5 e5       	ldi	r26, 0x55	; 85
    22ae:	b0 e0       	ldi	r27, 0x00	; 0
    22b0:	e5 e5       	ldi	r30, 0x55	; 85
    22b2:	f0 e0       	ldi	r31, 0x00	; 0
    22b4:	80 81       	ld	r24, Z
    22b6:	84 60       	ori	r24, 0x04	; 4
    22b8:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC11);
    22ba:	a5 e5       	ldi	r26, 0x55	; 85
    22bc:	b0 e0       	ldi	r27, 0x00	; 0
    22be:	e5 e5       	ldi	r30, 0x55	; 85
    22c0:	f0 e0       	ldi	r31, 0x00	; 0
    22c2:	80 81       	ld	r24, Z
    22c4:	87 7f       	andi	r24, 0xF7	; 247
    22c6:	8c 93       	st	X, r24
    22c8:	2c c0       	rjmp	.+88     	; 0x2322 <EXTI_enuInit+0x20c>
					break;


				case EXTI_FALLING_EDGE:

					CLR_BIT(MCUCR, ISC10);
    22ca:	a5 e5       	ldi	r26, 0x55	; 85
    22cc:	b0 e0       	ldi	r27, 0x00	; 0
    22ce:	e5 e5       	ldi	r30, 0x55	; 85
    22d0:	f0 e0       	ldi	r31, 0x00	; 0
    22d2:	80 81       	ld	r24, Z
    22d4:	8b 7f       	andi	r24, 0xFB	; 251
    22d6:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC11);
    22d8:	a5 e5       	ldi	r26, 0x55	; 85
    22da:	b0 e0       	ldi	r27, 0x00	; 0
    22dc:	e5 e5       	ldi	r30, 0x55	; 85
    22de:	f0 e0       	ldi	r31, 0x00	; 0
    22e0:	80 81       	ld	r24, Z
    22e2:	88 60       	ori	r24, 0x08	; 8
    22e4:	8c 93       	st	X, r24
    22e6:	1d c0       	rjmp	.+58     	; 0x2322 <EXTI_enuInit+0x20c>
					break;

				case EXTI_RISING_EDGE:


					SET_BIT(MCUCR, ISC10);
    22e8:	a5 e5       	ldi	r26, 0x55	; 85
    22ea:	b0 e0       	ldi	r27, 0x00	; 0
    22ec:	e5 e5       	ldi	r30, 0x55	; 85
    22ee:	f0 e0       	ldi	r31, 0x00	; 0
    22f0:	80 81       	ld	r24, Z
    22f2:	84 60       	ori	r24, 0x04	; 4
    22f4:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC11);
    22f6:	a5 e5       	ldi	r26, 0x55	; 85
    22f8:	b0 e0       	ldi	r27, 0x00	; 0
    22fa:	e5 e5       	ldi	r30, 0x55	; 85
    22fc:	f0 e0       	ldi	r31, 0x00	; 0
    22fe:	80 81       	ld	r24, Z
    2300:	88 60       	ori	r24, 0x08	; 8
    2302:	8c 93       	st	X, r24
    2304:	0e c0       	rjmp	.+28     	; 0x2322 <EXTI_enuInit+0x20c>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT_NO_1].Int_State == EXTI_DISABLED){
    2306:	8a 81       	ldd	r24, Y+2	; 0x02
    2308:	9b 81       	ldd	r25, Y+3	; 0x03
    230a:	fc 01       	movw	r30, r24
    230c:	32 96       	adiw	r30, 0x02	; 2
    230e:	80 81       	ld	r24, Z
    2310:	88 23       	and	r24, r24
    2312:	39 f4       	brne	.+14     	; 0x2322 <EXTI_enuInit+0x20c>

			CLR_BIT(GICR, INT1_switch);
    2314:	ab e5       	ldi	r26, 0x5B	; 91
    2316:	b0 e0       	ldi	r27, 0x00	; 0
    2318:	eb e5       	ldi	r30, 0x5B	; 91
    231a:	f0 e0       	ldi	r31, 0x00	; 0
    231c:	80 81       	ld	r24, Z
    231e:	8f 77       	andi	r24, 0x7F	; 127
    2320:	8c 93       	st	X, r24
		}
		/***************************************************/


		/**************** INT2 Configuration ****************/
		if(Copy_pu8GroupConfig[INT_NO_2].Int_State == EXTI_ENABLED){
    2322:	8a 81       	ldd	r24, Y+2	; 0x02
    2324:	9b 81       	ldd	r25, Y+3	; 0x03
    2326:	fc 01       	movw	r30, r24
    2328:	34 96       	adiw	r30, 0x04	; 4
    232a:	80 81       	ld	r24, Z
    232c:	81 30       	cpi	r24, 0x01	; 1
    232e:	59 f5       	brne	.+86     	; 0x2386 <EXTI_enuInit+0x270>

			SET_BIT(GICR, INT2_switch);
    2330:	ab e5       	ldi	r26, 0x5B	; 91
    2332:	b0 e0       	ldi	r27, 0x00	; 0
    2334:	eb e5       	ldi	r30, 0x5B	; 91
    2336:	f0 e0       	ldi	r31, 0x00	; 0
    2338:	80 81       	ld	r24, Z
    233a:	80 62       	ori	r24, 0x20	; 32
    233c:	8c 93       	st	X, r24

			switch(Copy_pu8GroupConfig[INT_NO_2].Sence_Level){
    233e:	8a 81       	ldd	r24, Y+2	; 0x02
    2340:	9b 81       	ldd	r25, Y+3	; 0x03
    2342:	fc 01       	movw	r30, r24
    2344:	34 96       	adiw	r30, 0x04	; 4
    2346:	81 81       	ldd	r24, Z+1	; 0x01
    2348:	28 2f       	mov	r18, r24
    234a:	30 e0       	ldi	r19, 0x00	; 0
    234c:	3d 83       	std	Y+5, r19	; 0x05
    234e:	2c 83       	std	Y+4, r18	; 0x04
    2350:	8c 81       	ldd	r24, Y+4	; 0x04
    2352:	9d 81       	ldd	r25, Y+5	; 0x05
    2354:	82 30       	cpi	r24, 0x02	; 2
    2356:	91 05       	cpc	r25, r1
    2358:	31 f0       	breq	.+12     	; 0x2366 <EXTI_enuInit+0x250>
    235a:	2c 81       	ldd	r18, Y+4	; 0x04
    235c:	3d 81       	ldd	r19, Y+5	; 0x05
    235e:	23 30       	cpi	r18, 0x03	; 3
    2360:	31 05       	cpc	r19, r1
    2362:	49 f0       	breq	.+18     	; 0x2376 <EXTI_enuInit+0x260>
    2364:	1e c0       	rjmp	.+60     	; 0x23a2 <EXTI_enuInit+0x28c>

				case EXTI_FALLING_EDGE:

					CLR_BIT(MCUCSR, ISC2);
    2366:	a4 e5       	ldi	r26, 0x54	; 84
    2368:	b0 e0       	ldi	r27, 0x00	; 0
    236a:	e4 e5       	ldi	r30, 0x54	; 84
    236c:	f0 e0       	ldi	r31, 0x00	; 0
    236e:	80 81       	ld	r24, Z
    2370:	8f 7b       	andi	r24, 0xBF	; 191
    2372:	8c 93       	st	X, r24
    2374:	16 c0       	rjmp	.+44     	; 0x23a2 <EXTI_enuInit+0x28c>
					break;

				case EXTI_RISING_EDGE:

					SET_BIT(MCUCSR, ISC2);
    2376:	a4 e5       	ldi	r26, 0x54	; 84
    2378:	b0 e0       	ldi	r27, 0x00	; 0
    237a:	e4 e5       	ldi	r30, 0x54	; 84
    237c:	f0 e0       	ldi	r31, 0x00	; 0
    237e:	80 81       	ld	r24, Z
    2380:	80 64       	ori	r24, 0x40	; 64
    2382:	8c 93       	st	X, r24
    2384:	0e c0       	rjmp	.+28     	; 0x23a2 <EXTI_enuInit+0x28c>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT_NO_2].Int_State == EXTI_DISABLED){
    2386:	8a 81       	ldd	r24, Y+2	; 0x02
    2388:	9b 81       	ldd	r25, Y+3	; 0x03
    238a:	fc 01       	movw	r30, r24
    238c:	34 96       	adiw	r30, 0x04	; 4
    238e:	80 81       	ld	r24, Z
    2390:	88 23       	and	r24, r24
    2392:	39 f4       	brne	.+14     	; 0x23a2 <EXTI_enuInit+0x28c>

			CLR_BIT(GICR, INT2_switch);
    2394:	ab e5       	ldi	r26, 0x5B	; 91
    2396:	b0 e0       	ldi	r27, 0x00	; 0
    2398:	eb e5       	ldi	r30, 0x5B	; 91
    239a:	f0 e0       	ldi	r31, 0x00	; 0
    239c:	80 81       	ld	r24, Z
    239e:	8f 7d       	andi	r24, 0xDF	; 223
    23a0:	8c 93       	st	X, r24





		Local_enuErrorStatus = ERROR_STATUS_OK;
    23a2:	81 e0       	ldi	r24, 0x01	; 1
    23a4:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorStatus;
    23a6:	39 81       	ldd	r19, Y+1	; 0x01
    23a8:	3a 87       	std	Y+10, r19	; 0x0a
    23aa:	8a 85       	ldd	r24, Y+10	; 0x0a
}
    23ac:	2a 96       	adiw	r28, 0x0a	; 10
    23ae:	0f b6       	in	r0, 0x3f	; 63
    23b0:	f8 94       	cli
    23b2:	de bf       	out	0x3e, r29	; 62
    23b4:	0f be       	out	0x3f, r0	; 63
    23b6:	cd bf       	out	0x3d, r28	; 61
    23b8:	cf 91       	pop	r28
    23ba:	df 91       	pop	r29
    23bc:	08 95       	ret

000023be <EXTI_enuEnableInterrupt>:

ErrorStatus_t EXTI_enuEnableInterrupt(uint8_t Copy_u8IntNumber){
    23be:	df 93       	push	r29
    23c0:	cf 93       	push	r28
    23c2:	00 d0       	rcall	.+0      	; 0x23c4 <EXTI_enuEnableInterrupt+0x6>
    23c4:	00 d0       	rcall	.+0      	; 0x23c6 <EXTI_enuEnableInterrupt+0x8>
    23c6:	cd b7       	in	r28, 0x3d	; 61
    23c8:	de b7       	in	r29, 0x3e	; 62
    23ca:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    23cc:	19 82       	std	Y+1, r1	; 0x01


		switch(Copy_u8IntNumber){
    23ce:	8a 81       	ldd	r24, Y+2	; 0x02
    23d0:	28 2f       	mov	r18, r24
    23d2:	30 e0       	ldi	r19, 0x00	; 0
    23d4:	3c 83       	std	Y+4, r19	; 0x04
    23d6:	2b 83       	std	Y+3, r18	; 0x03
    23d8:	8b 81       	ldd	r24, Y+3	; 0x03
    23da:	9c 81       	ldd	r25, Y+4	; 0x04
    23dc:	81 30       	cpi	r24, 0x01	; 1
    23de:	91 05       	cpc	r25, r1
    23e0:	89 f0       	breq	.+34     	; 0x2404 <EXTI_enuEnableInterrupt+0x46>
    23e2:	2b 81       	ldd	r18, Y+3	; 0x03
    23e4:	3c 81       	ldd	r19, Y+4	; 0x04
    23e6:	22 30       	cpi	r18, 0x02	; 2
    23e8:	31 05       	cpc	r19, r1
    23ea:	a1 f0       	breq	.+40     	; 0x2414 <EXTI_enuEnableInterrupt+0x56>
    23ec:	8b 81       	ldd	r24, Y+3	; 0x03
    23ee:	9c 81       	ldd	r25, Y+4	; 0x04
    23f0:	00 97       	sbiw	r24, 0x00	; 0
    23f2:	b9 f4       	brne	.+46     	; 0x2422 <EXTI_enuEnableInterrupt+0x64>
			case INT_NO_0:

				SET_BIT(GICR, INT0_switch);
    23f4:	ab e5       	ldi	r26, 0x5B	; 91
    23f6:	b0 e0       	ldi	r27, 0x00	; 0
    23f8:	eb e5       	ldi	r30, 0x5B	; 91
    23fa:	f0 e0       	ldi	r31, 0x00	; 0
    23fc:	80 81       	ld	r24, Z
    23fe:	80 64       	ori	r24, 0x40	; 64
    2400:	8c 93       	st	X, r24
    2402:	0f c0       	rjmp	.+30     	; 0x2422 <EXTI_enuEnableInterrupt+0x64>
				break;

			case INT_NO_1:

				SET_BIT(GICR, INT1_switch);
    2404:	ab e5       	ldi	r26, 0x5B	; 91
    2406:	b0 e0       	ldi	r27, 0x00	; 0
    2408:	eb e5       	ldi	r30, 0x5B	; 91
    240a:	f0 e0       	ldi	r31, 0x00	; 0
    240c:	80 81       	ld	r24, Z
    240e:	80 68       	ori	r24, 0x80	; 128
    2410:	8c 93       	st	X, r24
    2412:	07 c0       	rjmp	.+14     	; 0x2422 <EXTI_enuEnableInterrupt+0x64>
				break;

			case INT_NO_2:

				SET_BIT(GICR, INT2_switch);
    2414:	ab e5       	ldi	r26, 0x5B	; 91
    2416:	b0 e0       	ldi	r27, 0x00	; 0
    2418:	eb e5       	ldi	r30, 0x5B	; 91
    241a:	f0 e0       	ldi	r31, 0x00	; 0
    241c:	80 81       	ld	r24, Z
    241e:	80 62       	ori	r24, 0x20	; 32
    2420:	8c 93       	st	X, r24
		}

		Local_enuErrorStatus = ERROR_STATUS_OK;
    2422:	81 e0       	ldi	r24, 0x01	; 1
    2424:	89 83       	std	Y+1, r24	; 0x01


	return Local_enuErrorStatus;
    2426:	89 81       	ldd	r24, Y+1	; 0x01
}
    2428:	0f 90       	pop	r0
    242a:	0f 90       	pop	r0
    242c:	0f 90       	pop	r0
    242e:	0f 90       	pop	r0
    2430:	cf 91       	pop	r28
    2432:	df 91       	pop	r29
    2434:	08 95       	ret

00002436 <EXTI_enuDisableInterrupt>:

ErrorStatus_t EXTI_enuDisableInterrupt(uint8_t Copy_u8IntNumber){
    2436:	df 93       	push	r29
    2438:	cf 93       	push	r28
    243a:	00 d0       	rcall	.+0      	; 0x243c <EXTI_enuDisableInterrupt+0x6>
    243c:	00 d0       	rcall	.+0      	; 0x243e <EXTI_enuDisableInterrupt+0x8>
    243e:	0f 92       	push	r0
    2440:	cd b7       	in	r28, 0x3d	; 61
    2442:	de b7       	in	r29, 0x3e	; 62
    2444:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    2446:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8IntNumber > INT_NO_2){
    2448:	8a 81       	ldd	r24, Y+2	; 0x02
    244a:	83 30       	cpi	r24, 0x03	; 3
    244c:	18 f0       	brcs	.+6      	; 0x2454 <EXTI_enuDisableInterrupt+0x1e>
		return Local_enuErrorStatus;
    244e:	29 81       	ldd	r18, Y+1	; 0x01
    2450:	2d 83       	std	Y+5, r18	; 0x05
    2452:	2e c0       	rjmp	.+92     	; 0x24b0 <EXTI_enuDisableInterrupt+0x7a>
	}

	else{

		switch(Copy_u8IntNumber){
    2454:	8a 81       	ldd	r24, Y+2	; 0x02
    2456:	28 2f       	mov	r18, r24
    2458:	30 e0       	ldi	r19, 0x00	; 0
    245a:	3c 83       	std	Y+4, r19	; 0x04
    245c:	2b 83       	std	Y+3, r18	; 0x03
    245e:	8b 81       	ldd	r24, Y+3	; 0x03
    2460:	9c 81       	ldd	r25, Y+4	; 0x04
    2462:	81 30       	cpi	r24, 0x01	; 1
    2464:	91 05       	cpc	r25, r1
    2466:	89 f0       	breq	.+34     	; 0x248a <EXTI_enuDisableInterrupt+0x54>
    2468:	2b 81       	ldd	r18, Y+3	; 0x03
    246a:	3c 81       	ldd	r19, Y+4	; 0x04
    246c:	22 30       	cpi	r18, 0x02	; 2
    246e:	31 05       	cpc	r19, r1
    2470:	a1 f0       	breq	.+40     	; 0x249a <EXTI_enuDisableInterrupt+0x64>
    2472:	8b 81       	ldd	r24, Y+3	; 0x03
    2474:	9c 81       	ldd	r25, Y+4	; 0x04
    2476:	00 97       	sbiw	r24, 0x00	; 0
    2478:	b9 f4       	brne	.+46     	; 0x24a8 <EXTI_enuDisableInterrupt+0x72>
		case INT_NO_0:

			
			GICR &= ~(1<<INT0_switch);
    247a:	ab e5       	ldi	r26, 0x5B	; 91
    247c:	b0 e0       	ldi	r27, 0x00	; 0
    247e:	eb e5       	ldi	r30, 0x5B	; 91
    2480:	f0 e0       	ldi	r31, 0x00	; 0
    2482:	80 81       	ld	r24, Z
    2484:	8f 7b       	andi	r24, 0xBF	; 191
    2486:	8c 93       	st	X, r24
    2488:	0f c0       	rjmp	.+30     	; 0x24a8 <EXTI_enuDisableInterrupt+0x72>
			break;

		case INT_NO_1:

			GICR &= ~(1<<INT1_switch);
    248a:	ab e5       	ldi	r26, 0x5B	; 91
    248c:	b0 e0       	ldi	r27, 0x00	; 0
    248e:	eb e5       	ldi	r30, 0x5B	; 91
    2490:	f0 e0       	ldi	r31, 0x00	; 0
    2492:	80 81       	ld	r24, Z
    2494:	8f 77       	andi	r24, 0x7F	; 127
    2496:	8c 93       	st	X, r24
    2498:	07 c0       	rjmp	.+14     	; 0x24a8 <EXTI_enuDisableInterrupt+0x72>
			break;

		case INT_NO_2:

			GICR &= ~(1<<INT2_switch);
    249a:	ab e5       	ldi	r26, 0x5B	; 91
    249c:	b0 e0       	ldi	r27, 0x00	; 0
    249e:	eb e5       	ldi	r30, 0x5B	; 91
    24a0:	f0 e0       	ldi	r31, 0x00	; 0
    24a2:	80 81       	ld	r24, Z
    24a4:	8f 7d       	andi	r24, 0xDF	; 223
    24a6:	8c 93       	st	X, r24
		}

		Local_enuErrorStatus = ERROR_STATUS_OK;
    24a8:	81 e0       	ldi	r24, 0x01	; 1
    24aa:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorStatus;
    24ac:	99 81       	ldd	r25, Y+1	; 0x01
    24ae:	9d 83       	std	Y+5, r25	; 0x05
    24b0:	8d 81       	ldd	r24, Y+5	; 0x05
}
    24b2:	0f 90       	pop	r0
    24b4:	0f 90       	pop	r0
    24b6:	0f 90       	pop	r0
    24b8:	0f 90       	pop	r0
    24ba:	0f 90       	pop	r0
    24bc:	cf 91       	pop	r28
    24be:	df 91       	pop	r29
    24c0:	08 95       	ret

000024c2 <EXTI_enuSetSenseLevel>:


ErrorStatus_t EXTI_enuSetSenseLevel(uint8_t Copy_u8IntNumber,  uint8_t Copy_u8SenseLevel){
    24c2:	df 93       	push	r29
    24c4:	cf 93       	push	r28
    24c6:	cd b7       	in	r28, 0x3d	; 61
    24c8:	de b7       	in	r29, 0x3e	; 62
    24ca:	2c 97       	sbiw	r28, 0x0c	; 12
    24cc:	0f b6       	in	r0, 0x3f	; 63
    24ce:	f8 94       	cli
    24d0:	de bf       	out	0x3e, r29	; 62
    24d2:	0f be       	out	0x3f, r0	; 63
    24d4:	cd bf       	out	0x3d, r28	; 61
    24d6:	8a 83       	std	Y+2, r24	; 0x02
    24d8:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    24da:	19 82       	std	Y+1, r1	; 0x01


	if( (Copy_u8IntNumber > INT_NO_2) || Copy_u8SenseLevel > EXTI_RISING_EDGE){
    24dc:	8a 81       	ldd	r24, Y+2	; 0x02
    24de:	83 30       	cpi	r24, 0x03	; 3
    24e0:	18 f4       	brcc	.+6      	; 0x24e8 <EXTI_enuSetSenseLevel+0x26>
    24e2:	8b 81       	ldd	r24, Y+3	; 0x03
    24e4:	84 30       	cpi	r24, 0x04	; 4
    24e6:	18 f0       	brcs	.+6      	; 0x24ee <EXTI_enuSetSenseLevel+0x2c>

		return Local_enuErrorStatus;
    24e8:	29 81       	ldd	r18, Y+1	; 0x01
    24ea:	2c 87       	std	Y+12, r18	; 0x0c
    24ec:	ef c0       	rjmp	.+478    	; 0x26cc <EXTI_enuSetSenseLevel+0x20a>
	}

	else{

		switch(Copy_u8IntNumber){
    24ee:	8a 81       	ldd	r24, Y+2	; 0x02
    24f0:	28 2f       	mov	r18, r24
    24f2:	30 e0       	ldi	r19, 0x00	; 0
    24f4:	3b 87       	std	Y+11, r19	; 0x0b
    24f6:	2a 87       	std	Y+10, r18	; 0x0a
    24f8:	8a 85       	ldd	r24, Y+10	; 0x0a
    24fa:	9b 85       	ldd	r25, Y+11	; 0x0b
    24fc:	81 30       	cpi	r24, 0x01	; 1
    24fe:	91 05       	cpc	r25, r1
    2500:	09 f4       	brne	.+2      	; 0x2504 <EXTI_enuSetSenseLevel+0x42>
    2502:	66 c0       	rjmp	.+204    	; 0x25d0 <EXTI_enuSetSenseLevel+0x10e>
    2504:	2a 85       	ldd	r18, Y+10	; 0x0a
    2506:	3b 85       	ldd	r19, Y+11	; 0x0b
    2508:	22 30       	cpi	r18, 0x02	; 2
    250a:	31 05       	cpc	r19, r1
    250c:	09 f4       	brne	.+2      	; 0x2510 <EXTI_enuSetSenseLevel+0x4e>
    250e:	bb c0       	rjmp	.+374    	; 0x2686 <EXTI_enuSetSenseLevel+0x1c4>
    2510:	8a 85       	ldd	r24, Y+10	; 0x0a
    2512:	9b 85       	ldd	r25, Y+11	; 0x0b
    2514:	00 97       	sbiw	r24, 0x00	; 0
    2516:	09 f0       	breq	.+2      	; 0x251a <EXTI_enuSetSenseLevel+0x58>
    2518:	d5 c0       	rjmp	.+426    	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>
		case INT_NO_0:

			/**************** INT0 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
    251a:	8b 81       	ldd	r24, Y+3	; 0x03
    251c:	28 2f       	mov	r18, r24
    251e:	30 e0       	ldi	r19, 0x00	; 0
    2520:	39 87       	std	Y+9, r19	; 0x09
    2522:	28 87       	std	Y+8, r18	; 0x08
    2524:	88 85       	ldd	r24, Y+8	; 0x08
    2526:	99 85       	ldd	r25, Y+9	; 0x09
    2528:	81 30       	cpi	r24, 0x01	; 1
    252a:	91 05       	cpc	r25, r1
    252c:	a9 f0       	breq	.+42     	; 0x2558 <EXTI_enuSetSenseLevel+0x96>
    252e:	28 85       	ldd	r18, Y+8	; 0x08
    2530:	39 85       	ldd	r19, Y+9	; 0x09
    2532:	22 30       	cpi	r18, 0x02	; 2
    2534:	31 05       	cpc	r19, r1
    2536:	2c f4       	brge	.+10     	; 0x2542 <EXTI_enuSetSenseLevel+0x80>
    2538:	88 85       	ldd	r24, Y+8	; 0x08
    253a:	99 85       	ldd	r25, Y+9	; 0x09
    253c:	00 97       	sbiw	r24, 0x00	; 0
    253e:	d9 f0       	breq	.+54     	; 0x2576 <EXTI_enuSetSenseLevel+0xb4>
    2540:	c1 c0       	rjmp	.+386    	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>
    2542:	28 85       	ldd	r18, Y+8	; 0x08
    2544:	39 85       	ldd	r19, Y+9	; 0x09
    2546:	22 30       	cpi	r18, 0x02	; 2
    2548:	31 05       	cpc	r19, r1
    254a:	21 f1       	breq	.+72     	; 0x2594 <EXTI_enuSetSenseLevel+0xd2>
    254c:	88 85       	ldd	r24, Y+8	; 0x08
    254e:	99 85       	ldd	r25, Y+9	; 0x09
    2550:	83 30       	cpi	r24, 0x03	; 3
    2552:	91 05       	cpc	r25, r1
    2554:	71 f1       	breq	.+92     	; 0x25b2 <EXTI_enuSetSenseLevel+0xf0>
    2556:	b6 c0       	rjmp	.+364    	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>
				case EXTI_ANY_lOGICALCHANGE:

					MCUCR |=  (1 << ISC00);
    2558:	a5 e5       	ldi	r26, 0x55	; 85
    255a:	b0 e0       	ldi	r27, 0x00	; 0
    255c:	e5 e5       	ldi	r30, 0x55	; 85
    255e:	f0 e0       	ldi	r31, 0x00	; 0
    2560:	80 81       	ld	r24, Z
    2562:	81 60       	ori	r24, 0x01	; 1
    2564:	8c 93       	st	X, r24
					MCUCR &= ~(1 << ISC01);
    2566:	a5 e5       	ldi	r26, 0x55	; 85
    2568:	b0 e0       	ldi	r27, 0x00	; 0
    256a:	e5 e5       	ldi	r30, 0x55	; 85
    256c:	f0 e0       	ldi	r31, 0x00	; 0
    256e:	80 81       	ld	r24, Z
    2570:	8d 7f       	andi	r24, 0xFD	; 253
    2572:	8c 93       	st	X, r24
    2574:	a7 c0       	rjmp	.+334    	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_LOW_LEVEL:

					MCUCR &= ~(1 << ISC00);
    2576:	a5 e5       	ldi	r26, 0x55	; 85
    2578:	b0 e0       	ldi	r27, 0x00	; 0
    257a:	e5 e5       	ldi	r30, 0x55	; 85
    257c:	f0 e0       	ldi	r31, 0x00	; 0
    257e:	80 81       	ld	r24, Z
    2580:	8e 7f       	andi	r24, 0xFE	; 254
    2582:	8c 93       	st	X, r24
					MCUCR &= ~(1 << ISC01);
    2584:	a5 e5       	ldi	r26, 0x55	; 85
    2586:	b0 e0       	ldi	r27, 0x00	; 0
    2588:	e5 e5       	ldi	r30, 0x55	; 85
    258a:	f0 e0       	ldi	r31, 0x00	; 0
    258c:	80 81       	ld	r24, Z
    258e:	8d 7f       	andi	r24, 0xFD	; 253
    2590:	8c 93       	st	X, r24
    2592:	98 c0       	rjmp	.+304    	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_FALLING_EDGE:

					MCUCR &= ~(1 << ISC00);
    2594:	a5 e5       	ldi	r26, 0x55	; 85
    2596:	b0 e0       	ldi	r27, 0x00	; 0
    2598:	e5 e5       	ldi	r30, 0x55	; 85
    259a:	f0 e0       	ldi	r31, 0x00	; 0
    259c:	80 81       	ld	r24, Z
    259e:	8e 7f       	andi	r24, 0xFE	; 254
    25a0:	8c 93       	st	X, r24
					MCUCR |=  (1 << ISC01);
    25a2:	a5 e5       	ldi	r26, 0x55	; 85
    25a4:	b0 e0       	ldi	r27, 0x00	; 0
    25a6:	e5 e5       	ldi	r30, 0x55	; 85
    25a8:	f0 e0       	ldi	r31, 0x00	; 0
    25aa:	80 81       	ld	r24, Z
    25ac:	82 60       	ori	r24, 0x02	; 2
    25ae:	8c 93       	st	X, r24
    25b0:	89 c0       	rjmp	.+274    	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_RISING_EDGE:

					MCUCR |=  (1 << ISC00);
    25b2:	a5 e5       	ldi	r26, 0x55	; 85
    25b4:	b0 e0       	ldi	r27, 0x00	; 0
    25b6:	e5 e5       	ldi	r30, 0x55	; 85
    25b8:	f0 e0       	ldi	r31, 0x00	; 0
    25ba:	80 81       	ld	r24, Z
    25bc:	81 60       	ori	r24, 0x01	; 1
    25be:	8c 93       	st	X, r24
					MCUCR |=  (1 << ISC01);
    25c0:	a5 e5       	ldi	r26, 0x55	; 85
    25c2:	b0 e0       	ldi	r27, 0x00	; 0
    25c4:	e5 e5       	ldi	r30, 0x55	; 85
    25c6:	f0 e0       	ldi	r31, 0x00	; 0
    25c8:	80 81       	ld	r24, Z
    25ca:	82 60       	ori	r24, 0x02	; 2
    25cc:	8c 93       	st	X, r24
    25ce:	7a c0       	rjmp	.+244    	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>
			/**************************************************/

		case INT_NO_1:

			/**************** 1 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
    25d0:	8b 81       	ldd	r24, Y+3	; 0x03
    25d2:	28 2f       	mov	r18, r24
    25d4:	30 e0       	ldi	r19, 0x00	; 0
    25d6:	3f 83       	std	Y+7, r19	; 0x07
    25d8:	2e 83       	std	Y+6, r18	; 0x06
    25da:	8e 81       	ldd	r24, Y+6	; 0x06
    25dc:	9f 81       	ldd	r25, Y+7	; 0x07
    25de:	81 30       	cpi	r24, 0x01	; 1
    25e0:	91 05       	cpc	r25, r1
    25e2:	a9 f0       	breq	.+42     	; 0x260e <EXTI_enuSetSenseLevel+0x14c>
    25e4:	2e 81       	ldd	r18, Y+6	; 0x06
    25e6:	3f 81       	ldd	r19, Y+7	; 0x07
    25e8:	22 30       	cpi	r18, 0x02	; 2
    25ea:	31 05       	cpc	r19, r1
    25ec:	2c f4       	brge	.+10     	; 0x25f8 <EXTI_enuSetSenseLevel+0x136>
    25ee:	8e 81       	ldd	r24, Y+6	; 0x06
    25f0:	9f 81       	ldd	r25, Y+7	; 0x07
    25f2:	00 97       	sbiw	r24, 0x00	; 0
    25f4:	d9 f0       	breq	.+54     	; 0x262c <EXTI_enuSetSenseLevel+0x16a>
    25f6:	66 c0       	rjmp	.+204    	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>
    25f8:	2e 81       	ldd	r18, Y+6	; 0x06
    25fa:	3f 81       	ldd	r19, Y+7	; 0x07
    25fc:	22 30       	cpi	r18, 0x02	; 2
    25fe:	31 05       	cpc	r19, r1
    2600:	21 f1       	breq	.+72     	; 0x264a <EXTI_enuSetSenseLevel+0x188>
    2602:	8e 81       	ldd	r24, Y+6	; 0x06
    2604:	9f 81       	ldd	r25, Y+7	; 0x07
    2606:	83 30       	cpi	r24, 0x03	; 3
    2608:	91 05       	cpc	r25, r1
    260a:	71 f1       	breq	.+92     	; 0x2668 <EXTI_enuSetSenseLevel+0x1a6>
    260c:	5b c0       	rjmp	.+182    	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>
			case EXTI_ANY_lOGICALCHANGE:

				MCUCR |=   (1 << ISC10);
    260e:	a5 e5       	ldi	r26, 0x55	; 85
    2610:	b0 e0       	ldi	r27, 0x00	; 0
    2612:	e5 e5       	ldi	r30, 0x55	; 85
    2614:	f0 e0       	ldi	r31, 0x00	; 0
    2616:	80 81       	ld	r24, Z
    2618:	84 60       	ori	r24, 0x04	; 4
    261a:	8c 93       	st	X, r24
				MCUCR &=  ~(1 << ISC11);
    261c:	a5 e5       	ldi	r26, 0x55	; 85
    261e:	b0 e0       	ldi	r27, 0x00	; 0
    2620:	e5 e5       	ldi	r30, 0x55	; 85
    2622:	f0 e0       	ldi	r31, 0x00	; 0
    2624:	80 81       	ld	r24, Z
    2626:	87 7f       	andi	r24, 0xF7	; 247
    2628:	8c 93       	st	X, r24
    262a:	4c c0       	rjmp	.+152    	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>

				break;

			case EXTI_LOW_LEVEL:

				MCUCR &=  ~(1 << ISC10);
    262c:	a5 e5       	ldi	r26, 0x55	; 85
    262e:	b0 e0       	ldi	r27, 0x00	; 0
    2630:	e5 e5       	ldi	r30, 0x55	; 85
    2632:	f0 e0       	ldi	r31, 0x00	; 0
    2634:	80 81       	ld	r24, Z
    2636:	8b 7f       	andi	r24, 0xFB	; 251
    2638:	8c 93       	st	X, r24
				MCUCR &=  ~(1 << ISC11);
    263a:	a5 e5       	ldi	r26, 0x55	; 85
    263c:	b0 e0       	ldi	r27, 0x00	; 0
    263e:	e5 e5       	ldi	r30, 0x55	; 85
    2640:	f0 e0       	ldi	r31, 0x00	; 0
    2642:	80 81       	ld	r24, Z
    2644:	87 7f       	andi	r24, 0xF7	; 247
    2646:	8c 93       	st	X, r24
    2648:	3d c0       	rjmp	.+122    	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>

				break;

			case EXTI_FALLING_EDGE:

				MCUCR &=  ~(1 << ISC10);
    264a:	a5 e5       	ldi	r26, 0x55	; 85
    264c:	b0 e0       	ldi	r27, 0x00	; 0
    264e:	e5 e5       	ldi	r30, 0x55	; 85
    2650:	f0 e0       	ldi	r31, 0x00	; 0
    2652:	80 81       	ld	r24, Z
    2654:	8b 7f       	andi	r24, 0xFB	; 251
    2656:	8c 93       	st	X, r24
				MCUCR |=   (1 << ISC11);
    2658:	a5 e5       	ldi	r26, 0x55	; 85
    265a:	b0 e0       	ldi	r27, 0x00	; 0
    265c:	e5 e5       	ldi	r30, 0x55	; 85
    265e:	f0 e0       	ldi	r31, 0x00	; 0
    2660:	80 81       	ld	r24, Z
    2662:	88 60       	ori	r24, 0x08	; 8
    2664:	8c 93       	st	X, r24
    2666:	2e c0       	rjmp	.+92     	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>

				break;

			case EXTI_RISING_EDGE:

				MCUCR |=  (1 << ISC10);
    2668:	a5 e5       	ldi	r26, 0x55	; 85
    266a:	b0 e0       	ldi	r27, 0x00	; 0
    266c:	e5 e5       	ldi	r30, 0x55	; 85
    266e:	f0 e0       	ldi	r31, 0x00	; 0
    2670:	80 81       	ld	r24, Z
    2672:	84 60       	ori	r24, 0x04	; 4
    2674:	8c 93       	st	X, r24
				MCUCR |=  (1 << ISC11);
    2676:	a5 e5       	ldi	r26, 0x55	; 85
    2678:	b0 e0       	ldi	r27, 0x00	; 0
    267a:	e5 e5       	ldi	r30, 0x55	; 85
    267c:	f0 e0       	ldi	r31, 0x00	; 0
    267e:	80 81       	ld	r24, Z
    2680:	88 60       	ori	r24, 0x08	; 8
    2682:	8c 93       	st	X, r24
    2684:	1f c0       	rjmp	.+62     	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>


		case INT_NO_2:

			/**************** INT2 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
    2686:	8b 81       	ldd	r24, Y+3	; 0x03
    2688:	28 2f       	mov	r18, r24
    268a:	30 e0       	ldi	r19, 0x00	; 0
    268c:	3d 83       	std	Y+5, r19	; 0x05
    268e:	2c 83       	std	Y+4, r18	; 0x04
    2690:	8c 81       	ldd	r24, Y+4	; 0x04
    2692:	9d 81       	ldd	r25, Y+5	; 0x05
    2694:	82 30       	cpi	r24, 0x02	; 2
    2696:	91 05       	cpc	r25, r1
    2698:	31 f0       	breq	.+12     	; 0x26a6 <EXTI_enuSetSenseLevel+0x1e4>
    269a:	2c 81       	ldd	r18, Y+4	; 0x04
    269c:	3d 81       	ldd	r19, Y+5	; 0x05
    269e:	23 30       	cpi	r18, 0x03	; 3
    26a0:	31 05       	cpc	r19, r1
    26a2:	49 f0       	breq	.+18     	; 0x26b6 <EXTI_enuSetSenseLevel+0x1f4>
    26a4:	0f c0       	rjmp	.+30     	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>

				case EXTI_FALLING_EDGE:
					MCUCSR &= ~(1 << ISC2);
    26a6:	a4 e5       	ldi	r26, 0x54	; 84
    26a8:	b0 e0       	ldi	r27, 0x00	; 0
    26aa:	e4 e5       	ldi	r30, 0x54	; 84
    26ac:	f0 e0       	ldi	r31, 0x00	; 0
    26ae:	80 81       	ld	r24, Z
    26b0:	8f 7b       	andi	r24, 0xBF	; 191
    26b2:	8c 93       	st	X, r24
    26b4:	07 c0       	rjmp	.+14     	; 0x26c4 <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_RISING_EDGE:

					MCUCSR |= (1 << ISC2);
    26b6:	a4 e5       	ldi	r26, 0x54	; 84
    26b8:	b0 e0       	ldi	r27, 0x00	; 0
    26ba:	e4 e5       	ldi	r30, 0x54	; 84
    26bc:	f0 e0       	ldi	r31, 0x00	; 0
    26be:	80 81       	ld	r24, Z
    26c0:	80 64       	ori	r24, 0x40	; 64
    26c2:	8c 93       	st	X, r24

			/**************************************************/
		}


		Local_enuErrorStatus = ERROR_STATUS_OK;
    26c4:	81 e0       	ldi	r24, 0x01	; 1
    26c6:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorStatus;
    26c8:	39 81       	ldd	r19, Y+1	; 0x01
    26ca:	3c 87       	std	Y+12, r19	; 0x0c
    26cc:	8c 85       	ldd	r24, Y+12	; 0x0c
}
    26ce:	2c 96       	adiw	r28, 0x0c	; 12
    26d0:	0f b6       	in	r0, 0x3f	; 63
    26d2:	f8 94       	cli
    26d4:	de bf       	out	0x3e, r29	; 62
    26d6:	0f be       	out	0x3f, r0	; 63
    26d8:	cd bf       	out	0x3d, r28	; 61
    26da:	cf 91       	pop	r28
    26dc:	df 91       	pop	r29
    26de:	08 95       	ret

000026e0 <EXTI_enuSetCallBack>:


ErrorStatus_t EXTI_enuSetCallBack( void (*Copy_pfunAppFun)(void), uint8_t Copy_u8IntNumber){
    26e0:	df 93       	push	r29
    26e2:	cf 93       	push	r28
    26e4:	00 d0       	rcall	.+0      	; 0x26e6 <EXTI_enuSetCallBack+0x6>
    26e6:	00 d0       	rcall	.+0      	; 0x26e8 <EXTI_enuSetCallBack+0x8>
    26e8:	0f 92       	push	r0
    26ea:	cd b7       	in	r28, 0x3d	; 61
    26ec:	de b7       	in	r29, 0x3e	; 62
    26ee:	9b 83       	std	Y+3, r25	; 0x03
    26f0:	8a 83       	std	Y+2, r24	; 0x02
    26f2:	6c 83       	std	Y+4, r22	; 0x04

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    26f4:	19 82       	std	Y+1, r1	; 0x01


	if( (Copy_pfunAppFun == NULL ) ){
    26f6:	8a 81       	ldd	r24, Y+2	; 0x02
    26f8:	9b 81       	ldd	r25, Y+3	; 0x03
    26fa:	00 97       	sbiw	r24, 0x00	; 0
    26fc:	29 f4       	brne	.+10     	; 0x2708 <EXTI_enuSetCallBack+0x28>


		Local_enuErrorStatus = ERROR_STATUS_NULL_POINTER;
    26fe:	83 e0       	ldi	r24, 0x03	; 3
    2700:	89 83       	std	Y+1, r24	; 0x01
		return Local_enuErrorStatus;
    2702:	89 81       	ldd	r24, Y+1	; 0x01
    2704:	8d 83       	std	Y+5, r24	; 0x05
    2706:	18 c0       	rjmp	.+48     	; 0x2738 <EXTI_enuSetCallBack+0x58>
	}

	else if(Copy_u8IntNumber > INT_NO_2){
    2708:	8c 81       	ldd	r24, Y+4	; 0x04
    270a:	83 30       	cpi	r24, 0x03	; 3
    270c:	28 f0       	brcs	.+10     	; 0x2718 <EXTI_enuSetCallBack+0x38>

		Local_enuErrorStatus = ERROR_OUT_OF_RANGE;
    270e:	84 e0       	ldi	r24, 0x04	; 4
    2710:	89 83       	std	Y+1, r24	; 0x01
		return Local_enuErrorStatus;
    2712:	89 81       	ldd	r24, Y+1	; 0x01
    2714:	8d 83       	std	Y+5, r24	; 0x05
    2716:	10 c0       	rjmp	.+32     	; 0x2738 <EXTI_enuSetCallBack+0x58>
	}

	else{
		EXTI_pfunISRFun[Copy_u8IntNumber] = Copy_pfunAppFun;
    2718:	8c 81       	ldd	r24, Y+4	; 0x04
    271a:	88 2f       	mov	r24, r24
    271c:	90 e0       	ldi	r25, 0x00	; 0
    271e:	88 0f       	add	r24, r24
    2720:	99 1f       	adc	r25, r25
    2722:	fc 01       	movw	r30, r24
    2724:	e4 56       	subi	r30, 0x64	; 100
    2726:	fe 4f       	sbci	r31, 0xFE	; 254
    2728:	8a 81       	ldd	r24, Y+2	; 0x02
    272a:	9b 81       	ldd	r25, Y+3	; 0x03
    272c:	91 83       	std	Z+1, r25	; 0x01
    272e:	80 83       	st	Z, r24
	}


	Local_enuErrorStatus = ERROR_STATUS_OK;
    2730:	81 e0       	ldi	r24, 0x01	; 1
    2732:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrorStatus;
    2734:	89 81       	ldd	r24, Y+1	; 0x01
    2736:	8d 83       	std	Y+5, r24	; 0x05
    2738:	8d 81       	ldd	r24, Y+5	; 0x05
}
    273a:	0f 90       	pop	r0
    273c:	0f 90       	pop	r0
    273e:	0f 90       	pop	r0
    2740:	0f 90       	pop	r0
    2742:	0f 90       	pop	r0
    2744:	cf 91       	pop	r28
    2746:	df 91       	pop	r29
    2748:	08 95       	ret

0000274a <__vector_1>:


ISR(INT0_vect){
    274a:	1f 92       	push	r1
    274c:	0f 92       	push	r0
    274e:	0f b6       	in	r0, 0x3f	; 63
    2750:	0f 92       	push	r0
    2752:	11 24       	eor	r1, r1
    2754:	2f 93       	push	r18
    2756:	3f 93       	push	r19
    2758:	4f 93       	push	r20
    275a:	5f 93       	push	r21
    275c:	6f 93       	push	r22
    275e:	7f 93       	push	r23
    2760:	8f 93       	push	r24
    2762:	9f 93       	push	r25
    2764:	af 93       	push	r26
    2766:	bf 93       	push	r27
    2768:	ef 93       	push	r30
    276a:	ff 93       	push	r31
    276c:	df 93       	push	r29
    276e:	cf 93       	push	r28
    2770:	cd b7       	in	r28, 0x3d	; 61
    2772:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT_NO_0] != NULL){
    2774:	80 91 9c 01 	lds	r24, 0x019C
    2778:	90 91 9d 01 	lds	r25, 0x019D
    277c:	00 97       	sbiw	r24, 0x00	; 0
    277e:	29 f0       	breq	.+10     	; 0x278a <__vector_1+0x40>
			EXTI_pfunISRFun[INT_NO_0]();
    2780:	e0 91 9c 01 	lds	r30, 0x019C
    2784:	f0 91 9d 01 	lds	r31, 0x019D
    2788:	09 95       	icall
		}
}
    278a:	cf 91       	pop	r28
    278c:	df 91       	pop	r29
    278e:	ff 91       	pop	r31
    2790:	ef 91       	pop	r30
    2792:	bf 91       	pop	r27
    2794:	af 91       	pop	r26
    2796:	9f 91       	pop	r25
    2798:	8f 91       	pop	r24
    279a:	7f 91       	pop	r23
    279c:	6f 91       	pop	r22
    279e:	5f 91       	pop	r21
    27a0:	4f 91       	pop	r20
    27a2:	3f 91       	pop	r19
    27a4:	2f 91       	pop	r18
    27a6:	0f 90       	pop	r0
    27a8:	0f be       	out	0x3f, r0	; 63
    27aa:	0f 90       	pop	r0
    27ac:	1f 90       	pop	r1
    27ae:	18 95       	reti

000027b0 <__vector_2>:




ISR(INT1_vect){
    27b0:	1f 92       	push	r1
    27b2:	0f 92       	push	r0
    27b4:	0f b6       	in	r0, 0x3f	; 63
    27b6:	0f 92       	push	r0
    27b8:	11 24       	eor	r1, r1
    27ba:	2f 93       	push	r18
    27bc:	3f 93       	push	r19
    27be:	4f 93       	push	r20
    27c0:	5f 93       	push	r21
    27c2:	6f 93       	push	r22
    27c4:	7f 93       	push	r23
    27c6:	8f 93       	push	r24
    27c8:	9f 93       	push	r25
    27ca:	af 93       	push	r26
    27cc:	bf 93       	push	r27
    27ce:	ef 93       	push	r30
    27d0:	ff 93       	push	r31
    27d2:	df 93       	push	r29
    27d4:	cf 93       	push	r28
    27d6:	cd b7       	in	r28, 0x3d	; 61
    27d8:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT_NO_1] != NULL){
    27da:	80 91 9e 01 	lds	r24, 0x019E
    27de:	90 91 9f 01 	lds	r25, 0x019F
    27e2:	00 97       	sbiw	r24, 0x00	; 0
    27e4:	29 f0       	breq	.+10     	; 0x27f0 <__vector_2+0x40>
			EXTI_pfunISRFun[INT_NO_1]();
    27e6:	e0 91 9e 01 	lds	r30, 0x019E
    27ea:	f0 91 9f 01 	lds	r31, 0x019F
    27ee:	09 95       	icall
		}
}
    27f0:	cf 91       	pop	r28
    27f2:	df 91       	pop	r29
    27f4:	ff 91       	pop	r31
    27f6:	ef 91       	pop	r30
    27f8:	bf 91       	pop	r27
    27fa:	af 91       	pop	r26
    27fc:	9f 91       	pop	r25
    27fe:	8f 91       	pop	r24
    2800:	7f 91       	pop	r23
    2802:	6f 91       	pop	r22
    2804:	5f 91       	pop	r21
    2806:	4f 91       	pop	r20
    2808:	3f 91       	pop	r19
    280a:	2f 91       	pop	r18
    280c:	0f 90       	pop	r0
    280e:	0f be       	out	0x3f, r0	; 63
    2810:	0f 90       	pop	r0
    2812:	1f 90       	pop	r1
    2814:	18 95       	reti

00002816 <__vector_3>:



ISR(INT2_vect){
    2816:	1f 92       	push	r1
    2818:	0f 92       	push	r0
    281a:	0f b6       	in	r0, 0x3f	; 63
    281c:	0f 92       	push	r0
    281e:	11 24       	eor	r1, r1
    2820:	2f 93       	push	r18
    2822:	3f 93       	push	r19
    2824:	4f 93       	push	r20
    2826:	5f 93       	push	r21
    2828:	6f 93       	push	r22
    282a:	7f 93       	push	r23
    282c:	8f 93       	push	r24
    282e:	9f 93       	push	r25
    2830:	af 93       	push	r26
    2832:	bf 93       	push	r27
    2834:	ef 93       	push	r30
    2836:	ff 93       	push	r31
    2838:	df 93       	push	r29
    283a:	cf 93       	push	r28
    283c:	cd b7       	in	r28, 0x3d	; 61
    283e:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT_NO_2] != NULL){
    2840:	80 91 a0 01 	lds	r24, 0x01A0
    2844:	90 91 a1 01 	lds	r25, 0x01A1
    2848:	00 97       	sbiw	r24, 0x00	; 0
    284a:	29 f0       	breq	.+10     	; 0x2856 <__vector_3+0x40>
			EXTI_pfunISRFun[INT_NO_2]();
    284c:	e0 91 a0 01 	lds	r30, 0x01A0
    2850:	f0 91 a1 01 	lds	r31, 0x01A1
    2854:	09 95       	icall
		}
}
    2856:	cf 91       	pop	r28
    2858:	df 91       	pop	r29
    285a:	ff 91       	pop	r31
    285c:	ef 91       	pop	r30
    285e:	bf 91       	pop	r27
    2860:	af 91       	pop	r26
    2862:	9f 91       	pop	r25
    2864:	8f 91       	pop	r24
    2866:	7f 91       	pop	r23
    2868:	6f 91       	pop	r22
    286a:	5f 91       	pop	r21
    286c:	4f 91       	pop	r20
    286e:	3f 91       	pop	r19
    2870:	2f 91       	pop	r18
    2872:	0f 90       	pop	r0
    2874:	0f be       	out	0x3f, r0	; 63
    2876:	0f 90       	pop	r0
    2878:	1f 90       	pop	r1
    287a:	18 95       	reti

0000287c <DIO_enuInit>:



///********************************** Module intialization **********************************/
ErrorStatus_t DIO_enuInit(void)
{
    287c:	df 93       	push	r29
    287e:	cf 93       	push	r28
    2880:	0f 92       	push	r0
    2882:	cd b7       	in	r28, 0x3d	; 61
    2884:	de b7       	in	r29, 0x3e	; 62
    ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2886:	19 82       	std	Y+1, r1	; 0x01

	/***************** Group A *****************/
	DDRA = CONC(DIO_u8PA0_DIR, DIO_u8PA1_DIR,
    2888:	ea e3       	ldi	r30, 0x3A	; 58
    288a:	f0 e0       	ldi	r31, 0x00	; 0
    288c:	80 ef       	ldi	r24, 0xF0	; 240
    288e:	80 83       	st	Z, r24
				DIO_u8PA2_DIR, DIO_u8PA3_DIR,
				DIO_u8PA4_DIR, DIO_u8PA5_DIR,
				DIO_u8PA6_DIR, DIO_u8PA7_DIR);

	PORTA = CONC(DIO_u8PA0_VALUE, DIO_u8PA1_VALUE,
    2890:	eb e3       	ldi	r30, 0x3B	; 59
    2892:	f0 e0       	ldi	r31, 0x00	; 0
    2894:	83 ec       	ldi	r24, 0xC3	; 195
    2896:	80 83       	st	Z, r24
				DIO_u8PA6_VALUE, DIO_u8PA7_VALUE);
	/******************************************/


	/***************** Group B *****************/
	DDRB = CONC(DIO_u8PB0_DIR, DIO_u8PB1_DIR,
    2898:	e7 e3       	ldi	r30, 0x37	; 55
    289a:	f0 e0       	ldi	r31, 0x00	; 0
    289c:	80 ef       	ldi	r24, 0xF0	; 240
    289e:	80 83       	st	Z, r24
				DIO_u8PB2_DIR, DIO_u8PB3_DIR,
				DIO_u8PB4_DIR, DIO_u8PB5_DIR,
				DIO_u8PB6_DIR, DIO_u8PB7_DIR);

	PORTB = CONC(DIO_u8PB0_VALUE, DIO_u8PB1_VALUE,
    28a0:	e8 e3       	ldi	r30, 0x38	; 56
    28a2:	f0 e0       	ldi	r31, 0x00	; 0
    28a4:	83 ec       	ldi	r24, 0xC3	; 195
    28a6:	80 83       	st	Z, r24
				DIO_u8PB6_VALUE, DIO_u8PB7_VALUE);
	/******************************************/


	/***************** Group C *****************/
	DDRC = CONC(DIO_u8PC0_DIR, DIO_u8PC1_DIR,
    28a8:	e4 e3       	ldi	r30, 0x34	; 52
    28aa:	f0 e0       	ldi	r31, 0x00	; 0
    28ac:	80 ef       	ldi	r24, 0xF0	; 240
    28ae:	80 83       	st	Z, r24
				DIO_u8PC2_DIR, DIO_u8PC3_DIR,
				DIO_u8PC4_DIR, DIO_u8PC5_DIR,
				DIO_u8PC6_DIR, DIO_u8PC7_DIR);

	PORTC = CONC(DIO_u8PC0_VALUE, DIO_u8PC1_VALUE,
    28b0:	e5 e3       	ldi	r30, 0x35	; 53
    28b2:	f0 e0       	ldi	r31, 0x00	; 0
    28b4:	83 ec       	ldi	r24, 0xC3	; 195
    28b6:	80 83       	st	Z, r24
				DIO_u8PC6_VALUE, DIO_u8PC7_VALUE);
	/******************************************/


	/***************** Group D *****************/
	DDRD = CONC(DIO_u8PD0_DIR, DIO_u8PD1_DIR,
    28b8:	e1 e3       	ldi	r30, 0x31	; 49
    28ba:	f0 e0       	ldi	r31, 0x00	; 0
    28bc:	80 ef       	ldi	r24, 0xF0	; 240
    28be:	80 83       	st	Z, r24
				DIO_u8PD2_DIR, DIO_u8PD3_DIR,
				DIO_u8PD4_DIR, DIO_u8PD5_DIR,
				DIO_u8PD6_DIR, DIO_u8PD7_DIR);

	PORTD = CONC(DIO_u8PD0_VALUE, DIO_u8PD1_VALUE,
    28c0:	e2 e3       	ldi	r30, 0x32	; 50
    28c2:	f0 e0       	ldi	r31, 0x00	; 0
    28c4:	83 ec       	ldi	r24, 0xC3	; 195
    28c6:	80 83       	st	Z, r24
	/******************************************/
	
	//! (Now we either check if values are set or not ) 


    return Local_enu_ErrorState;
    28c8:	89 81       	ldd	r24, Y+1	; 0x01
}
    28ca:	0f 90       	pop	r0
    28cc:	cf 91       	pop	r28
    28ce:	df 91       	pop	r29
    28d0:	08 95       	ret

000028d2 <DIO_enuSetPinDirection>:
///********************************** Control Pin by Pin **********************************/
// 1. set pin as output or output
ErrorStatus_t DIO_enuSetPinDirection(
	uint8_t Copy_u8PortID,
	uint8_t Copy_u8PinID,
	uint8_t Copy_u8Direction){
    28d2:	df 93       	push	r29
    28d4:	cf 93       	push	r28
    28d6:	cd b7       	in	r28, 0x3d	; 61
    28d8:	de b7       	in	r29, 0x3e	; 62
    28da:	27 97       	sbiw	r28, 0x07	; 7
    28dc:	0f b6       	in	r0, 0x3f	; 63
    28de:	f8 94       	cli
    28e0:	de bf       	out	0x3e, r29	; 62
    28e2:	0f be       	out	0x3f, r0	; 63
    28e4:	cd bf       	out	0x3d, r28	; 61
    28e6:	8a 83       	std	Y+2, r24	; 0x02
    28e8:	6b 83       	std	Y+3, r22	; 0x03
    28ea:	4c 83       	std	Y+4, r20	; 0x04

	
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    28ec:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7 && Copy_u8Direction <= DIO_u8OUTPUT){
    28ee:	8a 81       	ldd	r24, Y+2	; 0x02
    28f0:	84 30       	cpi	r24, 0x04	; 4
    28f2:	08 f0       	brcs	.+2      	; 0x28f6 <DIO_enuSetPinDirection+0x24>
    28f4:	de c0       	rjmp	.+444    	; 0x2ab2 <DIO_enuSetPinDirection+0x1e0>
    28f6:	8b 81       	ldd	r24, Y+3	; 0x03
    28f8:	88 30       	cpi	r24, 0x08	; 8
    28fa:	08 f0       	brcs	.+2      	; 0x28fe <DIO_enuSetPinDirection+0x2c>
    28fc:	da c0       	rjmp	.+436    	; 0x2ab2 <DIO_enuSetPinDirection+0x1e0>
    28fe:	8c 81       	ldd	r24, Y+4	; 0x04
    2900:	82 30       	cpi	r24, 0x02	; 2
    2902:	08 f0       	brcs	.+2      	; 0x2906 <DIO_enuSetPinDirection+0x34>
    2904:	d6 c0       	rjmp	.+428    	; 0x2ab2 <DIO_enuSetPinDirection+0x1e0>

		switch(Copy_u8PortID){
    2906:	8a 81       	ldd	r24, Y+2	; 0x02
    2908:	28 2f       	mov	r18, r24
    290a:	30 e0       	ldi	r19, 0x00	; 0
    290c:	3f 83       	std	Y+7, r19	; 0x07
    290e:	2e 83       	std	Y+6, r18	; 0x06
    2910:	8e 81       	ldd	r24, Y+6	; 0x06
    2912:	9f 81       	ldd	r25, Y+7	; 0x07
    2914:	81 30       	cpi	r24, 0x01	; 1
    2916:	91 05       	cpc	r25, r1
    2918:	09 f4       	brne	.+2      	; 0x291c <DIO_enuSetPinDirection+0x4a>
    291a:	43 c0       	rjmp	.+134    	; 0x29a2 <DIO_enuSetPinDirection+0xd0>
    291c:	2e 81       	ldd	r18, Y+6	; 0x06
    291e:	3f 81       	ldd	r19, Y+7	; 0x07
    2920:	22 30       	cpi	r18, 0x02	; 2
    2922:	31 05       	cpc	r19, r1
    2924:	2c f4       	brge	.+10     	; 0x2930 <DIO_enuSetPinDirection+0x5e>
    2926:	8e 81       	ldd	r24, Y+6	; 0x06
    2928:	9f 81       	ldd	r25, Y+7	; 0x07
    292a:	00 97       	sbiw	r24, 0x00	; 0
    292c:	71 f0       	breq	.+28     	; 0x294a <DIO_enuSetPinDirection+0x78>
    292e:	bc c0       	rjmp	.+376    	; 0x2aa8 <DIO_enuSetPinDirection+0x1d6>
    2930:	2e 81       	ldd	r18, Y+6	; 0x06
    2932:	3f 81       	ldd	r19, Y+7	; 0x07
    2934:	22 30       	cpi	r18, 0x02	; 2
    2936:	31 05       	cpc	r19, r1
    2938:	09 f4       	brne	.+2      	; 0x293c <DIO_enuSetPinDirection+0x6a>
    293a:	5f c0       	rjmp	.+190    	; 0x29fa <DIO_enuSetPinDirection+0x128>
    293c:	8e 81       	ldd	r24, Y+6	; 0x06
    293e:	9f 81       	ldd	r25, Y+7	; 0x07
    2940:	83 30       	cpi	r24, 0x03	; 3
    2942:	91 05       	cpc	r25, r1
    2944:	09 f4       	brne	.+2      	; 0x2948 <DIO_enuSetPinDirection+0x76>
    2946:	85 c0       	rjmp	.+266    	; 0x2a52 <DIO_enuSetPinDirection+0x180>
    2948:	af c0       	rjmp	.+350    	; 0x2aa8 <DIO_enuSetPinDirection+0x1d6>
			case DIO_u8PortA:
				
				if(Copy_u8Direction == DIO_u8OUTPUT){
    294a:	8c 81       	ldd	r24, Y+4	; 0x04
    294c:	81 30       	cpi	r24, 0x01	; 1
    294e:	a1 f4       	brne	.+40     	; 0x2978 <DIO_enuSetPinDirection+0xa6>
					SET_BIT(DDRA, Copy_u8PinID);
    2950:	aa e3       	ldi	r26, 0x3A	; 58
    2952:	b0 e0       	ldi	r27, 0x00	; 0
    2954:	ea e3       	ldi	r30, 0x3A	; 58
    2956:	f0 e0       	ldi	r31, 0x00	; 0
    2958:	80 81       	ld	r24, Z
    295a:	48 2f       	mov	r20, r24
    295c:	8b 81       	ldd	r24, Y+3	; 0x03
    295e:	28 2f       	mov	r18, r24
    2960:	30 e0       	ldi	r19, 0x00	; 0
    2962:	81 e0       	ldi	r24, 0x01	; 1
    2964:	90 e0       	ldi	r25, 0x00	; 0
    2966:	02 2e       	mov	r0, r18
    2968:	02 c0       	rjmp	.+4      	; 0x296e <DIO_enuSetPinDirection+0x9c>
    296a:	88 0f       	add	r24, r24
    296c:	99 1f       	adc	r25, r25
    296e:	0a 94       	dec	r0
    2970:	e2 f7       	brpl	.-8      	; 0x296a <DIO_enuSetPinDirection+0x98>
    2972:	84 2b       	or	r24, r20
    2974:	8c 93       	st	X, r24
    2976:	98 c0       	rjmp	.+304    	; 0x2aa8 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRA, Copy_u8PinID);
    2978:	aa e3       	ldi	r26, 0x3A	; 58
    297a:	b0 e0       	ldi	r27, 0x00	; 0
    297c:	ea e3       	ldi	r30, 0x3A	; 58
    297e:	f0 e0       	ldi	r31, 0x00	; 0
    2980:	80 81       	ld	r24, Z
    2982:	48 2f       	mov	r20, r24
    2984:	8b 81       	ldd	r24, Y+3	; 0x03
    2986:	28 2f       	mov	r18, r24
    2988:	30 e0       	ldi	r19, 0x00	; 0
    298a:	81 e0       	ldi	r24, 0x01	; 1
    298c:	90 e0       	ldi	r25, 0x00	; 0
    298e:	02 2e       	mov	r0, r18
    2990:	02 c0       	rjmp	.+4      	; 0x2996 <DIO_enuSetPinDirection+0xc4>
    2992:	88 0f       	add	r24, r24
    2994:	99 1f       	adc	r25, r25
    2996:	0a 94       	dec	r0
    2998:	e2 f7       	brpl	.-8      	; 0x2992 <DIO_enuSetPinDirection+0xc0>
    299a:	80 95       	com	r24
    299c:	84 23       	and	r24, r20
    299e:	8c 93       	st	X, r24
    29a0:	83 c0       	rjmp	.+262    	; 0x2aa8 <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortB:
			
				if(Copy_u8Direction == DIO_u8OUTPUT){
    29a2:	8c 81       	ldd	r24, Y+4	; 0x04
    29a4:	81 30       	cpi	r24, 0x01	; 1
    29a6:	a1 f4       	brne	.+40     	; 0x29d0 <DIO_enuSetPinDirection+0xfe>
					SET_BIT(DDRB, Copy_u8PinID);
    29a8:	a7 e3       	ldi	r26, 0x37	; 55
    29aa:	b0 e0       	ldi	r27, 0x00	; 0
    29ac:	e7 e3       	ldi	r30, 0x37	; 55
    29ae:	f0 e0       	ldi	r31, 0x00	; 0
    29b0:	80 81       	ld	r24, Z
    29b2:	48 2f       	mov	r20, r24
    29b4:	8b 81       	ldd	r24, Y+3	; 0x03
    29b6:	28 2f       	mov	r18, r24
    29b8:	30 e0       	ldi	r19, 0x00	; 0
    29ba:	81 e0       	ldi	r24, 0x01	; 1
    29bc:	90 e0       	ldi	r25, 0x00	; 0
    29be:	02 2e       	mov	r0, r18
    29c0:	02 c0       	rjmp	.+4      	; 0x29c6 <DIO_enuSetPinDirection+0xf4>
    29c2:	88 0f       	add	r24, r24
    29c4:	99 1f       	adc	r25, r25
    29c6:	0a 94       	dec	r0
    29c8:	e2 f7       	brpl	.-8      	; 0x29c2 <DIO_enuSetPinDirection+0xf0>
    29ca:	84 2b       	or	r24, r20
    29cc:	8c 93       	st	X, r24
    29ce:	6c c0       	rjmp	.+216    	; 0x2aa8 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRB, Copy_u8PinID);
    29d0:	a7 e3       	ldi	r26, 0x37	; 55
    29d2:	b0 e0       	ldi	r27, 0x00	; 0
    29d4:	e7 e3       	ldi	r30, 0x37	; 55
    29d6:	f0 e0       	ldi	r31, 0x00	; 0
    29d8:	80 81       	ld	r24, Z
    29da:	48 2f       	mov	r20, r24
    29dc:	8b 81       	ldd	r24, Y+3	; 0x03
    29de:	28 2f       	mov	r18, r24
    29e0:	30 e0       	ldi	r19, 0x00	; 0
    29e2:	81 e0       	ldi	r24, 0x01	; 1
    29e4:	90 e0       	ldi	r25, 0x00	; 0
    29e6:	02 2e       	mov	r0, r18
    29e8:	02 c0       	rjmp	.+4      	; 0x29ee <DIO_enuSetPinDirection+0x11c>
    29ea:	88 0f       	add	r24, r24
    29ec:	99 1f       	adc	r25, r25
    29ee:	0a 94       	dec	r0
    29f0:	e2 f7       	brpl	.-8      	; 0x29ea <DIO_enuSetPinDirection+0x118>
    29f2:	80 95       	com	r24
    29f4:	84 23       	and	r24, r20
    29f6:	8c 93       	st	X, r24
    29f8:	57 c0       	rjmp	.+174    	; 0x2aa8 <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortC:

				if(Copy_u8Direction == DIO_u8OUTPUT){
    29fa:	8c 81       	ldd	r24, Y+4	; 0x04
    29fc:	81 30       	cpi	r24, 0x01	; 1
    29fe:	a1 f4       	brne	.+40     	; 0x2a28 <DIO_enuSetPinDirection+0x156>
					SET_BIT(DDRC, Copy_u8PinID);
    2a00:	a4 e3       	ldi	r26, 0x34	; 52
    2a02:	b0 e0       	ldi	r27, 0x00	; 0
    2a04:	e4 e3       	ldi	r30, 0x34	; 52
    2a06:	f0 e0       	ldi	r31, 0x00	; 0
    2a08:	80 81       	ld	r24, Z
    2a0a:	48 2f       	mov	r20, r24
    2a0c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a0e:	28 2f       	mov	r18, r24
    2a10:	30 e0       	ldi	r19, 0x00	; 0
    2a12:	81 e0       	ldi	r24, 0x01	; 1
    2a14:	90 e0       	ldi	r25, 0x00	; 0
    2a16:	02 2e       	mov	r0, r18
    2a18:	02 c0       	rjmp	.+4      	; 0x2a1e <DIO_enuSetPinDirection+0x14c>
    2a1a:	88 0f       	add	r24, r24
    2a1c:	99 1f       	adc	r25, r25
    2a1e:	0a 94       	dec	r0
    2a20:	e2 f7       	brpl	.-8      	; 0x2a1a <DIO_enuSetPinDirection+0x148>
    2a22:	84 2b       	or	r24, r20
    2a24:	8c 93       	st	X, r24
    2a26:	40 c0       	rjmp	.+128    	; 0x2aa8 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRC, Copy_u8PinID);
    2a28:	a4 e3       	ldi	r26, 0x34	; 52
    2a2a:	b0 e0       	ldi	r27, 0x00	; 0
    2a2c:	e4 e3       	ldi	r30, 0x34	; 52
    2a2e:	f0 e0       	ldi	r31, 0x00	; 0
    2a30:	80 81       	ld	r24, Z
    2a32:	48 2f       	mov	r20, r24
    2a34:	8b 81       	ldd	r24, Y+3	; 0x03
    2a36:	28 2f       	mov	r18, r24
    2a38:	30 e0       	ldi	r19, 0x00	; 0
    2a3a:	81 e0       	ldi	r24, 0x01	; 1
    2a3c:	90 e0       	ldi	r25, 0x00	; 0
    2a3e:	02 2e       	mov	r0, r18
    2a40:	02 c0       	rjmp	.+4      	; 0x2a46 <DIO_enuSetPinDirection+0x174>
    2a42:	88 0f       	add	r24, r24
    2a44:	99 1f       	adc	r25, r25
    2a46:	0a 94       	dec	r0
    2a48:	e2 f7       	brpl	.-8      	; 0x2a42 <DIO_enuSetPinDirection+0x170>
    2a4a:	80 95       	com	r24
    2a4c:	84 23       	and	r24, r20
    2a4e:	8c 93       	st	X, r24
    2a50:	2b c0       	rjmp	.+86     	; 0x2aa8 <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortD:
		
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2a52:	8c 81       	ldd	r24, Y+4	; 0x04
    2a54:	81 30       	cpi	r24, 0x01	; 1
    2a56:	a1 f4       	brne	.+40     	; 0x2a80 <DIO_enuSetPinDirection+0x1ae>
					SET_BIT(DDRD, Copy_u8PinID);
    2a58:	a1 e3       	ldi	r26, 0x31	; 49
    2a5a:	b0 e0       	ldi	r27, 0x00	; 0
    2a5c:	e1 e3       	ldi	r30, 0x31	; 49
    2a5e:	f0 e0       	ldi	r31, 0x00	; 0
    2a60:	80 81       	ld	r24, Z
    2a62:	48 2f       	mov	r20, r24
    2a64:	8b 81       	ldd	r24, Y+3	; 0x03
    2a66:	28 2f       	mov	r18, r24
    2a68:	30 e0       	ldi	r19, 0x00	; 0
    2a6a:	81 e0       	ldi	r24, 0x01	; 1
    2a6c:	90 e0       	ldi	r25, 0x00	; 0
    2a6e:	02 2e       	mov	r0, r18
    2a70:	02 c0       	rjmp	.+4      	; 0x2a76 <DIO_enuSetPinDirection+0x1a4>
    2a72:	88 0f       	add	r24, r24
    2a74:	99 1f       	adc	r25, r25
    2a76:	0a 94       	dec	r0
    2a78:	e2 f7       	brpl	.-8      	; 0x2a72 <DIO_enuSetPinDirection+0x1a0>
    2a7a:	84 2b       	or	r24, r20
    2a7c:	8c 93       	st	X, r24
    2a7e:	14 c0       	rjmp	.+40     	; 0x2aa8 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRD, Copy_u8PinID);
    2a80:	a1 e3       	ldi	r26, 0x31	; 49
    2a82:	b0 e0       	ldi	r27, 0x00	; 0
    2a84:	e1 e3       	ldi	r30, 0x31	; 49
    2a86:	f0 e0       	ldi	r31, 0x00	; 0
    2a88:	80 81       	ld	r24, Z
    2a8a:	48 2f       	mov	r20, r24
    2a8c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a8e:	28 2f       	mov	r18, r24
    2a90:	30 e0       	ldi	r19, 0x00	; 0
    2a92:	81 e0       	ldi	r24, 0x01	; 1
    2a94:	90 e0       	ldi	r25, 0x00	; 0
    2a96:	02 2e       	mov	r0, r18
    2a98:	02 c0       	rjmp	.+4      	; 0x2a9e <DIO_enuSetPinDirection+0x1cc>
    2a9a:	88 0f       	add	r24, r24
    2a9c:	99 1f       	adc	r25, r25
    2a9e:	0a 94       	dec	r0
    2aa0:	e2 f7       	brpl	.-8      	; 0x2a9a <DIO_enuSetPinDirection+0x1c8>
    2aa2:	80 95       	com	r24
    2aa4:	84 23       	and	r24, r20
    2aa6:	8c 93       	st	X, r24
				}

		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    2aa8:	81 e0       	ldi	r24, 0x01	; 1
    2aaa:	89 83       	std	Y+1, r24	; 0x01
	}else{
		// one of arguments are not valid
		return Local_enu_ErrorState;
	}
	
	return Local_enu_ErrorState;
    2aac:	99 81       	ldd	r25, Y+1	; 0x01
    2aae:	9d 83       	std	Y+5, r25	; 0x05
    2ab0:	02 c0       	rjmp	.+4      	; 0x2ab6 <DIO_enuSetPinDirection+0x1e4>

		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{
		// one of arguments are not valid
		return Local_enu_ErrorState;
    2ab2:	29 81       	ldd	r18, Y+1	; 0x01
    2ab4:	2d 83       	std	Y+5, r18	; 0x05
    2ab6:	8d 81       	ldd	r24, Y+5	; 0x05
	}
	
	return Local_enu_ErrorState;
   }
    2ab8:	27 96       	adiw	r28, 0x07	; 7
    2aba:	0f b6       	in	r0, 0x3f	; 63
    2abc:	f8 94       	cli
    2abe:	de bf       	out	0x3e, r29	; 62
    2ac0:	0f be       	out	0x3f, r0	; 63
    2ac2:	cd bf       	out	0x3d, r28	; 61
    2ac4:	cf 91       	pop	r28
    2ac6:	df 91       	pop	r29
    2ac8:	08 95       	ret

00002aca <DIO_enuSetPinValue>:

// 2. set value for pin as high or low 
ErrorStatus_t DIO_enuSetPinValue(
   uint8_t Copy_u8PortID,
   uint8_t Copy_u8PinID,
   uint8_t Copy_u8Value){
    2aca:	df 93       	push	r29
    2acc:	cf 93       	push	r28
    2ace:	cd b7       	in	r28, 0x3d	; 61
    2ad0:	de b7       	in	r29, 0x3e	; 62
    2ad2:	27 97       	sbiw	r28, 0x07	; 7
    2ad4:	0f b6       	in	r0, 0x3f	; 63
    2ad6:	f8 94       	cli
    2ad8:	de bf       	out	0x3e, r29	; 62
    2ada:	0f be       	out	0x3f, r0	; 63
    2adc:	cd bf       	out	0x3d, r28	; 61
    2ade:	8a 83       	std	Y+2, r24	; 0x02
    2ae0:	6b 83       	std	Y+3, r22	; 0x03
    2ae2:	4c 83       	std	Y+4, r20	; 0x04


	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2ae4:	19 82       	std	Y+1, r1	; 0x01


	// DIO_u8PULLUP - 1
	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7 && Copy_u8Value <= DIO_u8PULLUP){
    2ae6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ae8:	84 30       	cpi	r24, 0x04	; 4
    2aea:	08 f0       	brcs	.+2      	; 0x2aee <DIO_enuSetPinValue+0x24>
    2aec:	de c0       	rjmp	.+444    	; 0x2caa <DIO_enuSetPinValue+0x1e0>
    2aee:	8b 81       	ldd	r24, Y+3	; 0x03
    2af0:	88 30       	cpi	r24, 0x08	; 8
    2af2:	08 f0       	brcs	.+2      	; 0x2af6 <DIO_enuSetPinValue+0x2c>
    2af4:	da c0       	rjmp	.+436    	; 0x2caa <DIO_enuSetPinValue+0x1e0>
    2af6:	8c 81       	ldd	r24, Y+4	; 0x04
    2af8:	82 30       	cpi	r24, 0x02	; 2
    2afa:	08 f0       	brcs	.+2      	; 0x2afe <DIO_enuSetPinValue+0x34>
    2afc:	d6 c0       	rjmp	.+428    	; 0x2caa <DIO_enuSetPinValue+0x1e0>
		
		switch (Copy_u8PortID){
    2afe:	8a 81       	ldd	r24, Y+2	; 0x02
    2b00:	28 2f       	mov	r18, r24
    2b02:	30 e0       	ldi	r19, 0x00	; 0
    2b04:	3f 83       	std	Y+7, r19	; 0x07
    2b06:	2e 83       	std	Y+6, r18	; 0x06
    2b08:	8e 81       	ldd	r24, Y+6	; 0x06
    2b0a:	9f 81       	ldd	r25, Y+7	; 0x07
    2b0c:	81 30       	cpi	r24, 0x01	; 1
    2b0e:	91 05       	cpc	r25, r1
    2b10:	09 f4       	brne	.+2      	; 0x2b14 <DIO_enuSetPinValue+0x4a>
    2b12:	43 c0       	rjmp	.+134    	; 0x2b9a <DIO_enuSetPinValue+0xd0>
    2b14:	2e 81       	ldd	r18, Y+6	; 0x06
    2b16:	3f 81       	ldd	r19, Y+7	; 0x07
    2b18:	22 30       	cpi	r18, 0x02	; 2
    2b1a:	31 05       	cpc	r19, r1
    2b1c:	2c f4       	brge	.+10     	; 0x2b28 <DIO_enuSetPinValue+0x5e>
    2b1e:	8e 81       	ldd	r24, Y+6	; 0x06
    2b20:	9f 81       	ldd	r25, Y+7	; 0x07
    2b22:	00 97       	sbiw	r24, 0x00	; 0
    2b24:	71 f0       	breq	.+28     	; 0x2b42 <DIO_enuSetPinValue+0x78>
    2b26:	bc c0       	rjmp	.+376    	; 0x2ca0 <DIO_enuSetPinValue+0x1d6>
    2b28:	2e 81       	ldd	r18, Y+6	; 0x06
    2b2a:	3f 81       	ldd	r19, Y+7	; 0x07
    2b2c:	22 30       	cpi	r18, 0x02	; 2
    2b2e:	31 05       	cpc	r19, r1
    2b30:	09 f4       	brne	.+2      	; 0x2b34 <DIO_enuSetPinValue+0x6a>
    2b32:	5f c0       	rjmp	.+190    	; 0x2bf2 <DIO_enuSetPinValue+0x128>
    2b34:	8e 81       	ldd	r24, Y+6	; 0x06
    2b36:	9f 81       	ldd	r25, Y+7	; 0x07
    2b38:	83 30       	cpi	r24, 0x03	; 3
    2b3a:	91 05       	cpc	r25, r1
    2b3c:	09 f4       	brne	.+2      	; 0x2b40 <DIO_enuSetPinValue+0x76>
    2b3e:	85 c0       	rjmp	.+266    	; 0x2c4a <DIO_enuSetPinValue+0x180>
    2b40:	af c0       	rjmp	.+350    	; 0x2ca0 <DIO_enuSetPinValue+0x1d6>
		
			case DIO_u8PortA:
				if(Copy_u8Value){
    2b42:	8c 81       	ldd	r24, Y+4	; 0x04
    2b44:	88 23       	and	r24, r24
    2b46:	a1 f0       	breq	.+40     	; 0x2b70 <DIO_enuSetPinValue+0xa6>

					// if the value is set to HIGH
					SET_BIT(PORTA, Copy_u8PinID);
    2b48:	ab e3       	ldi	r26, 0x3B	; 59
    2b4a:	b0 e0       	ldi	r27, 0x00	; 0
    2b4c:	eb e3       	ldi	r30, 0x3B	; 59
    2b4e:	f0 e0       	ldi	r31, 0x00	; 0
    2b50:	80 81       	ld	r24, Z
    2b52:	48 2f       	mov	r20, r24
    2b54:	8b 81       	ldd	r24, Y+3	; 0x03
    2b56:	28 2f       	mov	r18, r24
    2b58:	30 e0       	ldi	r19, 0x00	; 0
    2b5a:	81 e0       	ldi	r24, 0x01	; 1
    2b5c:	90 e0       	ldi	r25, 0x00	; 0
    2b5e:	02 2e       	mov	r0, r18
    2b60:	02 c0       	rjmp	.+4      	; 0x2b66 <DIO_enuSetPinValue+0x9c>
    2b62:	88 0f       	add	r24, r24
    2b64:	99 1f       	adc	r25, r25
    2b66:	0a 94       	dec	r0
    2b68:	e2 f7       	brpl	.-8      	; 0x2b62 <DIO_enuSetPinValue+0x98>
    2b6a:	84 2b       	or	r24, r20
    2b6c:	8c 93       	st	X, r24
    2b6e:	98 c0       	rjmp	.+304    	; 0x2ca0 <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTA, Copy_u8PinID);
    2b70:	ab e3       	ldi	r26, 0x3B	; 59
    2b72:	b0 e0       	ldi	r27, 0x00	; 0
    2b74:	eb e3       	ldi	r30, 0x3B	; 59
    2b76:	f0 e0       	ldi	r31, 0x00	; 0
    2b78:	80 81       	ld	r24, Z
    2b7a:	48 2f       	mov	r20, r24
    2b7c:	8b 81       	ldd	r24, Y+3	; 0x03
    2b7e:	28 2f       	mov	r18, r24
    2b80:	30 e0       	ldi	r19, 0x00	; 0
    2b82:	81 e0       	ldi	r24, 0x01	; 1
    2b84:	90 e0       	ldi	r25, 0x00	; 0
    2b86:	02 2e       	mov	r0, r18
    2b88:	02 c0       	rjmp	.+4      	; 0x2b8e <DIO_enuSetPinValue+0xc4>
    2b8a:	88 0f       	add	r24, r24
    2b8c:	99 1f       	adc	r25, r25
    2b8e:	0a 94       	dec	r0
    2b90:	e2 f7       	brpl	.-8      	; 0x2b8a <DIO_enuSetPinValue+0xc0>
    2b92:	80 95       	com	r24
    2b94:	84 23       	and	r24, r20
    2b96:	8c 93       	st	X, r24
    2b98:	83 c0       	rjmp	.+262    	; 0x2ca0 <DIO_enuSetPinValue+0x1d6>
				}	

			break;
			
			case DIO_u8PortB:
				if(Copy_u8Value){
    2b9a:	8c 81       	ldd	r24, Y+4	; 0x04
    2b9c:	88 23       	and	r24, r24
    2b9e:	a1 f0       	breq	.+40     	; 0x2bc8 <DIO_enuSetPinValue+0xfe>

					// if the value is set to HIGH
					SET_BIT(PORTB, Copy_u8PinID);
    2ba0:	a8 e3       	ldi	r26, 0x38	; 56
    2ba2:	b0 e0       	ldi	r27, 0x00	; 0
    2ba4:	e8 e3       	ldi	r30, 0x38	; 56
    2ba6:	f0 e0       	ldi	r31, 0x00	; 0
    2ba8:	80 81       	ld	r24, Z
    2baa:	48 2f       	mov	r20, r24
    2bac:	8b 81       	ldd	r24, Y+3	; 0x03
    2bae:	28 2f       	mov	r18, r24
    2bb0:	30 e0       	ldi	r19, 0x00	; 0
    2bb2:	81 e0       	ldi	r24, 0x01	; 1
    2bb4:	90 e0       	ldi	r25, 0x00	; 0
    2bb6:	02 2e       	mov	r0, r18
    2bb8:	02 c0       	rjmp	.+4      	; 0x2bbe <DIO_enuSetPinValue+0xf4>
    2bba:	88 0f       	add	r24, r24
    2bbc:	99 1f       	adc	r25, r25
    2bbe:	0a 94       	dec	r0
    2bc0:	e2 f7       	brpl	.-8      	; 0x2bba <DIO_enuSetPinValue+0xf0>
    2bc2:	84 2b       	or	r24, r20
    2bc4:	8c 93       	st	X, r24
    2bc6:	6c c0       	rjmp	.+216    	; 0x2ca0 <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTB, Copy_u8PinID);
    2bc8:	a8 e3       	ldi	r26, 0x38	; 56
    2bca:	b0 e0       	ldi	r27, 0x00	; 0
    2bcc:	e8 e3       	ldi	r30, 0x38	; 56
    2bce:	f0 e0       	ldi	r31, 0x00	; 0
    2bd0:	80 81       	ld	r24, Z
    2bd2:	48 2f       	mov	r20, r24
    2bd4:	8b 81       	ldd	r24, Y+3	; 0x03
    2bd6:	28 2f       	mov	r18, r24
    2bd8:	30 e0       	ldi	r19, 0x00	; 0
    2bda:	81 e0       	ldi	r24, 0x01	; 1
    2bdc:	90 e0       	ldi	r25, 0x00	; 0
    2bde:	02 2e       	mov	r0, r18
    2be0:	02 c0       	rjmp	.+4      	; 0x2be6 <DIO_enuSetPinValue+0x11c>
    2be2:	88 0f       	add	r24, r24
    2be4:	99 1f       	adc	r25, r25
    2be6:	0a 94       	dec	r0
    2be8:	e2 f7       	brpl	.-8      	; 0x2be2 <DIO_enuSetPinValue+0x118>
    2bea:	80 95       	com	r24
    2bec:	84 23       	and	r24, r20
    2bee:	8c 93       	st	X, r24
    2bf0:	57 c0       	rjmp	.+174    	; 0x2ca0 <DIO_enuSetPinValue+0x1d6>
				}	
			
			break;

			case DIO_u8PortC:
				if(Copy_u8Value){
    2bf2:	8c 81       	ldd	r24, Y+4	; 0x04
    2bf4:	88 23       	and	r24, r24
    2bf6:	a1 f0       	breq	.+40     	; 0x2c20 <DIO_enuSetPinValue+0x156>

					// if the value is set to HIGH
					SET_BIT(PORTC, Copy_u8PinID);
    2bf8:	a5 e3       	ldi	r26, 0x35	; 53
    2bfa:	b0 e0       	ldi	r27, 0x00	; 0
    2bfc:	e5 e3       	ldi	r30, 0x35	; 53
    2bfe:	f0 e0       	ldi	r31, 0x00	; 0
    2c00:	80 81       	ld	r24, Z
    2c02:	48 2f       	mov	r20, r24
    2c04:	8b 81       	ldd	r24, Y+3	; 0x03
    2c06:	28 2f       	mov	r18, r24
    2c08:	30 e0       	ldi	r19, 0x00	; 0
    2c0a:	81 e0       	ldi	r24, 0x01	; 1
    2c0c:	90 e0       	ldi	r25, 0x00	; 0
    2c0e:	02 2e       	mov	r0, r18
    2c10:	02 c0       	rjmp	.+4      	; 0x2c16 <DIO_enuSetPinValue+0x14c>
    2c12:	88 0f       	add	r24, r24
    2c14:	99 1f       	adc	r25, r25
    2c16:	0a 94       	dec	r0
    2c18:	e2 f7       	brpl	.-8      	; 0x2c12 <DIO_enuSetPinValue+0x148>
    2c1a:	84 2b       	or	r24, r20
    2c1c:	8c 93       	st	X, r24
    2c1e:	40 c0       	rjmp	.+128    	; 0x2ca0 <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTC, Copy_u8PinID);
    2c20:	a5 e3       	ldi	r26, 0x35	; 53
    2c22:	b0 e0       	ldi	r27, 0x00	; 0
    2c24:	e5 e3       	ldi	r30, 0x35	; 53
    2c26:	f0 e0       	ldi	r31, 0x00	; 0
    2c28:	80 81       	ld	r24, Z
    2c2a:	48 2f       	mov	r20, r24
    2c2c:	8b 81       	ldd	r24, Y+3	; 0x03
    2c2e:	28 2f       	mov	r18, r24
    2c30:	30 e0       	ldi	r19, 0x00	; 0
    2c32:	81 e0       	ldi	r24, 0x01	; 1
    2c34:	90 e0       	ldi	r25, 0x00	; 0
    2c36:	02 2e       	mov	r0, r18
    2c38:	02 c0       	rjmp	.+4      	; 0x2c3e <DIO_enuSetPinValue+0x174>
    2c3a:	88 0f       	add	r24, r24
    2c3c:	99 1f       	adc	r25, r25
    2c3e:	0a 94       	dec	r0
    2c40:	e2 f7       	brpl	.-8      	; 0x2c3a <DIO_enuSetPinValue+0x170>
    2c42:	80 95       	com	r24
    2c44:	84 23       	and	r24, r20
    2c46:	8c 93       	st	X, r24
    2c48:	2b c0       	rjmp	.+86     	; 0x2ca0 <DIO_enuSetPinValue+0x1d6>
				}	

			break;
			case DIO_u8PortD:
				if(Copy_u8Value){
    2c4a:	8c 81       	ldd	r24, Y+4	; 0x04
    2c4c:	88 23       	and	r24, r24
    2c4e:	a1 f0       	breq	.+40     	; 0x2c78 <DIO_enuSetPinValue+0x1ae>

					// if the value is set to HIGH
					SET_BIT(PORTD, Copy_u8PinID);
    2c50:	a2 e3       	ldi	r26, 0x32	; 50
    2c52:	b0 e0       	ldi	r27, 0x00	; 0
    2c54:	e2 e3       	ldi	r30, 0x32	; 50
    2c56:	f0 e0       	ldi	r31, 0x00	; 0
    2c58:	80 81       	ld	r24, Z
    2c5a:	48 2f       	mov	r20, r24
    2c5c:	8b 81       	ldd	r24, Y+3	; 0x03
    2c5e:	28 2f       	mov	r18, r24
    2c60:	30 e0       	ldi	r19, 0x00	; 0
    2c62:	81 e0       	ldi	r24, 0x01	; 1
    2c64:	90 e0       	ldi	r25, 0x00	; 0
    2c66:	02 2e       	mov	r0, r18
    2c68:	02 c0       	rjmp	.+4      	; 0x2c6e <DIO_enuSetPinValue+0x1a4>
    2c6a:	88 0f       	add	r24, r24
    2c6c:	99 1f       	adc	r25, r25
    2c6e:	0a 94       	dec	r0
    2c70:	e2 f7       	brpl	.-8      	; 0x2c6a <DIO_enuSetPinValue+0x1a0>
    2c72:	84 2b       	or	r24, r20
    2c74:	8c 93       	st	X, r24
    2c76:	14 c0       	rjmp	.+40     	; 0x2ca0 <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTD, Copy_u8PinID);
    2c78:	a2 e3       	ldi	r26, 0x32	; 50
    2c7a:	b0 e0       	ldi	r27, 0x00	; 0
    2c7c:	e2 e3       	ldi	r30, 0x32	; 50
    2c7e:	f0 e0       	ldi	r31, 0x00	; 0
    2c80:	80 81       	ld	r24, Z
    2c82:	48 2f       	mov	r20, r24
    2c84:	8b 81       	ldd	r24, Y+3	; 0x03
    2c86:	28 2f       	mov	r18, r24
    2c88:	30 e0       	ldi	r19, 0x00	; 0
    2c8a:	81 e0       	ldi	r24, 0x01	; 1
    2c8c:	90 e0       	ldi	r25, 0x00	; 0
    2c8e:	02 2e       	mov	r0, r18
    2c90:	02 c0       	rjmp	.+4      	; 0x2c96 <DIO_enuSetPinValue+0x1cc>
    2c92:	88 0f       	add	r24, r24
    2c94:	99 1f       	adc	r25, r25
    2c96:	0a 94       	dec	r0
    2c98:	e2 f7       	brpl	.-8      	; 0x2c92 <DIO_enuSetPinValue+0x1c8>
    2c9a:	80 95       	com	r24
    2c9c:	84 23       	and	r24, r20
    2c9e:	8c 93       	st	X, r24
				}
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    2ca0:	81 e0       	ldi	r24, 0x01	; 1
    2ca2:	89 83       	std	Y+1, r24	; 0x01

    }else{
		return Local_enu_ErrorState;
	}

	return Local_enu_ErrorState;
    2ca4:	99 81       	ldd	r25, Y+1	; 0x01
    2ca6:	9d 83       	std	Y+5, r25	; 0x05
    2ca8:	02 c0       	rjmp	.+4      	; 0x2cae <DIO_enuSetPinValue+0x1e4>
				}
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;

    }else{
		return Local_enu_ErrorState;
    2caa:	29 81       	ldd	r18, Y+1	; 0x01
    2cac:	2d 83       	std	Y+5, r18	; 0x05
    2cae:	8d 81       	ldd	r24, Y+5	; 0x05
	}

	return Local_enu_ErrorState;
   }
    2cb0:	27 96       	adiw	r28, 0x07	; 7
    2cb2:	0f b6       	in	r0, 0x3f	; 63
    2cb4:	f8 94       	cli
    2cb6:	de bf       	out	0x3e, r29	; 62
    2cb8:	0f be       	out	0x3f, r0	; 63
    2cba:	cd bf       	out	0x3d, r28	; 61
    2cbc:	cf 91       	pop	r28
    2cbe:	df 91       	pop	r29
    2cc0:	08 95       	ret

00002cc2 <DIO_enuGetPinValue>:

// 3. read pin value 
ErrorStatus_t DIO_enuGetPinValue(
   uint8_t Copy_u8PortID,
   uint8_t Copy_u8PinID,
   uint8_t *Copy_pu8Value){
    2cc2:	df 93       	push	r29
    2cc4:	cf 93       	push	r28
    2cc6:	cd b7       	in	r28, 0x3d	; 61
    2cc8:	de b7       	in	r29, 0x3e	; 62
    2cca:	28 97       	sbiw	r28, 0x08	; 8
    2ccc:	0f b6       	in	r0, 0x3f	; 63
    2cce:	f8 94       	cli
    2cd0:	de bf       	out	0x3e, r29	; 62
    2cd2:	0f be       	out	0x3f, r0	; 63
    2cd4:	cd bf       	out	0x3d, r28	; 61
    2cd6:	8a 83       	std	Y+2, r24	; 0x02
    2cd8:	6b 83       	std	Y+3, r22	; 0x03
    2cda:	5d 83       	std	Y+5, r21	; 0x05
    2cdc:	4c 83       	std	Y+4, r20	; 0x04

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2cde:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_pu8Value == NULL){
    2ce0:	8c 81       	ldd	r24, Y+4	; 0x04
    2ce2:	9d 81       	ldd	r25, Y+5	; 0x05
    2ce4:	00 97       	sbiw	r24, 0x00	; 0
    2ce6:	29 f4       	brne	.+10     	; 0x2cf2 <DIO_enuGetPinValue+0x30>

		Local_enu_ErrorState = ERROR_STATUS_NULL_POINTER;
    2ce8:	83 e0       	ldi	r24, 0x03	; 3
    2cea:	89 83       	std	Y+1, r24	; 0x01
		return Local_enu_ErrorState;
    2cec:	29 81       	ldd	r18, Y+1	; 0x01
    2cee:	28 87       	std	Y+8, r18	; 0x08
    2cf0:	7f c0       	rjmp	.+254    	; 0x2df0 <DIO_enuGetPinValue+0x12e>
	}


	else if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7){
    2cf2:	8a 81       	ldd	r24, Y+2	; 0x02
    2cf4:	84 30       	cpi	r24, 0x04	; 4
    2cf6:	08 f0       	brcs	.+2      	; 0x2cfa <DIO_enuGetPinValue+0x38>
    2cf8:	79 c0       	rjmp	.+242    	; 0x2dec <DIO_enuGetPinValue+0x12a>
    2cfa:	8b 81       	ldd	r24, Y+3	; 0x03
    2cfc:	88 30       	cpi	r24, 0x08	; 8
    2cfe:	08 f0       	brcs	.+2      	; 0x2d02 <DIO_enuGetPinValue+0x40>
    2d00:	75 c0       	rjmp	.+234    	; 0x2dec <DIO_enuGetPinValue+0x12a>

		switch(Copy_u8PortID){
    2d02:	8a 81       	ldd	r24, Y+2	; 0x02
    2d04:	48 2f       	mov	r20, r24
    2d06:	50 e0       	ldi	r21, 0x00	; 0
    2d08:	5f 83       	std	Y+7, r21	; 0x07
    2d0a:	4e 83       	std	Y+6, r20	; 0x06
    2d0c:	8e 81       	ldd	r24, Y+6	; 0x06
    2d0e:	9f 81       	ldd	r25, Y+7	; 0x07
    2d10:	81 30       	cpi	r24, 0x01	; 1
    2d12:	91 05       	cpc	r25, r1
    2d14:	59 f1       	breq	.+86     	; 0x2d6c <DIO_enuGetPinValue+0xaa>
    2d16:	2e 81       	ldd	r18, Y+6	; 0x06
    2d18:	3f 81       	ldd	r19, Y+7	; 0x07
    2d1a:	22 30       	cpi	r18, 0x02	; 2
    2d1c:	31 05       	cpc	r19, r1
    2d1e:	34 f4       	brge	.+12     	; 0x2d2c <DIO_enuGetPinValue+0x6a>
    2d20:	4e 81       	ldd	r20, Y+6	; 0x06
    2d22:	5f 81       	ldd	r21, Y+7	; 0x07
    2d24:	41 15       	cp	r20, r1
    2d26:	51 05       	cpc	r21, r1
    2d28:	69 f0       	breq	.+26     	; 0x2d44 <DIO_enuGetPinValue+0x82>
    2d2a:	5b c0       	rjmp	.+182    	; 0x2de2 <DIO_enuGetPinValue+0x120>
    2d2c:	8e 81       	ldd	r24, Y+6	; 0x06
    2d2e:	9f 81       	ldd	r25, Y+7	; 0x07
    2d30:	82 30       	cpi	r24, 0x02	; 2
    2d32:	91 05       	cpc	r25, r1
    2d34:	79 f1       	breq	.+94     	; 0x2d94 <DIO_enuGetPinValue+0xd2>
    2d36:	2e 81       	ldd	r18, Y+6	; 0x06
    2d38:	3f 81       	ldd	r19, Y+7	; 0x07
    2d3a:	23 30       	cpi	r18, 0x03	; 3
    2d3c:	31 05       	cpc	r19, r1
    2d3e:	09 f4       	brne	.+2      	; 0x2d42 <DIO_enuGetPinValue+0x80>
    2d40:	3d c0       	rjmp	.+122    	; 0x2dbc <DIO_enuGetPinValue+0xfa>
    2d42:	4f c0       	rjmp	.+158    	; 0x2de2 <DIO_enuGetPinValue+0x120>
			case DIO_u8PortA:
				*Copy_pu8Value = GET_BIT(PINA, Copy_u8PinID);
    2d44:	e9 e3       	ldi	r30, 0x39	; 57
    2d46:	f0 e0       	ldi	r31, 0x00	; 0
    2d48:	80 81       	ld	r24, Z
    2d4a:	28 2f       	mov	r18, r24
    2d4c:	30 e0       	ldi	r19, 0x00	; 0
    2d4e:	8b 81       	ldd	r24, Y+3	; 0x03
    2d50:	88 2f       	mov	r24, r24
    2d52:	90 e0       	ldi	r25, 0x00	; 0
    2d54:	a9 01       	movw	r20, r18
    2d56:	02 c0       	rjmp	.+4      	; 0x2d5c <DIO_enuGetPinValue+0x9a>
    2d58:	55 95       	asr	r21
    2d5a:	47 95       	ror	r20
    2d5c:	8a 95       	dec	r24
    2d5e:	e2 f7       	brpl	.-8      	; 0x2d58 <DIO_enuGetPinValue+0x96>
    2d60:	ca 01       	movw	r24, r20
    2d62:	81 70       	andi	r24, 0x01	; 1
    2d64:	ec 81       	ldd	r30, Y+4	; 0x04
    2d66:	fd 81       	ldd	r31, Y+5	; 0x05
    2d68:	80 83       	st	Z, r24
    2d6a:	3b c0       	rjmp	.+118    	; 0x2de2 <DIO_enuGetPinValue+0x120>
			break;

			case DIO_u8PortB:
				*Copy_pu8Value = GET_BIT(PINB, Copy_u8PinID);
    2d6c:	e6 e3       	ldi	r30, 0x36	; 54
    2d6e:	f0 e0       	ldi	r31, 0x00	; 0
    2d70:	80 81       	ld	r24, Z
    2d72:	28 2f       	mov	r18, r24
    2d74:	30 e0       	ldi	r19, 0x00	; 0
    2d76:	8b 81       	ldd	r24, Y+3	; 0x03
    2d78:	88 2f       	mov	r24, r24
    2d7a:	90 e0       	ldi	r25, 0x00	; 0
    2d7c:	a9 01       	movw	r20, r18
    2d7e:	02 c0       	rjmp	.+4      	; 0x2d84 <DIO_enuGetPinValue+0xc2>
    2d80:	55 95       	asr	r21
    2d82:	47 95       	ror	r20
    2d84:	8a 95       	dec	r24
    2d86:	e2 f7       	brpl	.-8      	; 0x2d80 <DIO_enuGetPinValue+0xbe>
    2d88:	ca 01       	movw	r24, r20
    2d8a:	81 70       	andi	r24, 0x01	; 1
    2d8c:	ec 81       	ldd	r30, Y+4	; 0x04
    2d8e:	fd 81       	ldd	r31, Y+5	; 0x05
    2d90:	80 83       	st	Z, r24
    2d92:	27 c0       	rjmp	.+78     	; 0x2de2 <DIO_enuGetPinValue+0x120>
			break;

			case DIO_u8PortC:
				*Copy_pu8Value = GET_BIT(PINC, Copy_u8PinID);
    2d94:	e3 e3       	ldi	r30, 0x33	; 51
    2d96:	f0 e0       	ldi	r31, 0x00	; 0
    2d98:	80 81       	ld	r24, Z
    2d9a:	28 2f       	mov	r18, r24
    2d9c:	30 e0       	ldi	r19, 0x00	; 0
    2d9e:	8b 81       	ldd	r24, Y+3	; 0x03
    2da0:	88 2f       	mov	r24, r24
    2da2:	90 e0       	ldi	r25, 0x00	; 0
    2da4:	a9 01       	movw	r20, r18
    2da6:	02 c0       	rjmp	.+4      	; 0x2dac <DIO_enuGetPinValue+0xea>
    2da8:	55 95       	asr	r21
    2daa:	47 95       	ror	r20
    2dac:	8a 95       	dec	r24
    2dae:	e2 f7       	brpl	.-8      	; 0x2da8 <DIO_enuGetPinValue+0xe6>
    2db0:	ca 01       	movw	r24, r20
    2db2:	81 70       	andi	r24, 0x01	; 1
    2db4:	ec 81       	ldd	r30, Y+4	; 0x04
    2db6:	fd 81       	ldd	r31, Y+5	; 0x05
    2db8:	80 83       	st	Z, r24
    2dba:	13 c0       	rjmp	.+38     	; 0x2de2 <DIO_enuGetPinValue+0x120>
			break;
			
			case DIO_u8PortD:
				*Copy_pu8Value = GET_BIT(PIND, Copy_u8PinID);
    2dbc:	e0 e3       	ldi	r30, 0x30	; 48
    2dbe:	f0 e0       	ldi	r31, 0x00	; 0
    2dc0:	80 81       	ld	r24, Z
    2dc2:	28 2f       	mov	r18, r24
    2dc4:	30 e0       	ldi	r19, 0x00	; 0
    2dc6:	8b 81       	ldd	r24, Y+3	; 0x03
    2dc8:	88 2f       	mov	r24, r24
    2dca:	90 e0       	ldi	r25, 0x00	; 0
    2dcc:	a9 01       	movw	r20, r18
    2dce:	02 c0       	rjmp	.+4      	; 0x2dd4 <DIO_enuGetPinValue+0x112>
    2dd0:	55 95       	asr	r21
    2dd2:	47 95       	ror	r20
    2dd4:	8a 95       	dec	r24
    2dd6:	e2 f7       	brpl	.-8      	; 0x2dd0 <DIO_enuGetPinValue+0x10e>
    2dd8:	ca 01       	movw	r24, r20
    2dda:	81 70       	andi	r24, 0x01	; 1
    2ddc:	ec 81       	ldd	r30, Y+4	; 0x04
    2dde:	fd 81       	ldd	r31, Y+5	; 0x05
    2de0:	80 83       	st	Z, r24
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    2de2:	81 e0       	ldi	r24, 0x01	; 1
    2de4:	89 83       	std	Y+1, r24	; 0x01

	}else{
		return Local_enu_ErrorState;
	}

	return Local_enu_ErrorState;
    2de6:	59 81       	ldd	r21, Y+1	; 0x01
    2de8:	58 87       	std	Y+8, r21	; 0x08
    2dea:	02 c0       	rjmp	.+4      	; 0x2df0 <DIO_enuGetPinValue+0x12e>
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;


	}else{
		return Local_enu_ErrorState;
    2dec:	89 81       	ldd	r24, Y+1	; 0x01
    2dee:	88 87       	std	Y+8, r24	; 0x08
    2df0:	88 85       	ldd	r24, Y+8	; 0x08
	}

	return Local_enu_ErrorState;
   }
    2df2:	28 96       	adiw	r28, 0x08	; 8
    2df4:	0f b6       	in	r0, 0x3f	; 63
    2df6:	f8 94       	cli
    2df8:	de bf       	out	0x3e, r29	; 62
    2dfa:	0f be       	out	0x3f, r0	; 63
    2dfc:	cd bf       	out	0x3d, r28	; 61
    2dfe:	cf 91       	pop	r28
    2e00:	df 91       	pop	r29
    2e02:	08 95       	ret

00002e04 <DIO_enuTogglePinValue>:




// 4. if it (1) change it to (0) and vice versa
ErrorStatus_t DIO_enuTogglePinValue(uint8_t Copy_u8PortID, uint8_t Copy_u8PinID){
    2e04:	df 93       	push	r29
    2e06:	cf 93       	push	r28
    2e08:	00 d0       	rcall	.+0      	; 0x2e0a <DIO_enuTogglePinValue+0x6>
    2e0a:	00 d0       	rcall	.+0      	; 0x2e0c <DIO_enuTogglePinValue+0x8>
    2e0c:	00 d0       	rcall	.+0      	; 0x2e0e <DIO_enuTogglePinValue+0xa>
    2e0e:	cd b7       	in	r28, 0x3d	; 61
    2e10:	de b7       	in	r29, 0x3e	; 62
    2e12:	8a 83       	std	Y+2, r24	; 0x02
    2e14:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2e16:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7){
    2e18:	8a 81       	ldd	r24, Y+2	; 0x02
    2e1a:	84 30       	cpi	r24, 0x04	; 4
    2e1c:	08 f0       	brcs	.+2      	; 0x2e20 <DIO_enuTogglePinValue+0x1c>
    2e1e:	77 c0       	rjmp	.+238    	; 0x2f0e <DIO_enuTogglePinValue+0x10a>
    2e20:	8b 81       	ldd	r24, Y+3	; 0x03
    2e22:	88 30       	cpi	r24, 0x08	; 8
    2e24:	08 f0       	brcs	.+2      	; 0x2e28 <DIO_enuTogglePinValue+0x24>
    2e26:	73 c0       	rjmp	.+230    	; 0x2f0e <DIO_enuTogglePinValue+0x10a>

		switch(Copy_u8PortID){
    2e28:	8a 81       	ldd	r24, Y+2	; 0x02
    2e2a:	28 2f       	mov	r18, r24
    2e2c:	30 e0       	ldi	r19, 0x00	; 0
    2e2e:	3e 83       	std	Y+6, r19	; 0x06
    2e30:	2d 83       	std	Y+5, r18	; 0x05
    2e32:	8d 81       	ldd	r24, Y+5	; 0x05
    2e34:	9e 81       	ldd	r25, Y+6	; 0x06
    2e36:	81 30       	cpi	r24, 0x01	; 1
    2e38:	91 05       	cpc	r25, r1
    2e3a:	49 f1       	breq	.+82     	; 0x2e8e <DIO_enuTogglePinValue+0x8a>
    2e3c:	2d 81       	ldd	r18, Y+5	; 0x05
    2e3e:	3e 81       	ldd	r19, Y+6	; 0x06
    2e40:	22 30       	cpi	r18, 0x02	; 2
    2e42:	31 05       	cpc	r19, r1
    2e44:	2c f4       	brge	.+10     	; 0x2e50 <DIO_enuTogglePinValue+0x4c>
    2e46:	8d 81       	ldd	r24, Y+5	; 0x05
    2e48:	9e 81       	ldd	r25, Y+6	; 0x06
    2e4a:	00 97       	sbiw	r24, 0x00	; 0
    2e4c:	61 f0       	breq	.+24     	; 0x2e66 <DIO_enuTogglePinValue+0x62>
    2e4e:	5a c0       	rjmp	.+180    	; 0x2f04 <DIO_enuTogglePinValue+0x100>
    2e50:	2d 81       	ldd	r18, Y+5	; 0x05
    2e52:	3e 81       	ldd	r19, Y+6	; 0x06
    2e54:	22 30       	cpi	r18, 0x02	; 2
    2e56:	31 05       	cpc	r19, r1
    2e58:	71 f1       	breq	.+92     	; 0x2eb6 <DIO_enuTogglePinValue+0xb2>
    2e5a:	8d 81       	ldd	r24, Y+5	; 0x05
    2e5c:	9e 81       	ldd	r25, Y+6	; 0x06
    2e5e:	83 30       	cpi	r24, 0x03	; 3
    2e60:	91 05       	cpc	r25, r1
    2e62:	e9 f1       	breq	.+122    	; 0x2ede <DIO_enuTogglePinValue+0xda>
    2e64:	4f c0       	rjmp	.+158    	; 0x2f04 <DIO_enuTogglePinValue+0x100>
			case DIO_u8PortA:
				TOG_BIT(PORTA, Copy_u8PinID);
    2e66:	ab e3       	ldi	r26, 0x3B	; 59
    2e68:	b0 e0       	ldi	r27, 0x00	; 0
    2e6a:	eb e3       	ldi	r30, 0x3B	; 59
    2e6c:	f0 e0       	ldi	r31, 0x00	; 0
    2e6e:	80 81       	ld	r24, Z
    2e70:	48 2f       	mov	r20, r24
    2e72:	8b 81       	ldd	r24, Y+3	; 0x03
    2e74:	28 2f       	mov	r18, r24
    2e76:	30 e0       	ldi	r19, 0x00	; 0
    2e78:	81 e0       	ldi	r24, 0x01	; 1
    2e7a:	90 e0       	ldi	r25, 0x00	; 0
    2e7c:	02 2e       	mov	r0, r18
    2e7e:	02 c0       	rjmp	.+4      	; 0x2e84 <DIO_enuTogglePinValue+0x80>
    2e80:	88 0f       	add	r24, r24
    2e82:	99 1f       	adc	r25, r25
    2e84:	0a 94       	dec	r0
    2e86:	e2 f7       	brpl	.-8      	; 0x2e80 <DIO_enuTogglePinValue+0x7c>
    2e88:	84 27       	eor	r24, r20
    2e8a:	8c 93       	st	X, r24
    2e8c:	3b c0       	rjmp	.+118    	; 0x2f04 <DIO_enuTogglePinValue+0x100>
			break;

			case DIO_u8PortB:
				TOG_BIT(PORTB, Copy_u8PinID);
    2e8e:	a8 e3       	ldi	r26, 0x38	; 56
    2e90:	b0 e0       	ldi	r27, 0x00	; 0
    2e92:	e8 e3       	ldi	r30, 0x38	; 56
    2e94:	f0 e0       	ldi	r31, 0x00	; 0
    2e96:	80 81       	ld	r24, Z
    2e98:	48 2f       	mov	r20, r24
    2e9a:	8b 81       	ldd	r24, Y+3	; 0x03
    2e9c:	28 2f       	mov	r18, r24
    2e9e:	30 e0       	ldi	r19, 0x00	; 0
    2ea0:	81 e0       	ldi	r24, 0x01	; 1
    2ea2:	90 e0       	ldi	r25, 0x00	; 0
    2ea4:	02 2e       	mov	r0, r18
    2ea6:	02 c0       	rjmp	.+4      	; 0x2eac <DIO_enuTogglePinValue+0xa8>
    2ea8:	88 0f       	add	r24, r24
    2eaa:	99 1f       	adc	r25, r25
    2eac:	0a 94       	dec	r0
    2eae:	e2 f7       	brpl	.-8      	; 0x2ea8 <DIO_enuTogglePinValue+0xa4>
    2eb0:	84 27       	eor	r24, r20
    2eb2:	8c 93       	st	X, r24
    2eb4:	27 c0       	rjmp	.+78     	; 0x2f04 <DIO_enuTogglePinValue+0x100>
			break;

			case DIO_u8PortC:
				TOG_BIT(PORTC, Copy_u8PinID);
    2eb6:	a5 e3       	ldi	r26, 0x35	; 53
    2eb8:	b0 e0       	ldi	r27, 0x00	; 0
    2eba:	e5 e3       	ldi	r30, 0x35	; 53
    2ebc:	f0 e0       	ldi	r31, 0x00	; 0
    2ebe:	80 81       	ld	r24, Z
    2ec0:	48 2f       	mov	r20, r24
    2ec2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ec4:	28 2f       	mov	r18, r24
    2ec6:	30 e0       	ldi	r19, 0x00	; 0
    2ec8:	81 e0       	ldi	r24, 0x01	; 1
    2eca:	90 e0       	ldi	r25, 0x00	; 0
    2ecc:	02 2e       	mov	r0, r18
    2ece:	02 c0       	rjmp	.+4      	; 0x2ed4 <DIO_enuTogglePinValue+0xd0>
    2ed0:	88 0f       	add	r24, r24
    2ed2:	99 1f       	adc	r25, r25
    2ed4:	0a 94       	dec	r0
    2ed6:	e2 f7       	brpl	.-8      	; 0x2ed0 <DIO_enuTogglePinValue+0xcc>
    2ed8:	84 27       	eor	r24, r20
    2eda:	8c 93       	st	X, r24
    2edc:	13 c0       	rjmp	.+38     	; 0x2f04 <DIO_enuTogglePinValue+0x100>
			break;
			
			case DIO_u8PortD:
				TOG_BIT(PORTD, Copy_u8PinID);
    2ede:	a2 e3       	ldi	r26, 0x32	; 50
    2ee0:	b0 e0       	ldi	r27, 0x00	; 0
    2ee2:	e2 e3       	ldi	r30, 0x32	; 50
    2ee4:	f0 e0       	ldi	r31, 0x00	; 0
    2ee6:	80 81       	ld	r24, Z
    2ee8:	48 2f       	mov	r20, r24
    2eea:	8b 81       	ldd	r24, Y+3	; 0x03
    2eec:	28 2f       	mov	r18, r24
    2eee:	30 e0       	ldi	r19, 0x00	; 0
    2ef0:	81 e0       	ldi	r24, 0x01	; 1
    2ef2:	90 e0       	ldi	r25, 0x00	; 0
    2ef4:	02 2e       	mov	r0, r18
    2ef6:	02 c0       	rjmp	.+4      	; 0x2efc <DIO_enuTogglePinValue+0xf8>
    2ef8:	88 0f       	add	r24, r24
    2efa:	99 1f       	adc	r25, r25
    2efc:	0a 94       	dec	r0
    2efe:	e2 f7       	brpl	.-8      	; 0x2ef8 <DIO_enuTogglePinValue+0xf4>
    2f00:	84 27       	eor	r24, r20
    2f02:	8c 93       	st	X, r24
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    2f04:	81 e0       	ldi	r24, 0x01	; 1
    2f06:	89 83       	std	Y+1, r24	; 0x01

		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    2f08:	99 81       	ldd	r25, Y+1	; 0x01
    2f0a:	9c 83       	std	Y+4, r25	; 0x04
    2f0c:	02 c0       	rjmp	.+4      	; 0x2f12 <DIO_enuTogglePinValue+0x10e>

		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{

		return Local_enu_ErrorState;
    2f0e:	29 81       	ldd	r18, Y+1	; 0x01
    2f10:	2c 83       	std	Y+4, r18	; 0x04
    2f12:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    2f14:	26 96       	adiw	r28, 0x06	; 6
    2f16:	0f b6       	in	r0, 0x3f	; 63
    2f18:	f8 94       	cli
    2f1a:	de bf       	out	0x3e, r29	; 62
    2f1c:	0f be       	out	0x3f, r0	; 63
    2f1e:	cd bf       	out	0x3d, r28	; 61
    2f20:	cf 91       	pop	r28
    2f22:	df 91       	pop	r29
    2f24:	08 95       	ret

00002f26 <DIO_enuSetPortDirection>:
///****************************************************************************************/


///********************************** Control Entire Port **********************************/
// 1. set entire port as OUTPUT
ErrorStatus_t DIO_enuSetPortDirection(uint8_t Copy_u8PortID, uint8_t Copy_u8Direction){
    2f26:	df 93       	push	r29
    2f28:	cf 93       	push	r28
    2f2a:	00 d0       	rcall	.+0      	; 0x2f2c <DIO_enuSetPortDirection+0x6>
    2f2c:	00 d0       	rcall	.+0      	; 0x2f2e <DIO_enuSetPortDirection+0x8>
    2f2e:	00 d0       	rcall	.+0      	; 0x2f30 <DIO_enuSetPortDirection+0xa>
    2f30:	cd b7       	in	r28, 0x3d	; 61
    2f32:	de b7       	in	r29, 0x3e	; 62
    2f34:	8a 83       	std	Y+2, r24	; 0x02
    2f36:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2f38:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8Direction <= DIO_u8OUTPUT){
    2f3a:	8a 81       	ldd	r24, Y+2	; 0x02
    2f3c:	84 30       	cpi	r24, 0x04	; 4
    2f3e:	08 f0       	brcs	.+2      	; 0x2f42 <DIO_enuSetPortDirection+0x1c>
    2f40:	57 c0       	rjmp	.+174    	; 0x2ff0 <DIO_enuSetPortDirection+0xca>
    2f42:	8b 81       	ldd	r24, Y+3	; 0x03
    2f44:	82 30       	cpi	r24, 0x02	; 2
    2f46:	08 f0       	brcs	.+2      	; 0x2f4a <DIO_enuSetPortDirection+0x24>
    2f48:	53 c0       	rjmp	.+166    	; 0x2ff0 <DIO_enuSetPortDirection+0xca>

		switch (Copy_u8PortID){
    2f4a:	8a 81       	ldd	r24, Y+2	; 0x02
    2f4c:	28 2f       	mov	r18, r24
    2f4e:	30 e0       	ldi	r19, 0x00	; 0
    2f50:	3e 83       	std	Y+6, r19	; 0x06
    2f52:	2d 83       	std	Y+5, r18	; 0x05
    2f54:	8d 81       	ldd	r24, Y+5	; 0x05
    2f56:	9e 81       	ldd	r25, Y+6	; 0x06
    2f58:	81 30       	cpi	r24, 0x01	; 1
    2f5a:	91 05       	cpc	r25, r1
    2f5c:	09 f1       	breq	.+66     	; 0x2fa0 <DIO_enuSetPortDirection+0x7a>
    2f5e:	2d 81       	ldd	r18, Y+5	; 0x05
    2f60:	3e 81       	ldd	r19, Y+6	; 0x06
    2f62:	22 30       	cpi	r18, 0x02	; 2
    2f64:	31 05       	cpc	r19, r1
    2f66:	2c f4       	brge	.+10     	; 0x2f72 <DIO_enuSetPortDirection+0x4c>
    2f68:	8d 81       	ldd	r24, Y+5	; 0x05
    2f6a:	9e 81       	ldd	r25, Y+6	; 0x06
    2f6c:	00 97       	sbiw	r24, 0x00	; 0
    2f6e:	61 f0       	breq	.+24     	; 0x2f88 <DIO_enuSetPortDirection+0x62>
    2f70:	3a c0       	rjmp	.+116    	; 0x2fe6 <DIO_enuSetPortDirection+0xc0>
    2f72:	2d 81       	ldd	r18, Y+5	; 0x05
    2f74:	3e 81       	ldd	r19, Y+6	; 0x06
    2f76:	22 30       	cpi	r18, 0x02	; 2
    2f78:	31 05       	cpc	r19, r1
    2f7a:	f1 f0       	breq	.+60     	; 0x2fb8 <DIO_enuSetPortDirection+0x92>
    2f7c:	8d 81       	ldd	r24, Y+5	; 0x05
    2f7e:	9e 81       	ldd	r25, Y+6	; 0x06
    2f80:	83 30       	cpi	r24, 0x03	; 3
    2f82:	91 05       	cpc	r25, r1
    2f84:	29 f1       	breq	.+74     	; 0x2fd0 <DIO_enuSetPortDirection+0xaa>
    2f86:	2f c0       	rjmp	.+94     	; 0x2fe6 <DIO_enuSetPortDirection+0xc0>

			case DIO_u8PortA:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2f88:	8b 81       	ldd	r24, Y+3	; 0x03
    2f8a:	81 30       	cpi	r24, 0x01	; 1
    2f8c:	29 f4       	brne	.+10     	; 0x2f98 <DIO_enuSetPortDirection+0x72>
					DDRA = 0xFF;
    2f8e:	ea e3       	ldi	r30, 0x3A	; 58
    2f90:	f0 e0       	ldi	r31, 0x00	; 0
    2f92:	8f ef       	ldi	r24, 0xFF	; 255
    2f94:	80 83       	st	Z, r24
    2f96:	27 c0       	rjmp	.+78     	; 0x2fe6 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRA = 0x00;
    2f98:	ea e3       	ldi	r30, 0x3A	; 58
    2f9a:	f0 e0       	ldi	r31, 0x00	; 0
    2f9c:	10 82       	st	Z, r1
    2f9e:	23 c0       	rjmp	.+70     	; 0x2fe6 <DIO_enuSetPortDirection+0xc0>
				}
			break;

			case DIO_u8PortB:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2fa0:	8b 81       	ldd	r24, Y+3	; 0x03
    2fa2:	81 30       	cpi	r24, 0x01	; 1
    2fa4:	29 f4       	brne	.+10     	; 0x2fb0 <DIO_enuSetPortDirection+0x8a>
					DDRB = 0xFF;
    2fa6:	e7 e3       	ldi	r30, 0x37	; 55
    2fa8:	f0 e0       	ldi	r31, 0x00	; 0
    2faa:	8f ef       	ldi	r24, 0xFF	; 255
    2fac:	80 83       	st	Z, r24
    2fae:	1b c0       	rjmp	.+54     	; 0x2fe6 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRB = 0x00;
    2fb0:	e7 e3       	ldi	r30, 0x37	; 55
    2fb2:	f0 e0       	ldi	r31, 0x00	; 0
    2fb4:	10 82       	st	Z, r1
    2fb6:	17 c0       	rjmp	.+46     	; 0x2fe6 <DIO_enuSetPortDirection+0xc0>
				}				

			break;

			case DIO_u8PortC:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2fb8:	8b 81       	ldd	r24, Y+3	; 0x03
    2fba:	81 30       	cpi	r24, 0x01	; 1
    2fbc:	29 f4       	brne	.+10     	; 0x2fc8 <DIO_enuSetPortDirection+0xa2>
					DDRC = 0xFF;
    2fbe:	e4 e3       	ldi	r30, 0x34	; 52
    2fc0:	f0 e0       	ldi	r31, 0x00	; 0
    2fc2:	8f ef       	ldi	r24, 0xFF	; 255
    2fc4:	80 83       	st	Z, r24
    2fc6:	0f c0       	rjmp	.+30     	; 0x2fe6 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRC = 0x00;
    2fc8:	e4 e3       	ldi	r30, 0x34	; 52
    2fca:	f0 e0       	ldi	r31, 0x00	; 0
    2fcc:	10 82       	st	Z, r1
    2fce:	0b c0       	rjmp	.+22     	; 0x2fe6 <DIO_enuSetPortDirection+0xc0>
				}
			break;

			case DIO_u8PortD:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2fd0:	8b 81       	ldd	r24, Y+3	; 0x03
    2fd2:	81 30       	cpi	r24, 0x01	; 1
    2fd4:	29 f4       	brne	.+10     	; 0x2fe0 <DIO_enuSetPortDirection+0xba>
					DDRD = 0xFF;
    2fd6:	e1 e3       	ldi	r30, 0x31	; 49
    2fd8:	f0 e0       	ldi	r31, 0x00	; 0
    2fda:	8f ef       	ldi	r24, 0xFF	; 255
    2fdc:	80 83       	st	Z, r24
    2fde:	03 c0       	rjmp	.+6      	; 0x2fe6 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRD = 0x00;
    2fe0:	e1 e3       	ldi	r30, 0x31	; 49
    2fe2:	f0 e0       	ldi	r31, 0x00	; 0
    2fe4:	10 82       	st	Z, r1
				}
			break;	
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    2fe6:	81 e0       	ldi	r24, 0x01	; 1
    2fe8:	89 83       	std	Y+1, r24	; 0x01
	}else{
		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    2fea:	99 81       	ldd	r25, Y+1	; 0x01
    2fec:	9c 83       	std	Y+4, r25	; 0x04
    2fee:	02 c0       	rjmp	.+4      	; 0x2ff4 <DIO_enuSetPortDirection+0xce>
			break;	
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{
		return Local_enu_ErrorState;
    2ff0:	29 81       	ldd	r18, Y+1	; 0x01
    2ff2:	2c 83       	std	Y+4, r18	; 0x04
    2ff4:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    2ff6:	26 96       	adiw	r28, 0x06	; 6
    2ff8:	0f b6       	in	r0, 0x3f	; 63
    2ffa:	f8 94       	cli
    2ffc:	de bf       	out	0x3e, r29	; 62
    2ffe:	0f be       	out	0x3f, r0	; 63
    3000:	cd bf       	out	0x3d, r28	; 61
    3002:	cf 91       	pop	r28
    3004:	df 91       	pop	r29
    3006:	08 95       	ret

00003008 <DIO_enuSetPortValue>:

//! why ??? would you read entire port ?!
//ErrorStatus_t DIO_enuGetPortValue    (uint8_t Copy_u8PortID, uint8_t *Copy_pu8Value);


ErrorStatus_t DIO_enuSetPortValue(uint8_t Copy_u8PortID, uint8_t Copy_u8Value){
    3008:	df 93       	push	r29
    300a:	cf 93       	push	r28
    300c:	00 d0       	rcall	.+0      	; 0x300e <DIO_enuSetPortValue+0x6>
    300e:	00 d0       	rcall	.+0      	; 0x3010 <DIO_enuSetPortValue+0x8>
    3010:	00 d0       	rcall	.+0      	; 0x3012 <DIO_enuSetPortValue+0xa>
    3012:	cd b7       	in	r28, 0x3d	; 61
    3014:	de b7       	in	r29, 0x3e	; 62
    3016:	8a 83       	std	Y+2, r24	; 0x02
    3018:	6b 83       	std	Y+3, r22	; 0x03
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    301a:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8Value <= DIO_u8PULLUP){
    301c:	8a 81       	ldd	r24, Y+2	; 0x02
    301e:	84 30       	cpi	r24, 0x04	; 4
    3020:	08 f0       	brcs	.+2      	; 0x3024 <DIO_enuSetPortValue+0x1c>
    3022:	57 c0       	rjmp	.+174    	; 0x30d2 <DIO_enuSetPortValue+0xca>
    3024:	8b 81       	ldd	r24, Y+3	; 0x03
    3026:	82 30       	cpi	r24, 0x02	; 2
    3028:	08 f0       	brcs	.+2      	; 0x302c <DIO_enuSetPortValue+0x24>
    302a:	53 c0       	rjmp	.+166    	; 0x30d2 <DIO_enuSetPortValue+0xca>
		
		switch (Copy_u8PortID){
    302c:	8a 81       	ldd	r24, Y+2	; 0x02
    302e:	28 2f       	mov	r18, r24
    3030:	30 e0       	ldi	r19, 0x00	; 0
    3032:	3e 83       	std	Y+6, r19	; 0x06
    3034:	2d 83       	std	Y+5, r18	; 0x05
    3036:	8d 81       	ldd	r24, Y+5	; 0x05
    3038:	9e 81       	ldd	r25, Y+6	; 0x06
    303a:	81 30       	cpi	r24, 0x01	; 1
    303c:	91 05       	cpc	r25, r1
    303e:	09 f1       	breq	.+66     	; 0x3082 <DIO_enuSetPortValue+0x7a>
    3040:	2d 81       	ldd	r18, Y+5	; 0x05
    3042:	3e 81       	ldd	r19, Y+6	; 0x06
    3044:	22 30       	cpi	r18, 0x02	; 2
    3046:	31 05       	cpc	r19, r1
    3048:	2c f4       	brge	.+10     	; 0x3054 <DIO_enuSetPortValue+0x4c>
    304a:	8d 81       	ldd	r24, Y+5	; 0x05
    304c:	9e 81       	ldd	r25, Y+6	; 0x06
    304e:	00 97       	sbiw	r24, 0x00	; 0
    3050:	61 f0       	breq	.+24     	; 0x306a <DIO_enuSetPortValue+0x62>
    3052:	3a c0       	rjmp	.+116    	; 0x30c8 <DIO_enuSetPortValue+0xc0>
    3054:	2d 81       	ldd	r18, Y+5	; 0x05
    3056:	3e 81       	ldd	r19, Y+6	; 0x06
    3058:	22 30       	cpi	r18, 0x02	; 2
    305a:	31 05       	cpc	r19, r1
    305c:	f1 f0       	breq	.+60     	; 0x309a <DIO_enuSetPortValue+0x92>
    305e:	8d 81       	ldd	r24, Y+5	; 0x05
    3060:	9e 81       	ldd	r25, Y+6	; 0x06
    3062:	83 30       	cpi	r24, 0x03	; 3
    3064:	91 05       	cpc	r25, r1
    3066:	29 f1       	breq	.+74     	; 0x30b2 <DIO_enuSetPortValue+0xaa>
    3068:	2f c0       	rjmp	.+94     	; 0x30c8 <DIO_enuSetPortValue+0xc0>
			case DIO_u8PortA:
				if(Copy_u8Value){
    306a:	8b 81       	ldd	r24, Y+3	; 0x03
    306c:	88 23       	and	r24, r24
    306e:	29 f0       	breq	.+10     	; 0x307a <DIO_enuSetPortValue+0x72>
					PORTA = 0xFF;
    3070:	eb e3       	ldi	r30, 0x3B	; 59
    3072:	f0 e0       	ldi	r31, 0x00	; 0
    3074:	8f ef       	ldi	r24, 0xFF	; 255
    3076:	80 83       	st	Z, r24
    3078:	27 c0       	rjmp	.+78     	; 0x30c8 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTA = 0x00;
    307a:	eb e3       	ldi	r30, 0x3B	; 59
    307c:	f0 e0       	ldi	r31, 0x00	; 0
    307e:	10 82       	st	Z, r1
    3080:	23 c0       	rjmp	.+70     	; 0x30c8 <DIO_enuSetPortValue+0xc0>
				}
			break;

			case DIO_u8PortB:
				if(Copy_u8Value){
    3082:	8b 81       	ldd	r24, Y+3	; 0x03
    3084:	88 23       	and	r24, r24
    3086:	29 f0       	breq	.+10     	; 0x3092 <DIO_enuSetPortValue+0x8a>
					PORTB = 0xFF;
    3088:	e8 e3       	ldi	r30, 0x38	; 56
    308a:	f0 e0       	ldi	r31, 0x00	; 0
    308c:	8f ef       	ldi	r24, 0xFF	; 255
    308e:	80 83       	st	Z, r24
    3090:	1b c0       	rjmp	.+54     	; 0x30c8 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTB = 0x00;
    3092:	e8 e3       	ldi	r30, 0x38	; 56
    3094:	f0 e0       	ldi	r31, 0x00	; 0
    3096:	10 82       	st	Z, r1
    3098:	17 c0       	rjmp	.+46     	; 0x30c8 <DIO_enuSetPortValue+0xc0>
				}
			break;

			
			case DIO_u8PortC:
				if(Copy_u8Value){
    309a:	8b 81       	ldd	r24, Y+3	; 0x03
    309c:	88 23       	and	r24, r24
    309e:	29 f0       	breq	.+10     	; 0x30aa <DIO_enuSetPortValue+0xa2>
					PORTC = 0xFF;
    30a0:	e5 e3       	ldi	r30, 0x35	; 53
    30a2:	f0 e0       	ldi	r31, 0x00	; 0
    30a4:	8f ef       	ldi	r24, 0xFF	; 255
    30a6:	80 83       	st	Z, r24
    30a8:	0f c0       	rjmp	.+30     	; 0x30c8 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTC = 0x00;
    30aa:	e5 e3       	ldi	r30, 0x35	; 53
    30ac:	f0 e0       	ldi	r31, 0x00	; 0
    30ae:	10 82       	st	Z, r1
    30b0:	0b c0       	rjmp	.+22     	; 0x30c8 <DIO_enuSetPortValue+0xc0>
				}
			break;
	
			case DIO_u8PortD:
				if(Copy_u8Value){
    30b2:	8b 81       	ldd	r24, Y+3	; 0x03
    30b4:	88 23       	and	r24, r24
    30b6:	29 f0       	breq	.+10     	; 0x30c2 <DIO_enuSetPortValue+0xba>
					PORTD = 0xFF;
    30b8:	e2 e3       	ldi	r30, 0x32	; 50
    30ba:	f0 e0       	ldi	r31, 0x00	; 0
    30bc:	8f ef       	ldi	r24, 0xFF	; 255
    30be:	80 83       	st	Z, r24
    30c0:	03 c0       	rjmp	.+6      	; 0x30c8 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTD = 0x00;
    30c2:	e2 e3       	ldi	r30, 0x32	; 50
    30c4:	f0 e0       	ldi	r31, 0x00	; 0
    30c6:	10 82       	st	Z, r1
				}
			break;
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    30c8:	81 e0       	ldi	r24, 0x01	; 1
    30ca:	89 83       	std	Y+1, r24	; 0x01
	}else{
		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    30cc:	99 81       	ldd	r25, Y+1	; 0x01
    30ce:	9c 83       	std	Y+4, r25	; 0x04
    30d0:	02 c0       	rjmp	.+4      	; 0x30d6 <DIO_enuSetPortValue+0xce>
			break;
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
	}else{
		return Local_enu_ErrorState;
    30d2:	29 81       	ldd	r18, Y+1	; 0x01
    30d4:	2c 83       	std	Y+4, r18	; 0x04
    30d6:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    30d8:	26 96       	adiw	r28, 0x06	; 6
    30da:	0f b6       	in	r0, 0x3f	; 63
    30dc:	f8 94       	cli
    30de:	de bf       	out	0x3e, r29	; 62
    30e0:	0f be       	out	0x3f, r0	; 63
    30e2:	cd bf       	out	0x3d, r28	; 61
    30e4:	cf 91       	pop	r28
    30e6:	df 91       	pop	r29
    30e8:	08 95       	ret

000030ea <LCD_enuInit>:
static ErrorStatus_t WriteNLatch(uint8_t Copy_u8Data);

/**********************************************************/


ErrorStatus_t LCD_enuInit(void){
    30ea:	df 93       	push	r29
    30ec:	cf 93       	push	r28
    30ee:	cd b7       	in	r28, 0x3d	; 61
    30f0:	de b7       	in	r29, 0x3e	; 62
    30f2:	e9 97       	sbiw	r28, 0x39	; 57
    30f4:	0f b6       	in	r0, 0x3f	; 63
    30f6:	f8 94       	cli
    30f8:	de bf       	out	0x3e, r29	; 62
    30fa:	0f be       	out	0x3f, r0	; 63
    30fc:	cd bf       	out	0x3d, r28	; 61
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    30fe:	19 ae       	std	Y+57, r1	; 0x39


	/*********************** !Control Pins! ***********************/
	DIO_enuSetPinDirection(RS_PORT, RS_PIN, DIO_u8OUTPUT);
    3100:	83 e0       	ldi	r24, 0x03	; 3
    3102:	62 e0       	ldi	r22, 0x02	; 2
    3104:	41 e0       	ldi	r20, 0x01	; 1
    3106:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(RS_PORT, RW_PIN, DIO_u8OUTPUT);
    310a:	83 e0       	ldi	r24, 0x03	; 3
    310c:	67 e0       	ldi	r22, 0x07	; 7
    310e:	41 e0       	ldi	r20, 0x01	; 1
    3110:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(RS_PORT, EN_PIN, DIO_u8OUTPUT);
    3114:	83 e0       	ldi	r24, 0x03	; 3
    3116:	63 e0       	ldi	r22, 0x03	; 3
    3118:	41 e0       	ldi	r20, 0x01	; 1
    311a:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>
	/**************************************************************/


	/************************ !Data  Pins! ************************/
	DIO_enuSetPinDirection(DB7_PORT, DB7_PIN, DIO_u8OUTPUT);
    311e:	82 e0       	ldi	r24, 0x02	; 2
    3120:	67 e0       	ldi	r22, 0x07	; 7
    3122:	41 e0       	ldi	r20, 0x01	; 1
    3124:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB6_PORT, DB6_PIN, DIO_u8OUTPUT);
    3128:	82 e0       	ldi	r24, 0x02	; 2
    312a:	66 e0       	ldi	r22, 0x06	; 6
    312c:	41 e0       	ldi	r20, 0x01	; 1
    312e:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB5_PORT, DB5_PIN, DIO_u8OUTPUT);
    3132:	82 e0       	ldi	r24, 0x02	; 2
    3134:	65 e0       	ldi	r22, 0x05	; 5
    3136:	41 e0       	ldi	r20, 0x01	; 1
    3138:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB4_PORT, DB4_PIN, DIO_u8OUTPUT);
    313c:	82 e0       	ldi	r24, 0x02	; 2
    313e:	64 e0       	ldi	r22, 0x04	; 4
    3140:	41 e0       	ldi	r20, 0x01	; 1
    3142:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>
    3146:	80 e0       	ldi	r24, 0x00	; 0
    3148:	90 e0       	ldi	r25, 0x00	; 0
    314a:	ac e0       	ldi	r26, 0x0C	; 12
    314c:	b2 e4       	ldi	r27, 0x42	; 66
    314e:	8d ab       	std	Y+53, r24	; 0x35
    3150:	9e ab       	std	Y+54, r25	; 0x36
    3152:	af ab       	std	Y+55, r26	; 0x37
    3154:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3156:	6d a9       	ldd	r22, Y+53	; 0x35
    3158:	7e a9       	ldd	r23, Y+54	; 0x36
    315a:	8f a9       	ldd	r24, Y+55	; 0x37
    315c:	98 ad       	ldd	r25, Y+56	; 0x38
    315e:	20 e0       	ldi	r18, 0x00	; 0
    3160:	30 e0       	ldi	r19, 0x00	; 0
    3162:	4a ef       	ldi	r20, 0xFA	; 250
    3164:	54 e4       	ldi	r21, 0x44	; 68
    3166:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    316a:	dc 01       	movw	r26, r24
    316c:	cb 01       	movw	r24, r22
    316e:	89 ab       	std	Y+49, r24	; 0x31
    3170:	9a ab       	std	Y+50, r25	; 0x32
    3172:	ab ab       	std	Y+51, r26	; 0x33
    3174:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3176:	69 a9       	ldd	r22, Y+49	; 0x31
    3178:	7a a9       	ldd	r23, Y+50	; 0x32
    317a:	8b a9       	ldd	r24, Y+51	; 0x33
    317c:	9c a9       	ldd	r25, Y+52	; 0x34
    317e:	20 e0       	ldi	r18, 0x00	; 0
    3180:	30 e0       	ldi	r19, 0x00	; 0
    3182:	40 e8       	ldi	r20, 0x80	; 128
    3184:	5f e3       	ldi	r21, 0x3F	; 63
    3186:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    318a:	88 23       	and	r24, r24
    318c:	2c f4       	brge	.+10     	; 0x3198 <LCD_enuInit+0xae>
		__ticks = 1;
    318e:	81 e0       	ldi	r24, 0x01	; 1
    3190:	90 e0       	ldi	r25, 0x00	; 0
    3192:	98 ab       	std	Y+48, r25	; 0x30
    3194:	8f a7       	std	Y+47, r24	; 0x2f
    3196:	3f c0       	rjmp	.+126    	; 0x3216 <LCD_enuInit+0x12c>
	else if (__tmp > 65535)
    3198:	69 a9       	ldd	r22, Y+49	; 0x31
    319a:	7a a9       	ldd	r23, Y+50	; 0x32
    319c:	8b a9       	ldd	r24, Y+51	; 0x33
    319e:	9c a9       	ldd	r25, Y+52	; 0x34
    31a0:	20 e0       	ldi	r18, 0x00	; 0
    31a2:	3f ef       	ldi	r19, 0xFF	; 255
    31a4:	4f e7       	ldi	r20, 0x7F	; 127
    31a6:	57 e4       	ldi	r21, 0x47	; 71
    31a8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    31ac:	18 16       	cp	r1, r24
    31ae:	4c f5       	brge	.+82     	; 0x3202 <LCD_enuInit+0x118>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31b0:	6d a9       	ldd	r22, Y+53	; 0x35
    31b2:	7e a9       	ldd	r23, Y+54	; 0x36
    31b4:	8f a9       	ldd	r24, Y+55	; 0x37
    31b6:	98 ad       	ldd	r25, Y+56	; 0x38
    31b8:	20 e0       	ldi	r18, 0x00	; 0
    31ba:	30 e0       	ldi	r19, 0x00	; 0
    31bc:	40 e2       	ldi	r20, 0x20	; 32
    31be:	51 e4       	ldi	r21, 0x41	; 65
    31c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31c4:	dc 01       	movw	r26, r24
    31c6:	cb 01       	movw	r24, r22
    31c8:	bc 01       	movw	r22, r24
    31ca:	cd 01       	movw	r24, r26
    31cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31d0:	dc 01       	movw	r26, r24
    31d2:	cb 01       	movw	r24, r22
    31d4:	98 ab       	std	Y+48, r25	; 0x30
    31d6:	8f a7       	std	Y+47, r24	; 0x2f
    31d8:	0f c0       	rjmp	.+30     	; 0x31f8 <LCD_enuInit+0x10e>
    31da:	88 ec       	ldi	r24, 0xC8	; 200
    31dc:	90 e0       	ldi	r25, 0x00	; 0
    31de:	9e a7       	std	Y+46, r25	; 0x2e
    31e0:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    31e2:	8d a5       	ldd	r24, Y+45	; 0x2d
    31e4:	9e a5       	ldd	r25, Y+46	; 0x2e
    31e6:	01 97       	sbiw	r24, 0x01	; 1
    31e8:	f1 f7       	brne	.-4      	; 0x31e6 <LCD_enuInit+0xfc>
    31ea:	9e a7       	std	Y+46, r25	; 0x2e
    31ec:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    31ee:	8f a5       	ldd	r24, Y+47	; 0x2f
    31f0:	98 a9       	ldd	r25, Y+48	; 0x30
    31f2:	01 97       	sbiw	r24, 0x01	; 1
    31f4:	98 ab       	std	Y+48, r25	; 0x30
    31f6:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    31f8:	8f a5       	ldd	r24, Y+47	; 0x2f
    31fa:	98 a9       	ldd	r25, Y+48	; 0x30
    31fc:	00 97       	sbiw	r24, 0x00	; 0
    31fe:	69 f7       	brne	.-38     	; 0x31da <LCD_enuInit+0xf0>
    3200:	14 c0       	rjmp	.+40     	; 0x322a <LCD_enuInit+0x140>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3202:	69 a9       	ldd	r22, Y+49	; 0x31
    3204:	7a a9       	ldd	r23, Y+50	; 0x32
    3206:	8b a9       	ldd	r24, Y+51	; 0x33
    3208:	9c a9       	ldd	r25, Y+52	; 0x34
    320a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    320e:	dc 01       	movw	r26, r24
    3210:	cb 01       	movw	r24, r22
    3212:	98 ab       	std	Y+48, r25	; 0x30
    3214:	8f a7       	std	Y+47, r24	; 0x2f
    3216:	8f a5       	ldd	r24, Y+47	; 0x2f
    3218:	98 a9       	ldd	r25, Y+48	; 0x30
    321a:	9c a7       	std	Y+44, r25	; 0x2c
    321c:	8b a7       	std	Y+43, r24	; 0x2b
    321e:	8b a5       	ldd	r24, Y+43	; 0x2b
    3220:	9c a5       	ldd	r25, Y+44	; 0x2c
    3222:	01 97       	sbiw	r24, 0x01	; 1
    3224:	f1 f7       	brne	.-4      	; 0x3222 <LCD_enuInit+0x138>
    3226:	9c a7       	std	Y+44, r25	; 0x2c
    3228:	8b a7       	std	Y+43, r24	; 0x2b
		 * 			 (0 - 5x7 dot matrix)
		 * 			 (means 5dot in width and 7dot height)
		 */


			LCD_enuSendCommand(0x20);
    322a:	80 e2       	ldi	r24, 0x20	; 32
    322c:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
			LCD_enuSendCommand(0x20);
    3230:	80 e2       	ldi	r24, 0x20	; 32
    3232:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
			LCD_enuSendCommand(0x80);
    3236:	80 e8       	ldi	r24, 0x80	; 128
    3238:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
    323c:	80 e0       	ldi	r24, 0x00	; 0
    323e:	90 e0       	ldi	r25, 0x00	; 0
    3240:	a0 e8       	ldi	r26, 0x80	; 128
    3242:	bf e3       	ldi	r27, 0x3F	; 63
    3244:	8f a3       	std	Y+39, r24	; 0x27
    3246:	98 a7       	std	Y+40, r25	; 0x28
    3248:	a9 a7       	std	Y+41, r26	; 0x29
    324a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    324c:	6f a1       	ldd	r22, Y+39	; 0x27
    324e:	78 a5       	ldd	r23, Y+40	; 0x28
    3250:	89 a5       	ldd	r24, Y+41	; 0x29
    3252:	9a a5       	ldd	r25, Y+42	; 0x2a
    3254:	20 e0       	ldi	r18, 0x00	; 0
    3256:	30 e0       	ldi	r19, 0x00	; 0
    3258:	4a ef       	ldi	r20, 0xFA	; 250
    325a:	54 e4       	ldi	r21, 0x44	; 68
    325c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3260:	dc 01       	movw	r26, r24
    3262:	cb 01       	movw	r24, r22
    3264:	8b a3       	std	Y+35, r24	; 0x23
    3266:	9c a3       	std	Y+36, r25	; 0x24
    3268:	ad a3       	std	Y+37, r26	; 0x25
    326a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    326c:	6b a1       	ldd	r22, Y+35	; 0x23
    326e:	7c a1       	ldd	r23, Y+36	; 0x24
    3270:	8d a1       	ldd	r24, Y+37	; 0x25
    3272:	9e a1       	ldd	r25, Y+38	; 0x26
    3274:	20 e0       	ldi	r18, 0x00	; 0
    3276:	30 e0       	ldi	r19, 0x00	; 0
    3278:	40 e8       	ldi	r20, 0x80	; 128
    327a:	5f e3       	ldi	r21, 0x3F	; 63
    327c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3280:	88 23       	and	r24, r24
    3282:	2c f4       	brge	.+10     	; 0x328e <LCD_enuInit+0x1a4>
		__ticks = 1;
    3284:	81 e0       	ldi	r24, 0x01	; 1
    3286:	90 e0       	ldi	r25, 0x00	; 0
    3288:	9a a3       	std	Y+34, r25	; 0x22
    328a:	89 a3       	std	Y+33, r24	; 0x21
    328c:	3f c0       	rjmp	.+126    	; 0x330c <LCD_enuInit+0x222>
	else if (__tmp > 65535)
    328e:	6b a1       	ldd	r22, Y+35	; 0x23
    3290:	7c a1       	ldd	r23, Y+36	; 0x24
    3292:	8d a1       	ldd	r24, Y+37	; 0x25
    3294:	9e a1       	ldd	r25, Y+38	; 0x26
    3296:	20 e0       	ldi	r18, 0x00	; 0
    3298:	3f ef       	ldi	r19, 0xFF	; 255
    329a:	4f e7       	ldi	r20, 0x7F	; 127
    329c:	57 e4       	ldi	r21, 0x47	; 71
    329e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    32a2:	18 16       	cp	r1, r24
    32a4:	4c f5       	brge	.+82     	; 0x32f8 <LCD_enuInit+0x20e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    32a6:	6f a1       	ldd	r22, Y+39	; 0x27
    32a8:	78 a5       	ldd	r23, Y+40	; 0x28
    32aa:	89 a5       	ldd	r24, Y+41	; 0x29
    32ac:	9a a5       	ldd	r25, Y+42	; 0x2a
    32ae:	20 e0       	ldi	r18, 0x00	; 0
    32b0:	30 e0       	ldi	r19, 0x00	; 0
    32b2:	40 e2       	ldi	r20, 0x20	; 32
    32b4:	51 e4       	ldi	r21, 0x41	; 65
    32b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32ba:	dc 01       	movw	r26, r24
    32bc:	cb 01       	movw	r24, r22
    32be:	bc 01       	movw	r22, r24
    32c0:	cd 01       	movw	r24, r26
    32c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32c6:	dc 01       	movw	r26, r24
    32c8:	cb 01       	movw	r24, r22
    32ca:	9a a3       	std	Y+34, r25	; 0x22
    32cc:	89 a3       	std	Y+33, r24	; 0x21
    32ce:	0f c0       	rjmp	.+30     	; 0x32ee <LCD_enuInit+0x204>
    32d0:	88 ec       	ldi	r24, 0xC8	; 200
    32d2:	90 e0       	ldi	r25, 0x00	; 0
    32d4:	98 a3       	std	Y+32, r25	; 0x20
    32d6:	8f 8f       	std	Y+31, r24	; 0x1f
    32d8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    32da:	98 a1       	ldd	r25, Y+32	; 0x20
    32dc:	01 97       	sbiw	r24, 0x01	; 1
    32de:	f1 f7       	brne	.-4      	; 0x32dc <LCD_enuInit+0x1f2>
    32e0:	98 a3       	std	Y+32, r25	; 0x20
    32e2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32e4:	89 a1       	ldd	r24, Y+33	; 0x21
    32e6:	9a a1       	ldd	r25, Y+34	; 0x22
    32e8:	01 97       	sbiw	r24, 0x01	; 1
    32ea:	9a a3       	std	Y+34, r25	; 0x22
    32ec:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32ee:	89 a1       	ldd	r24, Y+33	; 0x21
    32f0:	9a a1       	ldd	r25, Y+34	; 0x22
    32f2:	00 97       	sbiw	r24, 0x00	; 0
    32f4:	69 f7       	brne	.-38     	; 0x32d0 <LCD_enuInit+0x1e6>
    32f6:	14 c0       	rjmp	.+40     	; 0x3320 <LCD_enuInit+0x236>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32f8:	6b a1       	ldd	r22, Y+35	; 0x23
    32fa:	7c a1       	ldd	r23, Y+36	; 0x24
    32fc:	8d a1       	ldd	r24, Y+37	; 0x25
    32fe:	9e a1       	ldd	r25, Y+38	; 0x26
    3300:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3304:	dc 01       	movw	r26, r24
    3306:	cb 01       	movw	r24, r22
    3308:	9a a3       	std	Y+34, r25	; 0x22
    330a:	89 a3       	std	Y+33, r24	; 0x21
    330c:	89 a1       	ldd	r24, Y+33	; 0x21
    330e:	9a a1       	ldd	r25, Y+34	; 0x22
    3310:	9e 8f       	std	Y+30, r25	; 0x1e
    3312:	8d 8f       	std	Y+29, r24	; 0x1d
    3314:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3316:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3318:	01 97       	sbiw	r24, 0x01	; 1
    331a:	f1 f7       	brne	.-4      	; 0x3318 <LCD_enuInit+0x22e>
    331c:	9e 8f       	std	Y+30, r25	; 0x1e
    331e:	8d 8f       	std	Y+29, r24	; 0x1d
			 * B - Control Blinking of cursor position
			 * x - don't care
			 */


			  LCD_enuSendCommand(0x00);
    3320:	80 e0       	ldi	r24, 0x00	; 0
    3322:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
			  LCD_enuSendCommand(0xF0);
    3326:	80 ef       	ldi	r24, 0xF0	; 240
    3328:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
    332c:	80 e0       	ldi	r24, 0x00	; 0
    332e:	90 e0       	ldi	r25, 0x00	; 0
    3330:	a0 e8       	ldi	r26, 0x80	; 128
    3332:	bf e3       	ldi	r27, 0x3F	; 63
    3334:	89 8f       	std	Y+25, r24	; 0x19
    3336:	9a 8f       	std	Y+26, r25	; 0x1a
    3338:	ab 8f       	std	Y+27, r26	; 0x1b
    333a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    333c:	69 8d       	ldd	r22, Y+25	; 0x19
    333e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3340:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3342:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3344:	20 e0       	ldi	r18, 0x00	; 0
    3346:	30 e0       	ldi	r19, 0x00	; 0
    3348:	4a ef       	ldi	r20, 0xFA	; 250
    334a:	54 e4       	ldi	r21, 0x44	; 68
    334c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3350:	dc 01       	movw	r26, r24
    3352:	cb 01       	movw	r24, r22
    3354:	8d 8b       	std	Y+21, r24	; 0x15
    3356:	9e 8b       	std	Y+22, r25	; 0x16
    3358:	af 8b       	std	Y+23, r26	; 0x17
    335a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    335c:	6d 89       	ldd	r22, Y+21	; 0x15
    335e:	7e 89       	ldd	r23, Y+22	; 0x16
    3360:	8f 89       	ldd	r24, Y+23	; 0x17
    3362:	98 8d       	ldd	r25, Y+24	; 0x18
    3364:	20 e0       	ldi	r18, 0x00	; 0
    3366:	30 e0       	ldi	r19, 0x00	; 0
    3368:	40 e8       	ldi	r20, 0x80	; 128
    336a:	5f e3       	ldi	r21, 0x3F	; 63
    336c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3370:	88 23       	and	r24, r24
    3372:	2c f4       	brge	.+10     	; 0x337e <LCD_enuInit+0x294>
		__ticks = 1;
    3374:	81 e0       	ldi	r24, 0x01	; 1
    3376:	90 e0       	ldi	r25, 0x00	; 0
    3378:	9c 8b       	std	Y+20, r25	; 0x14
    337a:	8b 8b       	std	Y+19, r24	; 0x13
    337c:	3f c0       	rjmp	.+126    	; 0x33fc <LCD_enuInit+0x312>
	else if (__tmp > 65535)
    337e:	6d 89       	ldd	r22, Y+21	; 0x15
    3380:	7e 89       	ldd	r23, Y+22	; 0x16
    3382:	8f 89       	ldd	r24, Y+23	; 0x17
    3384:	98 8d       	ldd	r25, Y+24	; 0x18
    3386:	20 e0       	ldi	r18, 0x00	; 0
    3388:	3f ef       	ldi	r19, 0xFF	; 255
    338a:	4f e7       	ldi	r20, 0x7F	; 127
    338c:	57 e4       	ldi	r21, 0x47	; 71
    338e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3392:	18 16       	cp	r1, r24
    3394:	4c f5       	brge	.+82     	; 0x33e8 <LCD_enuInit+0x2fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3396:	69 8d       	ldd	r22, Y+25	; 0x19
    3398:	7a 8d       	ldd	r23, Y+26	; 0x1a
    339a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    339c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    339e:	20 e0       	ldi	r18, 0x00	; 0
    33a0:	30 e0       	ldi	r19, 0x00	; 0
    33a2:	40 e2       	ldi	r20, 0x20	; 32
    33a4:	51 e4       	ldi	r21, 0x41	; 65
    33a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33aa:	dc 01       	movw	r26, r24
    33ac:	cb 01       	movw	r24, r22
    33ae:	bc 01       	movw	r22, r24
    33b0:	cd 01       	movw	r24, r26
    33b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33b6:	dc 01       	movw	r26, r24
    33b8:	cb 01       	movw	r24, r22
    33ba:	9c 8b       	std	Y+20, r25	; 0x14
    33bc:	8b 8b       	std	Y+19, r24	; 0x13
    33be:	0f c0       	rjmp	.+30     	; 0x33de <LCD_enuInit+0x2f4>
    33c0:	88 ec       	ldi	r24, 0xC8	; 200
    33c2:	90 e0       	ldi	r25, 0x00	; 0
    33c4:	9a 8b       	std	Y+18, r25	; 0x12
    33c6:	89 8b       	std	Y+17, r24	; 0x11
    33c8:	89 89       	ldd	r24, Y+17	; 0x11
    33ca:	9a 89       	ldd	r25, Y+18	; 0x12
    33cc:	01 97       	sbiw	r24, 0x01	; 1
    33ce:	f1 f7       	brne	.-4      	; 0x33cc <LCD_enuInit+0x2e2>
    33d0:	9a 8b       	std	Y+18, r25	; 0x12
    33d2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33d4:	8b 89       	ldd	r24, Y+19	; 0x13
    33d6:	9c 89       	ldd	r25, Y+20	; 0x14
    33d8:	01 97       	sbiw	r24, 0x01	; 1
    33da:	9c 8b       	std	Y+20, r25	; 0x14
    33dc:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    33de:	8b 89       	ldd	r24, Y+19	; 0x13
    33e0:	9c 89       	ldd	r25, Y+20	; 0x14
    33e2:	00 97       	sbiw	r24, 0x00	; 0
    33e4:	69 f7       	brne	.-38     	; 0x33c0 <LCD_enuInit+0x2d6>
    33e6:	14 c0       	rjmp	.+40     	; 0x3410 <LCD_enuInit+0x326>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33e8:	6d 89       	ldd	r22, Y+21	; 0x15
    33ea:	7e 89       	ldd	r23, Y+22	; 0x16
    33ec:	8f 89       	ldd	r24, Y+23	; 0x17
    33ee:	98 8d       	ldd	r25, Y+24	; 0x18
    33f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33f4:	dc 01       	movw	r26, r24
    33f6:	cb 01       	movw	r24, r22
    33f8:	9c 8b       	std	Y+20, r25	; 0x14
    33fa:	8b 8b       	std	Y+19, r24	; 0x13
    33fc:	8b 89       	ldd	r24, Y+19	; 0x13
    33fe:	9c 89       	ldd	r25, Y+20	; 0x14
    3400:	98 8b       	std	Y+16, r25	; 0x10
    3402:	8f 87       	std	Y+15, r24	; 0x0f
    3404:	8f 85       	ldd	r24, Y+15	; 0x0f
    3406:	98 89       	ldd	r25, Y+16	; 0x10
    3408:	01 97       	sbiw	r24, 0x01	; 1
    340a:	f1 f7       	brne	.-4      	; 0x3408 <LCD_enuInit+0x31e>
    340c:	98 8b       	std	Y+16, r25	; 0x10
    340e:	8f 87       	std	Y+15, r24	; 0x0f
			  _delay_ms(DISPLAY_ON_OFF_CONTROL);
		/**************************************************************/


		/******************* !Display CLEAR! *******************/
		LCD_enuSendCommand(0x00);
    3410:	80 e0       	ldi	r24, 0x00	; 0
    3412:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
		LCD_enuSendCommand(CLEAR);
    3416:	81 e0       	ldi	r24, 0x01	; 1
    3418:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
    341c:	80 e0       	ldi	r24, 0x00	; 0
    341e:	90 e0       	ldi	r25, 0x00	; 0
    3420:	a0 e0       	ldi	r26, 0x00	; 0
    3422:	b0 e4       	ldi	r27, 0x40	; 64
    3424:	8b 87       	std	Y+11, r24	; 0x0b
    3426:	9c 87       	std	Y+12, r25	; 0x0c
    3428:	ad 87       	std	Y+13, r26	; 0x0d
    342a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    342c:	6b 85       	ldd	r22, Y+11	; 0x0b
    342e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3430:	8d 85       	ldd	r24, Y+13	; 0x0d
    3432:	9e 85       	ldd	r25, Y+14	; 0x0e
    3434:	20 e0       	ldi	r18, 0x00	; 0
    3436:	30 e0       	ldi	r19, 0x00	; 0
    3438:	4a ef       	ldi	r20, 0xFA	; 250
    343a:	54 e4       	ldi	r21, 0x44	; 68
    343c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3440:	dc 01       	movw	r26, r24
    3442:	cb 01       	movw	r24, r22
    3444:	8f 83       	std	Y+7, r24	; 0x07
    3446:	98 87       	std	Y+8, r25	; 0x08
    3448:	a9 87       	std	Y+9, r26	; 0x09
    344a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    344c:	6f 81       	ldd	r22, Y+7	; 0x07
    344e:	78 85       	ldd	r23, Y+8	; 0x08
    3450:	89 85       	ldd	r24, Y+9	; 0x09
    3452:	9a 85       	ldd	r25, Y+10	; 0x0a
    3454:	20 e0       	ldi	r18, 0x00	; 0
    3456:	30 e0       	ldi	r19, 0x00	; 0
    3458:	40 e8       	ldi	r20, 0x80	; 128
    345a:	5f e3       	ldi	r21, 0x3F	; 63
    345c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3460:	88 23       	and	r24, r24
    3462:	2c f4       	brge	.+10     	; 0x346e <LCD_enuInit+0x384>
		__ticks = 1;
    3464:	81 e0       	ldi	r24, 0x01	; 1
    3466:	90 e0       	ldi	r25, 0x00	; 0
    3468:	9e 83       	std	Y+6, r25	; 0x06
    346a:	8d 83       	std	Y+5, r24	; 0x05
    346c:	3f c0       	rjmp	.+126    	; 0x34ec <LCD_enuInit+0x402>
	else if (__tmp > 65535)
    346e:	6f 81       	ldd	r22, Y+7	; 0x07
    3470:	78 85       	ldd	r23, Y+8	; 0x08
    3472:	89 85       	ldd	r24, Y+9	; 0x09
    3474:	9a 85       	ldd	r25, Y+10	; 0x0a
    3476:	20 e0       	ldi	r18, 0x00	; 0
    3478:	3f ef       	ldi	r19, 0xFF	; 255
    347a:	4f e7       	ldi	r20, 0x7F	; 127
    347c:	57 e4       	ldi	r21, 0x47	; 71
    347e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3482:	18 16       	cp	r1, r24
    3484:	4c f5       	brge	.+82     	; 0x34d8 <LCD_enuInit+0x3ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3486:	6b 85       	ldd	r22, Y+11	; 0x0b
    3488:	7c 85       	ldd	r23, Y+12	; 0x0c
    348a:	8d 85       	ldd	r24, Y+13	; 0x0d
    348c:	9e 85       	ldd	r25, Y+14	; 0x0e
    348e:	20 e0       	ldi	r18, 0x00	; 0
    3490:	30 e0       	ldi	r19, 0x00	; 0
    3492:	40 e2       	ldi	r20, 0x20	; 32
    3494:	51 e4       	ldi	r21, 0x41	; 65
    3496:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    349a:	dc 01       	movw	r26, r24
    349c:	cb 01       	movw	r24, r22
    349e:	bc 01       	movw	r22, r24
    34a0:	cd 01       	movw	r24, r26
    34a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34a6:	dc 01       	movw	r26, r24
    34a8:	cb 01       	movw	r24, r22
    34aa:	9e 83       	std	Y+6, r25	; 0x06
    34ac:	8d 83       	std	Y+5, r24	; 0x05
    34ae:	0f c0       	rjmp	.+30     	; 0x34ce <LCD_enuInit+0x3e4>
    34b0:	88 ec       	ldi	r24, 0xC8	; 200
    34b2:	90 e0       	ldi	r25, 0x00	; 0
    34b4:	9c 83       	std	Y+4, r25	; 0x04
    34b6:	8b 83       	std	Y+3, r24	; 0x03
    34b8:	8b 81       	ldd	r24, Y+3	; 0x03
    34ba:	9c 81       	ldd	r25, Y+4	; 0x04
    34bc:	01 97       	sbiw	r24, 0x01	; 1
    34be:	f1 f7       	brne	.-4      	; 0x34bc <LCD_enuInit+0x3d2>
    34c0:	9c 83       	std	Y+4, r25	; 0x04
    34c2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34c4:	8d 81       	ldd	r24, Y+5	; 0x05
    34c6:	9e 81       	ldd	r25, Y+6	; 0x06
    34c8:	01 97       	sbiw	r24, 0x01	; 1
    34ca:	9e 83       	std	Y+6, r25	; 0x06
    34cc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34ce:	8d 81       	ldd	r24, Y+5	; 0x05
    34d0:	9e 81       	ldd	r25, Y+6	; 0x06
    34d2:	00 97       	sbiw	r24, 0x00	; 0
    34d4:	69 f7       	brne	.-38     	; 0x34b0 <LCD_enuInit+0x3c6>
    34d6:	14 c0       	rjmp	.+40     	; 0x3500 <LCD_enuInit+0x416>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34d8:	6f 81       	ldd	r22, Y+7	; 0x07
    34da:	78 85       	ldd	r23, Y+8	; 0x08
    34dc:	89 85       	ldd	r24, Y+9	; 0x09
    34de:	9a 85       	ldd	r25, Y+10	; 0x0a
    34e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34e4:	dc 01       	movw	r26, r24
    34e6:	cb 01       	movw	r24, r22
    34e8:	9e 83       	std	Y+6, r25	; 0x06
    34ea:	8d 83       	std	Y+5, r24	; 0x05
    34ec:	8d 81       	ldd	r24, Y+5	; 0x05
    34ee:	9e 81       	ldd	r25, Y+6	; 0x06
    34f0:	9a 83       	std	Y+2, r25	; 0x02
    34f2:	89 83       	std	Y+1, r24	; 0x01
    34f4:	89 81       	ldd	r24, Y+1	; 0x01
    34f6:	9a 81       	ldd	r25, Y+2	; 0x02
    34f8:	01 97       	sbiw	r24, 0x01	; 1
    34fa:	f1 f7       	brne	.-4      	; 0x34f8 <LCD_enuInit+0x40e>
    34fc:	9a 83       	std	Y+2, r25	; 0x02
    34fe:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(DISPLAY_CLEAR_DELAY);
		/*******************************************************/


	    /******************* !Entry Mode Set! *******************/
	    LCD_enuSendCommand(0x00);
    3500:	80 e0       	ldi	r24, 0x00	; 0
    3502:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
	    LCD_enuSendCommand(0b00000110);
    3506:	86 e0       	ldi	r24, 0x06	; 6
    3508:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
		#warning "LCD_MODE Macro is not defined"
		return Local_enuErrrorState;
	#endif

	#if(LCD_MODE == FOUR_BIT)
		Global_u8FourBitInitFlag=1;
    350c:	81 e0       	ldi	r24, 0x01	; 1
    350e:	80 93 a2 01 	sts	0x01A2, r24





		Local_enuErrrorState = ERROR_STATUS_OK;
    3512:	81 e0       	ldi	r24, 0x01	; 1
    3514:	89 af       	std	Y+57, r24	; 0x39
	return Local_enuErrrorState;
    3516:	89 ad       	ldd	r24, Y+57	; 0x39
}
    3518:	e9 96       	adiw	r28, 0x39	; 57
    351a:	0f b6       	in	r0, 0x3f	; 63
    351c:	f8 94       	cli
    351e:	de bf       	out	0x3e, r29	; 62
    3520:	0f be       	out	0x3f, r0	; 63
    3522:	cd bf       	out	0x3d, r28	; 61
    3524:	cf 91       	pop	r28
    3526:	df 91       	pop	r29
    3528:	08 95       	ret

0000352a <WriteNLatch>:





static ErrorStatus_t WriteNLatch(uint8_t Copy_u8Data){
    352a:	df 93       	push	r29
    352c:	cf 93       	push	r28
    352e:	cd b7       	in	r28, 0x3d	; 61
    3530:	de b7       	in	r29, 0x3e	; 62
    3532:	6e 97       	sbiw	r28, 0x1e	; 30
    3534:	0f b6       	in	r0, 0x3f	; 63
    3536:	f8 94       	cli
    3538:	de bf       	out	0x3e, r29	; 62
    353a:	0f be       	out	0x3f, r0	; 63
    353c:	cd bf       	out	0x3d, r28	; 61
    353e:	8e 8f       	std	Y+30, r24	; 0x1e

    ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    3540:	1d 8e       	std	Y+29, r1	; 0x1d

    #if(LCD_MODE == FOUR_BIT)

        // Send Higher Nibble
        DIO_enuSetPinValue(LCD_DATA_PORT, DB4_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_5));
    3542:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3544:	82 95       	swap	r24
    3546:	8f 70       	andi	r24, 0x0F	; 15
    3548:	98 2f       	mov	r25, r24
    354a:	91 70       	andi	r25, 0x01	; 1
    354c:	82 e0       	ldi	r24, 0x02	; 2
    354e:	64 e0       	ldi	r22, 0x04	; 4
    3550:	49 2f       	mov	r20, r25
    3552:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB5_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_6));
    3556:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3558:	82 95       	swap	r24
    355a:	86 95       	lsr	r24
    355c:	87 70       	andi	r24, 0x07	; 7
    355e:	98 2f       	mov	r25, r24
    3560:	91 70       	andi	r25, 0x01	; 1
    3562:	82 e0       	ldi	r24, 0x02	; 2
    3564:	65 e0       	ldi	r22, 0x05	; 5
    3566:	49 2f       	mov	r20, r25
    3568:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB6_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_7));
    356c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    356e:	82 95       	swap	r24
    3570:	86 95       	lsr	r24
    3572:	86 95       	lsr	r24
    3574:	83 70       	andi	r24, 0x03	; 3
    3576:	98 2f       	mov	r25, r24
    3578:	91 70       	andi	r25, 0x01	; 1
    357a:	82 e0       	ldi	r24, 0x02	; 2
    357c:	66 e0       	ldi	r22, 0x06	; 6
    357e:	49 2f       	mov	r20, r25
    3580:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB7_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_8));
    3584:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3586:	98 2f       	mov	r25, r24
    3588:	99 1f       	adc	r25, r25
    358a:	99 27       	eor	r25, r25
    358c:	99 1f       	adc	r25, r25
    358e:	82 e0       	ldi	r24, 0x02	; 2
    3590:	67 e0       	ldi	r22, 0x07	; 7
    3592:	49 2f       	mov	r20, r25
    3594:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>

        SEND_ENABLE_PULSE();
    3598:	83 e0       	ldi	r24, 0x03	; 3
    359a:	63 e0       	ldi	r22, 0x03	; 3
    359c:	41 e0       	ldi	r20, 0x01	; 1
    359e:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
    35a2:	80 e0       	ldi	r24, 0x00	; 0
    35a4:	90 e0       	ldi	r25, 0x00	; 0
    35a6:	a0 e0       	ldi	r26, 0x00	; 0
    35a8:	b0 e4       	ldi	r27, 0x40	; 64
    35aa:	89 8f       	std	Y+25, r24	; 0x19
    35ac:	9a 8f       	std	Y+26, r25	; 0x1a
    35ae:	ab 8f       	std	Y+27, r26	; 0x1b
    35b0:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    35b2:	69 8d       	ldd	r22, Y+25	; 0x19
    35b4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    35b6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    35b8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    35ba:	20 e0       	ldi	r18, 0x00	; 0
    35bc:	30 e0       	ldi	r19, 0x00	; 0
    35be:	4a ef       	ldi	r20, 0xFA	; 250
    35c0:	54 e4       	ldi	r21, 0x44	; 68
    35c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35c6:	dc 01       	movw	r26, r24
    35c8:	cb 01       	movw	r24, r22
    35ca:	8d 8b       	std	Y+21, r24	; 0x15
    35cc:	9e 8b       	std	Y+22, r25	; 0x16
    35ce:	af 8b       	std	Y+23, r26	; 0x17
    35d0:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    35d2:	6d 89       	ldd	r22, Y+21	; 0x15
    35d4:	7e 89       	ldd	r23, Y+22	; 0x16
    35d6:	8f 89       	ldd	r24, Y+23	; 0x17
    35d8:	98 8d       	ldd	r25, Y+24	; 0x18
    35da:	20 e0       	ldi	r18, 0x00	; 0
    35dc:	30 e0       	ldi	r19, 0x00	; 0
    35de:	40 e8       	ldi	r20, 0x80	; 128
    35e0:	5f e3       	ldi	r21, 0x3F	; 63
    35e2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    35e6:	88 23       	and	r24, r24
    35e8:	2c f4       	brge	.+10     	; 0x35f4 <WriteNLatch+0xca>
		__ticks = 1;
    35ea:	81 e0       	ldi	r24, 0x01	; 1
    35ec:	90 e0       	ldi	r25, 0x00	; 0
    35ee:	9c 8b       	std	Y+20, r25	; 0x14
    35f0:	8b 8b       	std	Y+19, r24	; 0x13
    35f2:	3f c0       	rjmp	.+126    	; 0x3672 <WriteNLatch+0x148>
	else if (__tmp > 65535)
    35f4:	6d 89       	ldd	r22, Y+21	; 0x15
    35f6:	7e 89       	ldd	r23, Y+22	; 0x16
    35f8:	8f 89       	ldd	r24, Y+23	; 0x17
    35fa:	98 8d       	ldd	r25, Y+24	; 0x18
    35fc:	20 e0       	ldi	r18, 0x00	; 0
    35fe:	3f ef       	ldi	r19, 0xFF	; 255
    3600:	4f e7       	ldi	r20, 0x7F	; 127
    3602:	57 e4       	ldi	r21, 0x47	; 71
    3604:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3608:	18 16       	cp	r1, r24
    360a:	4c f5       	brge	.+82     	; 0x365e <WriteNLatch+0x134>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    360c:	69 8d       	ldd	r22, Y+25	; 0x19
    360e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3610:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3612:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3614:	20 e0       	ldi	r18, 0x00	; 0
    3616:	30 e0       	ldi	r19, 0x00	; 0
    3618:	40 e2       	ldi	r20, 0x20	; 32
    361a:	51 e4       	ldi	r21, 0x41	; 65
    361c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3620:	dc 01       	movw	r26, r24
    3622:	cb 01       	movw	r24, r22
    3624:	bc 01       	movw	r22, r24
    3626:	cd 01       	movw	r24, r26
    3628:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    362c:	dc 01       	movw	r26, r24
    362e:	cb 01       	movw	r24, r22
    3630:	9c 8b       	std	Y+20, r25	; 0x14
    3632:	8b 8b       	std	Y+19, r24	; 0x13
    3634:	0f c0       	rjmp	.+30     	; 0x3654 <WriteNLatch+0x12a>
    3636:	88 ec       	ldi	r24, 0xC8	; 200
    3638:	90 e0       	ldi	r25, 0x00	; 0
    363a:	9a 8b       	std	Y+18, r25	; 0x12
    363c:	89 8b       	std	Y+17, r24	; 0x11
    363e:	89 89       	ldd	r24, Y+17	; 0x11
    3640:	9a 89       	ldd	r25, Y+18	; 0x12
    3642:	01 97       	sbiw	r24, 0x01	; 1
    3644:	f1 f7       	brne	.-4      	; 0x3642 <WriteNLatch+0x118>
    3646:	9a 8b       	std	Y+18, r25	; 0x12
    3648:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    364a:	8b 89       	ldd	r24, Y+19	; 0x13
    364c:	9c 89       	ldd	r25, Y+20	; 0x14
    364e:	01 97       	sbiw	r24, 0x01	; 1
    3650:	9c 8b       	std	Y+20, r25	; 0x14
    3652:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3654:	8b 89       	ldd	r24, Y+19	; 0x13
    3656:	9c 89       	ldd	r25, Y+20	; 0x14
    3658:	00 97       	sbiw	r24, 0x00	; 0
    365a:	69 f7       	brne	.-38     	; 0x3636 <WriteNLatch+0x10c>
    365c:	14 c0       	rjmp	.+40     	; 0x3686 <WriteNLatch+0x15c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    365e:	6d 89       	ldd	r22, Y+21	; 0x15
    3660:	7e 89       	ldd	r23, Y+22	; 0x16
    3662:	8f 89       	ldd	r24, Y+23	; 0x17
    3664:	98 8d       	ldd	r25, Y+24	; 0x18
    3666:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    366a:	dc 01       	movw	r26, r24
    366c:	cb 01       	movw	r24, r22
    366e:	9c 8b       	std	Y+20, r25	; 0x14
    3670:	8b 8b       	std	Y+19, r24	; 0x13
    3672:	8b 89       	ldd	r24, Y+19	; 0x13
    3674:	9c 89       	ldd	r25, Y+20	; 0x14
    3676:	98 8b       	std	Y+16, r25	; 0x10
    3678:	8f 87       	std	Y+15, r24	; 0x0f
    367a:	8f 85       	ldd	r24, Y+15	; 0x0f
    367c:	98 89       	ldd	r25, Y+16	; 0x10
    367e:	01 97       	sbiw	r24, 0x01	; 1
    3680:	f1 f7       	brne	.-4      	; 0x367e <WriteNLatch+0x154>
    3682:	98 8b       	std	Y+16, r25	; 0x10
    3684:	8f 87       	std	Y+15, r24	; 0x0f
    3686:	83 e0       	ldi	r24, 0x03	; 3
    3688:	63 e0       	ldi	r22, 0x03	; 3
    368a:	40 e0       	ldi	r20, 0x00	; 0
    368c:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>

        if(Global_u8FourBitInitFlag){
    3690:	80 91 a2 01 	lds	r24, 0x01A2
    3694:	88 23       	and	r24, r24
    3696:	09 f4       	brne	.+2      	; 0x369a <WriteNLatch+0x170>
    3698:	a2 c0       	rjmp	.+324    	; 0x37de <WriteNLatch+0x2b4>
        // Send Lower Nibble
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB4_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_1));
    369a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    369c:	98 2f       	mov	r25, r24
    369e:	91 70       	andi	r25, 0x01	; 1
    36a0:	82 e0       	ldi	r24, 0x02	; 2
    36a2:	64 e0       	ldi	r22, 0x04	; 4
    36a4:	49 2f       	mov	r20, r25
    36a6:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB5_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_2));
    36aa:	8e 8d       	ldd	r24, Y+30	; 0x1e
    36ac:	86 95       	lsr	r24
    36ae:	98 2f       	mov	r25, r24
    36b0:	91 70       	andi	r25, 0x01	; 1
    36b2:	82 e0       	ldi	r24, 0x02	; 2
    36b4:	65 e0       	ldi	r22, 0x05	; 5
    36b6:	49 2f       	mov	r20, r25
    36b8:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB6_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_3));
    36bc:	8e 8d       	ldd	r24, Y+30	; 0x1e
    36be:	86 95       	lsr	r24
    36c0:	86 95       	lsr	r24
    36c2:	98 2f       	mov	r25, r24
    36c4:	91 70       	andi	r25, 0x01	; 1
    36c6:	82 e0       	ldi	r24, 0x02	; 2
    36c8:	66 e0       	ldi	r22, 0x06	; 6
    36ca:	49 2f       	mov	r20, r25
    36cc:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB7_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_4));
    36d0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    36d2:	86 95       	lsr	r24
    36d4:	86 95       	lsr	r24
    36d6:	86 95       	lsr	r24
    36d8:	98 2f       	mov	r25, r24
    36da:	91 70       	andi	r25, 0x01	; 1
    36dc:	82 e0       	ldi	r24, 0x02	; 2
    36de:	67 e0       	ldi	r22, 0x07	; 7
    36e0:	49 2f       	mov	r20, r25
    36e2:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>

        	SEND_ENABLE_PULSE();
    36e6:	83 e0       	ldi	r24, 0x03	; 3
    36e8:	63 e0       	ldi	r22, 0x03	; 3
    36ea:	41 e0       	ldi	r20, 0x01	; 1
    36ec:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
    36f0:	80 e0       	ldi	r24, 0x00	; 0
    36f2:	90 e0       	ldi	r25, 0x00	; 0
    36f4:	a0 e0       	ldi	r26, 0x00	; 0
    36f6:	b0 e4       	ldi	r27, 0x40	; 64
    36f8:	8b 87       	std	Y+11, r24	; 0x0b
    36fa:	9c 87       	std	Y+12, r25	; 0x0c
    36fc:	ad 87       	std	Y+13, r26	; 0x0d
    36fe:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3700:	6b 85       	ldd	r22, Y+11	; 0x0b
    3702:	7c 85       	ldd	r23, Y+12	; 0x0c
    3704:	8d 85       	ldd	r24, Y+13	; 0x0d
    3706:	9e 85       	ldd	r25, Y+14	; 0x0e
    3708:	20 e0       	ldi	r18, 0x00	; 0
    370a:	30 e0       	ldi	r19, 0x00	; 0
    370c:	4a ef       	ldi	r20, 0xFA	; 250
    370e:	54 e4       	ldi	r21, 0x44	; 68
    3710:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3714:	dc 01       	movw	r26, r24
    3716:	cb 01       	movw	r24, r22
    3718:	8f 83       	std	Y+7, r24	; 0x07
    371a:	98 87       	std	Y+8, r25	; 0x08
    371c:	a9 87       	std	Y+9, r26	; 0x09
    371e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3720:	6f 81       	ldd	r22, Y+7	; 0x07
    3722:	78 85       	ldd	r23, Y+8	; 0x08
    3724:	89 85       	ldd	r24, Y+9	; 0x09
    3726:	9a 85       	ldd	r25, Y+10	; 0x0a
    3728:	20 e0       	ldi	r18, 0x00	; 0
    372a:	30 e0       	ldi	r19, 0x00	; 0
    372c:	40 e8       	ldi	r20, 0x80	; 128
    372e:	5f e3       	ldi	r21, 0x3F	; 63
    3730:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3734:	88 23       	and	r24, r24
    3736:	2c f4       	brge	.+10     	; 0x3742 <WriteNLatch+0x218>
		__ticks = 1;
    3738:	81 e0       	ldi	r24, 0x01	; 1
    373a:	90 e0       	ldi	r25, 0x00	; 0
    373c:	9e 83       	std	Y+6, r25	; 0x06
    373e:	8d 83       	std	Y+5, r24	; 0x05
    3740:	3f c0       	rjmp	.+126    	; 0x37c0 <WriteNLatch+0x296>
	else if (__tmp > 65535)
    3742:	6f 81       	ldd	r22, Y+7	; 0x07
    3744:	78 85       	ldd	r23, Y+8	; 0x08
    3746:	89 85       	ldd	r24, Y+9	; 0x09
    3748:	9a 85       	ldd	r25, Y+10	; 0x0a
    374a:	20 e0       	ldi	r18, 0x00	; 0
    374c:	3f ef       	ldi	r19, 0xFF	; 255
    374e:	4f e7       	ldi	r20, 0x7F	; 127
    3750:	57 e4       	ldi	r21, 0x47	; 71
    3752:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3756:	18 16       	cp	r1, r24
    3758:	4c f5       	brge	.+82     	; 0x37ac <WriteNLatch+0x282>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    375a:	6b 85       	ldd	r22, Y+11	; 0x0b
    375c:	7c 85       	ldd	r23, Y+12	; 0x0c
    375e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3760:	9e 85       	ldd	r25, Y+14	; 0x0e
    3762:	20 e0       	ldi	r18, 0x00	; 0
    3764:	30 e0       	ldi	r19, 0x00	; 0
    3766:	40 e2       	ldi	r20, 0x20	; 32
    3768:	51 e4       	ldi	r21, 0x41	; 65
    376a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    376e:	dc 01       	movw	r26, r24
    3770:	cb 01       	movw	r24, r22
    3772:	bc 01       	movw	r22, r24
    3774:	cd 01       	movw	r24, r26
    3776:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    377a:	dc 01       	movw	r26, r24
    377c:	cb 01       	movw	r24, r22
    377e:	9e 83       	std	Y+6, r25	; 0x06
    3780:	8d 83       	std	Y+5, r24	; 0x05
    3782:	0f c0       	rjmp	.+30     	; 0x37a2 <WriteNLatch+0x278>
    3784:	88 ec       	ldi	r24, 0xC8	; 200
    3786:	90 e0       	ldi	r25, 0x00	; 0
    3788:	9c 83       	std	Y+4, r25	; 0x04
    378a:	8b 83       	std	Y+3, r24	; 0x03
    378c:	8b 81       	ldd	r24, Y+3	; 0x03
    378e:	9c 81       	ldd	r25, Y+4	; 0x04
    3790:	01 97       	sbiw	r24, 0x01	; 1
    3792:	f1 f7       	brne	.-4      	; 0x3790 <WriteNLatch+0x266>
    3794:	9c 83       	std	Y+4, r25	; 0x04
    3796:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3798:	8d 81       	ldd	r24, Y+5	; 0x05
    379a:	9e 81       	ldd	r25, Y+6	; 0x06
    379c:	01 97       	sbiw	r24, 0x01	; 1
    379e:	9e 83       	std	Y+6, r25	; 0x06
    37a0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    37a2:	8d 81       	ldd	r24, Y+5	; 0x05
    37a4:	9e 81       	ldd	r25, Y+6	; 0x06
    37a6:	00 97       	sbiw	r24, 0x00	; 0
    37a8:	69 f7       	brne	.-38     	; 0x3784 <WriteNLatch+0x25a>
    37aa:	14 c0       	rjmp	.+40     	; 0x37d4 <WriteNLatch+0x2aa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    37ac:	6f 81       	ldd	r22, Y+7	; 0x07
    37ae:	78 85       	ldd	r23, Y+8	; 0x08
    37b0:	89 85       	ldd	r24, Y+9	; 0x09
    37b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    37b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    37b8:	dc 01       	movw	r26, r24
    37ba:	cb 01       	movw	r24, r22
    37bc:	9e 83       	std	Y+6, r25	; 0x06
    37be:	8d 83       	std	Y+5, r24	; 0x05
    37c0:	8d 81       	ldd	r24, Y+5	; 0x05
    37c2:	9e 81       	ldd	r25, Y+6	; 0x06
    37c4:	9a 83       	std	Y+2, r25	; 0x02
    37c6:	89 83       	std	Y+1, r24	; 0x01
    37c8:	89 81       	ldd	r24, Y+1	; 0x01
    37ca:	9a 81       	ldd	r25, Y+2	; 0x02
    37cc:	01 97       	sbiw	r24, 0x01	; 1
    37ce:	f1 f7       	brne	.-4      	; 0x37cc <WriteNLatch+0x2a2>
    37d0:	9a 83       	std	Y+2, r25	; 0x02
    37d2:	89 83       	std	Y+1, r24	; 0x01
    37d4:	83 e0       	ldi	r24, 0x03	; 3
    37d6:	63 e0       	ldi	r22, 0x03	; 3
    37d8:	40 e0       	ldi	r20, 0x00	; 0
    37da:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
        #warning "Wrong LCD MODE"
        return Local_enu_ErrorState;

    #endif

    Local_enu_ErrorState = ERROR_STATUS_OK;
    37de:	81 e0       	ldi	r24, 0x01	; 1
    37e0:	8d 8f       	std	Y+29, r24	; 0x1d
    return Local_enu_ErrorState;
    37e2:	8d 8d       	ldd	r24, Y+29	; 0x1d
}
    37e4:	6e 96       	adiw	r28, 0x1e	; 30
    37e6:	0f b6       	in	r0, 0x3f	; 63
    37e8:	f8 94       	cli
    37ea:	de bf       	out	0x3e, r29	; 62
    37ec:	0f be       	out	0x3f, r0	; 63
    37ee:	cd bf       	out	0x3d, r28	; 61
    37f0:	cf 91       	pop	r28
    37f2:	df 91       	pop	r29
    37f4:	08 95       	ret

000037f6 <LCD_enuSendData>:

ErrorStatus_t LCD_enuSendData(uint8_t Copy_u8Data){
    37f6:	df 93       	push	r29
    37f8:	cf 93       	push	r28
    37fa:	00 d0       	rcall	.+0      	; 0x37fc <LCD_enuSendData+0x6>
    37fc:	cd b7       	in	r28, 0x3d	; 61
    37fe:	de b7       	in	r29, 0x3e	; 62
    3800:	8a 83       	std	Y+2, r24	; 0x02


	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    3802:	19 82       	std	Y+1, r1	; 0x01

						 

	// RS-> held to high since we are going to send data 
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);
    3804:	83 e0       	ldi	r24, 0x03	; 3
    3806:	62 e0       	ldi	r22, 0x02	; 2
    3808:	41 e0       	ldi	r20, 0x01	; 1
    380a:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
	DIO_enuSetPinValue(RW_PORT, RW_PIN, DIO_u8LOW);
    380e:	83 e0       	ldi	r24, 0x03	; 3
    3810:	67 e0       	ldi	r22, 0x07	; 7
    3812:	40 e0       	ldi	r20, 0x00	; 0
    3814:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>



	WriteNLatch(Copy_u8Data);
    3818:	8a 81       	ldd	r24, Y+2	; 0x02
    381a:	0e 94 95 1a 	call	0x352a	; 0x352a <WriteNLatch>



	return Local_enu_ErrorState;
    381e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3820:	0f 90       	pop	r0
    3822:	0f 90       	pop	r0
    3824:	cf 91       	pop	r28
    3826:	df 91       	pop	r29
    3828:	08 95       	ret

0000382a <LCD_enuSendCommand>:
ErrorStatus_t LCD_enuSendCommand(uint8_t Copy_u8Command){
    382a:	df 93       	push	r29
    382c:	cf 93       	push	r28
    382e:	00 d0       	rcall	.+0      	; 0x3830 <LCD_enuSendCommand+0x6>
    3830:	cd b7       	in	r28, 0x3d	; 61
    3832:	de b7       	in	r29, 0x3e	; 62
    3834:	8a 83       	std	Y+2, r24	; 0x02




	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    3836:	19 82       	std	Y+1, r1	; 0x01

						 
	// RS -> held to low since we are going to send command
	// RW -> held to low, because we writing on LCD
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);
    3838:	83 e0       	ldi	r24, 0x03	; 3
    383a:	62 e0       	ldi	r22, 0x02	; 2
    383c:	40 e0       	ldi	r20, 0x00	; 0
    383e:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
	DIO_enuSetPinValue(RW_PORT, RW_PIN, DIO_u8LOW);
    3842:	83 e0       	ldi	r24, 0x03	; 3
    3844:	67 e0       	ldi	r22, 0x07	; 7
    3846:	40 e0       	ldi	r20, 0x00	; 0
    3848:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
	WriteNLatch(Copy_u8Command);
    384c:	8a 81       	ldd	r24, Y+2	; 0x02
    384e:	0e 94 95 1a 	call	0x352a	; 0x352a <WriteNLatch>




	Local_enu_ErrorState = ERROR_STATUS_OK;
    3852:	81 e0       	ldi	r24, 0x01	; 1
    3854:	89 83       	std	Y+1, r24	; 0x01

	return Local_enu_ErrorState;
    3856:	89 81       	ldd	r24, Y+1	; 0x01
}
    3858:	0f 90       	pop	r0
    385a:	0f 90       	pop	r0
    385c:	cf 91       	pop	r28
    385e:	df 91       	pop	r29
    3860:	08 95       	ret

00003862 <LCD_u8SendString>:


ErrorStatus_t LCD_u8SendString(const char *Copy_pu8String){
    3862:	df 93       	push	r29
    3864:	cf 93       	push	r28
    3866:	00 d0       	rcall	.+0      	; 0x3868 <LCD_u8SendString+0x6>
    3868:	00 d0       	rcall	.+0      	; 0x386a <LCD_u8SendString+0x8>
    386a:	0f 92       	push	r0
    386c:	cd b7       	in	r28, 0x3d	; 61
    386e:	de b7       	in	r29, 0x3e	; 62
    3870:	9c 83       	std	Y+4, r25	; 0x04
    3872:	8b 83       	std	Y+3, r24	; 0x03


	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    3874:	1a 82       	std	Y+2, r1	; 0x02
	if(Copy_pu8String != NULL){
    3876:	8b 81       	ldd	r24, Y+3	; 0x03
    3878:	9c 81       	ldd	r25, Y+4	; 0x04
    387a:	00 97       	sbiw	r24, 0x00	; 0
    387c:	f9 f0       	breq	.+62     	; 0x38bc <LCD_u8SendString+0x5a>
		uint8_t local_u8counter = 0;
    387e:	19 82       	std	Y+1, r1	; 0x01
    3880:	0f c0       	rjmp	.+30     	; 0x38a0 <LCD_u8SendString+0x3e>

		// condition tests whether we reached end of given text
		while(Copy_pu8String[local_u8counter] != '\0'){
			LCD_enuSendData(Copy_pu8String[local_u8counter++]);
    3882:	89 81       	ldd	r24, Y+1	; 0x01
    3884:	28 2f       	mov	r18, r24
    3886:	30 e0       	ldi	r19, 0x00	; 0
    3888:	8b 81       	ldd	r24, Y+3	; 0x03
    388a:	9c 81       	ldd	r25, Y+4	; 0x04
    388c:	fc 01       	movw	r30, r24
    388e:	e2 0f       	add	r30, r18
    3890:	f3 1f       	adc	r31, r19
    3892:	90 81       	ld	r25, Z
    3894:	89 81       	ldd	r24, Y+1	; 0x01
    3896:	8f 5f       	subi	r24, 0xFF	; 255
    3898:	89 83       	std	Y+1, r24	; 0x01
    389a:	89 2f       	mov	r24, r25
    389c:	0e 94 fb 1b 	call	0x37f6	; 0x37f6 <LCD_enuSendData>
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
	if(Copy_pu8String != NULL){
		uint8_t local_u8counter = 0;

		// condition tests whether we reached end of given text
		while(Copy_pu8String[local_u8counter] != '\0'){
    38a0:	89 81       	ldd	r24, Y+1	; 0x01
    38a2:	28 2f       	mov	r18, r24
    38a4:	30 e0       	ldi	r19, 0x00	; 0
    38a6:	8b 81       	ldd	r24, Y+3	; 0x03
    38a8:	9c 81       	ldd	r25, Y+4	; 0x04
    38aa:	fc 01       	movw	r30, r24
    38ac:	e2 0f       	add	r30, r18
    38ae:	f3 1f       	adc	r31, r19
    38b0:	80 81       	ld	r24, Z
    38b2:	88 23       	and	r24, r24
    38b4:	31 f7       	brne	.-52     	; 0x3882 <LCD_u8SendString+0x20>

		Local_enuErrrorState = ERROR_STATUS_OK;
		return Local_enuErrrorState;
	}

	return Local_enuErrrorState;
    38b6:	8a 81       	ldd	r24, Y+2	; 0x02
    38b8:	8d 83       	std	Y+5, r24	; 0x05
    38ba:	04 c0       	rjmp	.+8      	; 0x38c4 <LCD_u8SendString+0x62>
		while(Copy_pu8String[local_u8counter] != '\0'){
			LCD_enuSendData(Copy_pu8String[local_u8counter++]);
		}
	}else{

		Local_enuErrrorState = ERROR_STATUS_OK;
    38bc:	81 e0       	ldi	r24, 0x01	; 1
    38be:	8a 83       	std	Y+2, r24	; 0x02
		return Local_enuErrrorState;
    38c0:	8a 81       	ldd	r24, Y+2	; 0x02
    38c2:	8d 83       	std	Y+5, r24	; 0x05
    38c4:	8d 81       	ldd	r24, Y+5	; 0x05
	}

	return Local_enuErrrorState;
}
    38c6:	0f 90       	pop	r0
    38c8:	0f 90       	pop	r0
    38ca:	0f 90       	pop	r0
    38cc:	0f 90       	pop	r0
    38ce:	0f 90       	pop	r0
    38d0:	cf 91       	pop	r28
    38d2:	df 91       	pop	r29
    38d4:	08 95       	ret

000038d6 <LCD_enuIntegerToString>:



ErrorStatus_t LCD_enuIntegerToString(sint32_t Copy_u8data, uint8_t Copy_u8Base){
    38d6:	df 93       	push	r29
    38d8:	cf 93       	push	r28
    38da:	cd b7       	in	r28, 0x3d	; 61
    38dc:	de b7       	in	r29, 0x3e	; 62
    38de:	a0 97       	sbiw	r28, 0x20	; 32
    38e0:	0f b6       	in	r0, 0x3f	; 63
    38e2:	f8 94       	cli
    38e4:	de bf       	out	0x3e, r29	; 62
    38e6:	0f be       	out	0x3f, r0	; 63
    38e8:	cd bf       	out	0x3d, r28	; 61
    38ea:	6b 8f       	std	Y+27, r22	; 0x1b
    38ec:	7c 8f       	std	Y+28, r23	; 0x1c
    38ee:	8d 8f       	std	Y+29, r24	; 0x1d
    38f0:	9e 8f       	std	Y+30, r25	; 0x1e
    38f2:	4f 8f       	std	Y+31, r20	; 0x1f

	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    38f4:	1e 82       	std	Y+6, r1	; 0x06

	// To handle store given number as string & converting process
	char  Copy_u8Buffer[20];
	uint8_t Local_u8Counter = 0;
    38f6:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t Local_u8NumberIndex= 0;
    38f8:	1c 82       	std	Y+4, r1	; 0x04


	// To handle reversing the string
	uint8_t Local_u8Start = 0;
    38fa:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t Local_u8End   = 0;
    38fc:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t Local_u8temp;


	//Handle Negative Numbers
	if(Copy_u8data < 0){
    38fe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3900:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3902:	ad 8d       	ldd	r26, Y+29	; 0x1d
    3904:	be 8d       	ldd	r27, Y+30	; 0x1e
    3906:	bb 23       	and	r27, r27
    3908:	94 f4       	brge	.+36     	; 0x392e <LCD_enuIntegerToString+0x58>
		LCD_enuSendData('-');
    390a:	8d e2       	ldi	r24, 0x2D	; 45
    390c:	0e 94 fb 1b 	call	0x37f6	; 0x37f6 <LCD_enuSendData>
		Copy_u8data*=-1;
    3910:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3912:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3914:	ad 8d       	ldd	r26, Y+29	; 0x1d
    3916:	be 8d       	ldd	r27, Y+30	; 0x1e
    3918:	b0 95       	com	r27
    391a:	a0 95       	com	r26
    391c:	90 95       	com	r25
    391e:	81 95       	neg	r24
    3920:	9f 4f       	sbci	r25, 0xFF	; 255
    3922:	af 4f       	sbci	r26, 0xFF	; 255
    3924:	bf 4f       	sbci	r27, 0xFF	; 255
    3926:	8b 8f       	std	Y+27, r24	; 0x1b
    3928:	9c 8f       	std	Y+28, r25	; 0x1c
    392a:	ad 8f       	std	Y+29, r26	; 0x1d
    392c:	be 8f       	std	Y+30, r27	; 0x1e
	}


	if(Copy_u8data == 0){
    392e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3930:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3932:	ad 8d       	ldd	r26, Y+29	; 0x1d
    3934:	be 8d       	ldd	r27, Y+30	; 0x1e
    3936:	00 97       	sbiw	r24, 0x00	; 0
    3938:	a1 05       	cpc	r26, r1
    393a:	b1 05       	cpc	r27, r1
    393c:	09 f0       	breq	.+2      	; 0x3940 <LCD_enuIntegerToString+0x6a>
    393e:	4b c0       	rjmp	.+150    	; 0x39d6 <LCD_enuIntegerToString+0x100>
		Copy_u8Buffer[Local_u8Counter++] = '0';
    3940:	8d 81       	ldd	r24, Y+5	; 0x05
    3942:	28 2f       	mov	r18, r24
    3944:	30 e0       	ldi	r19, 0x00	; 0
    3946:	ce 01       	movw	r24, r28
    3948:	07 96       	adiw	r24, 0x07	; 7
    394a:	fc 01       	movw	r30, r24
    394c:	e2 0f       	add	r30, r18
    394e:	f3 1f       	adc	r31, r19
    3950:	80 e3       	ldi	r24, 0x30	; 48
    3952:	80 83       	st	Z, r24
    3954:	8d 81       	ldd	r24, Y+5	; 0x05
    3956:	8f 5f       	subi	r24, 0xFF	; 255
    3958:	8d 83       	std	Y+5, r24	; 0x05
		Copy_u8Buffer[Local_u8Counter] = '\0';
    395a:	8d 81       	ldd	r24, Y+5	; 0x05
    395c:	28 2f       	mov	r18, r24
    395e:	30 e0       	ldi	r19, 0x00	; 0
    3960:	ce 01       	movw	r24, r28
    3962:	07 96       	adiw	r24, 0x07	; 7
    3964:	fc 01       	movw	r30, r24
    3966:	e2 0f       	add	r30, r18
    3968:	f3 1f       	adc	r31, r19
    396a:	10 82       	st	Z, r1

		return Local_enuErrrorState;
    396c:	8e 81       	ldd	r24, Y+6	; 0x06
    396e:	88 a3       	std	Y+32, r24	; 0x20
    3970:	7f c0       	rjmp	.+254    	; 0x3a70 <LCD_enuIntegerToString+0x19a>

	else{


		while(Copy_u8data != 0){
			Local_u8NumberIndex = (Copy_u8data%Copy_u8Base);
    3972:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3974:	28 2f       	mov	r18, r24
    3976:	30 e0       	ldi	r19, 0x00	; 0
    3978:	40 e0       	ldi	r20, 0x00	; 0
    397a:	50 e0       	ldi	r21, 0x00	; 0
    397c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    397e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3980:	ad 8d       	ldd	r26, Y+29	; 0x1d
    3982:	be 8d       	ldd	r27, Y+30	; 0x1e
    3984:	bc 01       	movw	r22, r24
    3986:	cd 01       	movw	r24, r26
    3988:	0e 94 41 22 	call	0x4482	; 0x4482 <__divmodsi4>
    398c:	dc 01       	movw	r26, r24
    398e:	cb 01       	movw	r24, r22
    3990:	8c 83       	std	Y+4, r24	; 0x04

			Copy_u8Buffer[Local_u8Counter++] = (Local_u8NumberIndex)+'0';
    3992:	8d 81       	ldd	r24, Y+5	; 0x05
    3994:	28 2f       	mov	r18, r24
    3996:	30 e0       	ldi	r19, 0x00	; 0
    3998:	8c 81       	ldd	r24, Y+4	; 0x04
    399a:	48 2f       	mov	r20, r24
    399c:	40 5d       	subi	r20, 0xD0	; 208
    399e:	ce 01       	movw	r24, r28
    39a0:	07 96       	adiw	r24, 0x07	; 7
    39a2:	fc 01       	movw	r30, r24
    39a4:	e2 0f       	add	r30, r18
    39a6:	f3 1f       	adc	r31, r19
    39a8:	40 83       	st	Z, r20
    39aa:	8d 81       	ldd	r24, Y+5	; 0x05
    39ac:	8f 5f       	subi	r24, 0xFF	; 255
    39ae:	8d 83       	std	Y+5, r24	; 0x05

			Copy_u8data /= Copy_u8Base;
    39b0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    39b2:	28 2f       	mov	r18, r24
    39b4:	30 e0       	ldi	r19, 0x00	; 0
    39b6:	40 e0       	ldi	r20, 0x00	; 0
    39b8:	50 e0       	ldi	r21, 0x00	; 0
    39ba:	8b 8d       	ldd	r24, Y+27	; 0x1b
    39bc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    39be:	ad 8d       	ldd	r26, Y+29	; 0x1d
    39c0:	be 8d       	ldd	r27, Y+30	; 0x1e
    39c2:	bc 01       	movw	r22, r24
    39c4:	cd 01       	movw	r24, r26
    39c6:	0e 94 41 22 	call	0x4482	; 0x4482 <__divmodsi4>
    39ca:	da 01       	movw	r26, r20
    39cc:	c9 01       	movw	r24, r18
    39ce:	8b 8f       	std	Y+27, r24	; 0x1b
    39d0:	9c 8f       	std	Y+28, r25	; 0x1c
    39d2:	ad 8f       	std	Y+29, r26	; 0x1d
    39d4:	be 8f       	std	Y+30, r27	; 0x1e


	else{


		while(Copy_u8data != 0){
    39d6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    39d8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    39da:	ad 8d       	ldd	r26, Y+29	; 0x1d
    39dc:	be 8d       	ldd	r27, Y+30	; 0x1e
    39de:	00 97       	sbiw	r24, 0x00	; 0
    39e0:	a1 05       	cpc	r26, r1
    39e2:	b1 05       	cpc	r27, r1
    39e4:	31 f6       	brne	.-116    	; 0x3972 <LCD_enuIntegerToString+0x9c>
			Copy_u8Buffer[Local_u8Counter++] = (Local_u8NumberIndex)+'0';

			Copy_u8data /= Copy_u8Base;
		}

	    Copy_u8Buffer[Local_u8Counter] = '\0';
    39e6:	8d 81       	ldd	r24, Y+5	; 0x05
    39e8:	28 2f       	mov	r18, r24
    39ea:	30 e0       	ldi	r19, 0x00	; 0
    39ec:	ce 01       	movw	r24, r28
    39ee:	07 96       	adiw	r24, 0x07	; 7
    39f0:	fc 01       	movw	r30, r24
    39f2:	e2 0f       	add	r30, r18
    39f4:	f3 1f       	adc	r31, r19
    39f6:	10 82       	st	Z, r1

	}

	Local_u8End = Local_u8Counter-1;
    39f8:	8d 81       	ldd	r24, Y+5	; 0x05
    39fa:	81 50       	subi	r24, 0x01	; 1
    39fc:	8a 83       	std	Y+2, r24	; 0x02
    39fe:	2c c0       	rjmp	.+88     	; 0x3a58 <LCD_enuIntegerToString+0x182>
    // Reverse Buffer
	while(Local_u8Start < Local_u8End){
    	Local_u8temp = Copy_u8Buffer[Local_u8Start];
    3a00:	8b 81       	ldd	r24, Y+3	; 0x03
    3a02:	28 2f       	mov	r18, r24
    3a04:	30 e0       	ldi	r19, 0x00	; 0
    3a06:	ce 01       	movw	r24, r28
    3a08:	07 96       	adiw	r24, 0x07	; 7
    3a0a:	fc 01       	movw	r30, r24
    3a0c:	e2 0f       	add	r30, r18
    3a0e:	f3 1f       	adc	r31, r19
    3a10:	80 81       	ld	r24, Z
    3a12:	89 83       	std	Y+1, r24	; 0x01

        Copy_u8Buffer[Local_u8Start] = Copy_u8Buffer[Local_u8End];
    3a14:	8b 81       	ldd	r24, Y+3	; 0x03
    3a16:	48 2f       	mov	r20, r24
    3a18:	50 e0       	ldi	r21, 0x00	; 0
    3a1a:	8a 81       	ldd	r24, Y+2	; 0x02
    3a1c:	28 2f       	mov	r18, r24
    3a1e:	30 e0       	ldi	r19, 0x00	; 0
    3a20:	ce 01       	movw	r24, r28
    3a22:	07 96       	adiw	r24, 0x07	; 7
    3a24:	fc 01       	movw	r30, r24
    3a26:	e2 0f       	add	r30, r18
    3a28:	f3 1f       	adc	r31, r19
    3a2a:	20 81       	ld	r18, Z
    3a2c:	ce 01       	movw	r24, r28
    3a2e:	07 96       	adiw	r24, 0x07	; 7
    3a30:	fc 01       	movw	r30, r24
    3a32:	e4 0f       	add	r30, r20
    3a34:	f5 1f       	adc	r31, r21
    3a36:	20 83       	st	Z, r18
        Copy_u8Buffer[Local_u8End] = Local_u8temp;
    3a38:	8a 81       	ldd	r24, Y+2	; 0x02
    3a3a:	28 2f       	mov	r18, r24
    3a3c:	30 e0       	ldi	r19, 0x00	; 0
    3a3e:	ce 01       	movw	r24, r28
    3a40:	07 96       	adiw	r24, 0x07	; 7
    3a42:	fc 01       	movw	r30, r24
    3a44:	e2 0f       	add	r30, r18
    3a46:	f3 1f       	adc	r31, r19
    3a48:	89 81       	ldd	r24, Y+1	; 0x01
    3a4a:	80 83       	st	Z, r24

        Local_u8Start++;
    3a4c:	8b 81       	ldd	r24, Y+3	; 0x03
    3a4e:	8f 5f       	subi	r24, 0xFF	; 255
    3a50:	8b 83       	std	Y+3, r24	; 0x03
        Local_u8End--;
    3a52:	8a 81       	ldd	r24, Y+2	; 0x02
    3a54:	81 50       	subi	r24, 0x01	; 1
    3a56:	8a 83       	std	Y+2, r24	; 0x02

	}

	Local_u8End = Local_u8Counter-1;
    // Reverse Buffer
	while(Local_u8Start < Local_u8End){
    3a58:	9b 81       	ldd	r25, Y+3	; 0x03
    3a5a:	8a 81       	ldd	r24, Y+2	; 0x02
    3a5c:	98 17       	cp	r25, r24
    3a5e:	80 f2       	brcs	.-96     	; 0x3a00 <LCD_enuIntegerToString+0x12a>

        Local_u8Start++;
        Local_u8End--;
    }

	LCD_u8SendString(Copy_u8Buffer);
    3a60:	ce 01       	movw	r24, r28
    3a62:	07 96       	adiw	r24, 0x07	; 7
    3a64:	0e 94 31 1c 	call	0x3862	; 0x3862 <LCD_u8SendString>

	Local_enuErrrorState = ERROR_STATUS_OK;
    3a68:	81 e0       	ldi	r24, 0x01	; 1
    3a6a:	8e 83       	std	Y+6, r24	; 0x06
	return Local_enuErrrorState;
    3a6c:	8e 81       	ldd	r24, Y+6	; 0x06
    3a6e:	88 a3       	std	Y+32, r24	; 0x20
    3a70:	88 a1       	ldd	r24, Y+32	; 0x20
}
    3a72:	a0 96       	adiw	r28, 0x20	; 32
    3a74:	0f b6       	in	r0, 0x3f	; 63
    3a76:	f8 94       	cli
    3a78:	de bf       	out	0x3e, r29	; 62
    3a7a:	0f be       	out	0x3f, r0	; 63
    3a7c:	cd bf       	out	0x3d, r28	; 61
    3a7e:	cf 91       	pop	r28
    3a80:	df 91       	pop	r29
    3a82:	08 95       	ret

00003a84 <LCD_u8SetPosXY>:



ErrorStatus_t LCD_u8SetPosXY(uint8_t copy_u8PosX,uint8_t copy_u8PosY)
{
    3a84:	df 93       	push	r29
    3a86:	cf 93       	push	r28
    3a88:	cd b7       	in	r28, 0x3d	; 61
    3a8a:	de b7       	in	r29, 0x3e	; 62
    3a8c:	27 97       	sbiw	r28, 0x07	; 7
    3a8e:	0f b6       	in	r0, 0x3f	; 63
    3a90:	f8 94       	cli
    3a92:	de bf       	out	0x3e, r29	; 62
    3a94:	0f be       	out	0x3f, r0	; 63
    3a96:	cd bf       	out	0x3d, r28	; 61
    3a98:	8b 83       	std	Y+3, r24	; 0x03
    3a9a:	6c 83       	std	Y+4, r22	; 0x04
	ErrorStatus_t local_u8ErrorState=ERROR_STATUS_FAILURE;
    3a9c:	1a 82       	std	Y+2, r1	; 0x02

	if(copy_u8PosX > 16 || copy_u8PosY > 2){
    3a9e:	8b 81       	ldd	r24, Y+3	; 0x03
    3aa0:	81 31       	cpi	r24, 0x11	; 17
    3aa2:	18 f4       	brcc	.+6      	; 0x3aaa <LCD_u8SetPosXY+0x26>
    3aa4:	8c 81       	ldd	r24, Y+4	; 0x04
    3aa6:	83 30       	cpi	r24, 0x03	; 3
    3aa8:	18 f0       	brcs	.+6      	; 0x3ab0 <LCD_u8SetPosXY+0x2c>
		return local_u8ErrorState;
    3aaa:	2a 81       	ldd	r18, Y+2	; 0x02
    3aac:	2f 83       	std	Y+7, r18	; 0x07
    3aae:	23 c0       	rjmp	.+70     	; 0x3af6 <LCD_u8SetPosXY+0x72>
	}

	else{
		uint8_t local_u8DDRAM=0;
    3ab0:	19 82       	std	Y+1, r1	; 0x01

		switch(copy_u8PosY)
    3ab2:	8c 81       	ldd	r24, Y+4	; 0x04
    3ab4:	28 2f       	mov	r18, r24
    3ab6:	30 e0       	ldi	r19, 0x00	; 0
    3ab8:	3e 83       	std	Y+6, r19	; 0x06
    3aba:	2d 83       	std	Y+5, r18	; 0x05
    3abc:	8d 81       	ldd	r24, Y+5	; 0x05
    3abe:	9e 81       	ldd	r25, Y+6	; 0x06
    3ac0:	81 30       	cpi	r24, 0x01	; 1
    3ac2:	91 05       	cpc	r25, r1
    3ac4:	31 f0       	breq	.+12     	; 0x3ad2 <LCD_u8SetPosXY+0x4e>
    3ac6:	2d 81       	ldd	r18, Y+5	; 0x05
    3ac8:	3e 81       	ldd	r19, Y+6	; 0x06
    3aca:	22 30       	cpi	r18, 0x02	; 2
    3acc:	31 05       	cpc	r19, r1
    3ace:	21 f0       	breq	.+8      	; 0x3ad8 <LCD_u8SetPosXY+0x54>
    3ad0:	07 c0       	rjmp	.+14     	; 0x3ae0 <LCD_u8SetPosXY+0x5c>
		{
			case 1:
				local_u8DDRAM = copy_u8PosX;
    3ad2:	8b 81       	ldd	r24, Y+3	; 0x03
    3ad4:	89 83       	std	Y+1, r24	; 0x01
    3ad6:	05 c0       	rjmp	.+10     	; 0x3ae2 <LCD_u8SetPosXY+0x5e>
				break;

			case 2:
				local_u8DDRAM= copy_u8PosX+0x40;
    3ad8:	8b 81       	ldd	r24, Y+3	; 0x03
    3ada:	80 5c       	subi	r24, 0xC0	; 192
    3adc:	89 83       	std	Y+1, r24	; 0x01
    3ade:	01 c0       	rjmp	.+2      	; 0x3ae2 <LCD_u8SetPosXY+0x5e>
				break;

			default:
				local_u8ErrorState=ERROR_STATUS_FAILURE;
    3ae0:	1a 82       	std	Y+2, r1	; 0x02
			break;
		}


		SET_BIT(local_u8DDRAM,7); // From datasheet
    3ae2:	89 81       	ldd	r24, Y+1	; 0x01
    3ae4:	80 68       	ori	r24, 0x80	; 128
    3ae6:	89 83       	std	Y+1, r24	; 0x01

		LCD_enuSendCommand(local_u8DDRAM);
    3ae8:	89 81       	ldd	r24, Y+1	; 0x01
    3aea:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
	}

	local_u8ErrorState = ERROR_STATUS_OK;
    3aee:	81 e0       	ldi	r24, 0x01	; 1
    3af0:	8a 83       	std	Y+2, r24	; 0x02
	return local_u8ErrorState;
    3af2:	3a 81       	ldd	r19, Y+2	; 0x02
    3af4:	3f 83       	std	Y+7, r19	; 0x07
    3af6:	8f 81       	ldd	r24, Y+7	; 0x07
}
    3af8:	27 96       	adiw	r28, 0x07	; 7
    3afa:	0f b6       	in	r0, 0x3f	; 63
    3afc:	f8 94       	cli
    3afe:	de bf       	out	0x3e, r29	; 62
    3b00:	0f be       	out	0x3f, r0	; 63
    3b02:	cd bf       	out	0x3d, r28	; 61
    3b04:	cf 91       	pop	r28
    3b06:	df 91       	pop	r29
    3b08:	08 95       	ret

00003b0a <LCD_u8StoreCustomChar>:


ErrorStatus_t LCD_u8StoreCustomChar(uint8_t *copy_u8pattern, uint8_t copy_u8CGRAM_index){
    3b0a:	df 93       	push	r29
    3b0c:	cf 93       	push	r28
    3b0e:	cd b7       	in	r28, 0x3d	; 61
    3b10:	de b7       	in	r29, 0x3e	; 62
    3b12:	27 97       	sbiw	r28, 0x07	; 7
    3b14:	0f b6       	in	r0, 0x3f	; 63
    3b16:	f8 94       	cli
    3b18:	de bf       	out	0x3e, r29	; 62
    3b1a:	0f be       	out	0x3f, r0	; 63
    3b1c:	cd bf       	out	0x3d, r28	; 61
    3b1e:	9d 83       	std	Y+5, r25	; 0x05
    3b20:	8c 83       	std	Y+4, r24	; 0x04
    3b22:	6e 83       	std	Y+6, r22	; 0x06
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    3b24:	1b 82       	std	Y+3, r1	; 0x03



	if(copy_u8pattern == NULL || copy_u8CGRAM_index < 0 || copy_u8CGRAM_index > 8){
    3b26:	8c 81       	ldd	r24, Y+4	; 0x04
    3b28:	9d 81       	ldd	r25, Y+5	; 0x05
    3b2a:	00 97       	sbiw	r24, 0x00	; 0
    3b2c:	19 f0       	breq	.+6      	; 0x3b34 <LCD_u8StoreCustomChar+0x2a>
    3b2e:	8e 81       	ldd	r24, Y+6	; 0x06
    3b30:	89 30       	cpi	r24, 0x09	; 9
    3b32:	18 f0       	brcs	.+6      	; 0x3b3a <LCD_u8StoreCustomChar+0x30>
		return Local_enuErrrorState;
    3b34:	8b 81       	ldd	r24, Y+3	; 0x03
    3b36:	8f 83       	std	Y+7, r24	; 0x07
    3b38:	2a c0       	rjmp	.+84     	; 0x3b8e <LCD_u8StoreCustomChar+0x84>

	}else{
		uint8_t local_u8CGRAM= copy_u8CGRAM_index*8;
    3b3a:	8e 81       	ldd	r24, Y+6	; 0x06
    3b3c:	88 2f       	mov	r24, r24
    3b3e:	90 e0       	ldi	r25, 0x00	; 0
    3b40:	88 0f       	add	r24, r24
    3b42:	99 1f       	adc	r25, r25
    3b44:	88 0f       	add	r24, r24
    3b46:	99 1f       	adc	r25, r25
    3b48:	88 0f       	add	r24, r24
    3b4a:	99 1f       	adc	r25, r25
    3b4c:	8a 83       	std	Y+2, r24	; 0x02

		SET_BIT(local_u8CGRAM, 6); // from datasheet
    3b4e:	8a 81       	ldd	r24, Y+2	; 0x02
    3b50:	80 64       	ori	r24, 0x40	; 64
    3b52:	8a 83       	std	Y+2, r24	; 0x02
		LCD_enuSendCommand(local_u8CGRAM);
    3b54:	8a 81       	ldd	r24, Y+2	; 0x02
    3b56:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>



		for(uint8_t Local_u8Index = 0; Local_u8Index < 8; Local_u8Index++){
    3b5a:	19 82       	std	Y+1, r1	; 0x01
    3b5c:	0e c0       	rjmp	.+28     	; 0x3b7a <LCD_u8StoreCustomChar+0x70>
			LCD_enuSendData(copy_u8pattern[Local_u8Index]);
    3b5e:	89 81       	ldd	r24, Y+1	; 0x01
    3b60:	28 2f       	mov	r18, r24
    3b62:	30 e0       	ldi	r19, 0x00	; 0
    3b64:	8c 81       	ldd	r24, Y+4	; 0x04
    3b66:	9d 81       	ldd	r25, Y+5	; 0x05
    3b68:	fc 01       	movw	r30, r24
    3b6a:	e2 0f       	add	r30, r18
    3b6c:	f3 1f       	adc	r31, r19
    3b6e:	80 81       	ld	r24, Z
    3b70:	0e 94 fb 1b 	call	0x37f6	; 0x37f6 <LCD_enuSendData>
		SET_BIT(local_u8CGRAM, 6); // from datasheet
		LCD_enuSendCommand(local_u8CGRAM);



		for(uint8_t Local_u8Index = 0; Local_u8Index < 8; Local_u8Index++){
    3b74:	89 81       	ldd	r24, Y+1	; 0x01
    3b76:	8f 5f       	subi	r24, 0xFF	; 255
    3b78:	89 83       	std	Y+1, r24	; 0x01
    3b7a:	89 81       	ldd	r24, Y+1	; 0x01
    3b7c:	88 30       	cpi	r24, 0x08	; 8
    3b7e:	78 f3       	brcs	.-34     	; 0x3b5e <LCD_u8StoreCustomChar+0x54>

	}


	// return Home
	LCD_enuSendCommand(RETURN_HOME);
    3b80:	82 e0       	ldi	r24, 0x02	; 2
    3b82:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
	Local_enuErrrorState = ERROR_STATUS_OK;
    3b86:	81 e0       	ldi	r24, 0x01	; 1
    3b88:	8b 83       	std	Y+3, r24	; 0x03
	return Local_enuErrrorState;
    3b8a:	8b 81       	ldd	r24, Y+3	; 0x03
    3b8c:	8f 83       	std	Y+7, r24	; 0x07
    3b8e:	8f 81       	ldd	r24, Y+7	; 0x07
}
    3b90:	27 96       	adiw	r28, 0x07	; 7
    3b92:	0f b6       	in	r0, 0x3f	; 63
    3b94:	f8 94       	cli
    3b96:	de bf       	out	0x3e, r29	; 62
    3b98:	0f be       	out	0x3f, r0	; 63
    3b9a:	cd bf       	out	0x3d, r28	; 61
    3b9c:	cf 91       	pop	r28
    3b9e:	df 91       	pop	r29
    3ba0:	08 95       	ret

00003ba2 <LCD_u8DisplayCustomChar>:



ErrorStatus_t LCD_u8DisplayCustomChar(uint8_t copy_u8CGRAM_index, uint8_t copy_u8Col, uint8_t copy_u8Row){
    3ba2:	df 93       	push	r29
    3ba4:	cf 93       	push	r28
    3ba6:	00 d0       	rcall	.+0      	; 0x3ba8 <LCD_u8DisplayCustomChar+0x6>
    3ba8:	00 d0       	rcall	.+0      	; 0x3baa <LCD_u8DisplayCustomChar+0x8>
    3baa:	cd b7       	in	r28, 0x3d	; 61
    3bac:	de b7       	in	r29, 0x3e	; 62
    3bae:	8a 83       	std	Y+2, r24	; 0x02
    3bb0:	6b 83       	std	Y+3, r22	; 0x03
    3bb2:	4c 83       	std	Y+4, r20	; 0x04
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    3bb4:	19 82       	std	Y+1, r1	; 0x01


	LCD_u8SetPosXY(copy_u8Row, copy_u8Col);
    3bb6:	8c 81       	ldd	r24, Y+4	; 0x04
    3bb8:	6b 81       	ldd	r22, Y+3	; 0x03
    3bba:	0e 94 42 1d 	call	0x3a84	; 0x3a84 <LCD_u8SetPosXY>
	/*
	 * if tried to write 0-7
	 * we accessing reserved places in CGROM for CGRAM
	 * */

	LCD_enuSendData(copy_u8CGRAM_index);
    3bbe:	8a 81       	ldd	r24, Y+2	; 0x02
    3bc0:	0e 94 fb 1b 	call	0x37f6	; 0x37f6 <LCD_enuSendData>


	Local_enuErrrorState = ERROR_STATUS_OK;
    3bc4:	81 e0       	ldi	r24, 0x01	; 1
    3bc6:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
    3bc8:	89 81       	ldd	r24, Y+1	; 0x01
}
    3bca:	0f 90       	pop	r0
    3bcc:	0f 90       	pop	r0
    3bce:	0f 90       	pop	r0
    3bd0:	0f 90       	pop	r0
    3bd2:	cf 91       	pop	r28
    3bd4:	df 91       	pop	r29
    3bd6:	08 95       	ret

00003bd8 <EEPROM_enuInit>:
#include <util/delay.h>
/**************************************************************/



ErrorStatus_t EEPROM_enuInit(void){
    3bd8:	df 93       	push	r29
    3bda:	cf 93       	push	r28
    3bdc:	0f 92       	push	r0
    3bde:	cd b7       	in	r28, 0x3d	; 61
    3be0:	de b7       	in	r29, 0x3e	; 62
	ErrorStatus_t Local_enuErrorState = TWI_enuInit();
    3be2:	0e 94 62 08 	call	0x10c4	; 0x10c4 <TWI_enuInit>
    3be6:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErrorState;
    3be8:	89 81       	ldd	r24, Y+1	; 0x01
}
    3bea:	0f 90       	pop	r0
    3bec:	cf 91       	pop	r28
    3bee:	df 91       	pop	r29
    3bf0:	08 95       	ret

00003bf2 <EEPROM_enuWriteData>:


ErrorStatus_t EEPROM_enuWriteData(EEPROM_Input_t* eepromInstance) {
    3bf2:	df 93       	push	r29
    3bf4:	cf 93       	push	r28
    3bf6:	cd b7       	in	r28, 0x3d	; 61
    3bf8:	de b7       	in	r29, 0x3e	; 62
    3bfa:	62 97       	sbiw	r28, 0x12	; 18
    3bfc:	0f b6       	in	r0, 0x3f	; 63
    3bfe:	f8 94       	cli
    3c00:	de bf       	out	0x3e, r29	; 62
    3c02:	0f be       	out	0x3f, r0	; 63
    3c04:	cd bf       	out	0x3d, r28	; 61
    3c06:	9a 8b       	std	Y+18, r25	; 0x12
    3c08:	89 8b       	std	Y+17, r24	; 0x11
    ErrorStatus_t Local_enuErrorState = ERROR_STATUS_FAILURE;
    3c0a:	18 8a       	std	Y+16, r1	; 0x10

    	uint8_t	Local_u8Address = (0xA0) | (eepromInstance->A2 << 3) | (eepromInstance->A1 << 2) | (eepromInstance->A0);

	#elif(EEPROM_TYPE == EEPROM_NM24C08 || EEPROM_TYPE == EEPROM_NM24C08F )

		uint8_t	Local_u8Address = (0xA0) | (eepromInstance->A2 << 2) | (eepromInstance->A1 << 1) | (eepromInstance->A0);
    3c0c:	e9 89       	ldd	r30, Y+17	; 0x11
    3c0e:	fa 89       	ldd	r31, Y+18	; 0x12
    3c10:	82 81       	ldd	r24, Z+2	; 0x02
    3c12:	81 70       	andi	r24, 0x01	; 1
    3c14:	88 2f       	mov	r24, r24
    3c16:	90 e0       	ldi	r25, 0x00	; 0
    3c18:	88 0f       	add	r24, r24
    3c1a:	99 1f       	adc	r25, r25
    3c1c:	88 0f       	add	r24, r24
    3c1e:	99 1f       	adc	r25, r25
    3c20:	28 2f       	mov	r18, r24
    3c22:	20 6a       	ori	r18, 0xA0	; 160
    3c24:	e9 89       	ldd	r30, Y+17	; 0x11
    3c26:	fa 89       	ldd	r31, Y+18	; 0x12
    3c28:	82 81       	ldd	r24, Z+2	; 0x02
    3c2a:	86 95       	lsr	r24
    3c2c:	81 70       	andi	r24, 0x01	; 1
    3c2e:	88 2f       	mov	r24, r24
    3c30:	90 e0       	ldi	r25, 0x00	; 0
    3c32:	88 0f       	add	r24, r24
    3c34:	99 1f       	adc	r25, r25
    3c36:	92 2f       	mov	r25, r18
    3c38:	98 2b       	or	r25, r24
    3c3a:	e9 89       	ldd	r30, Y+17	; 0x11
    3c3c:	fa 89       	ldd	r31, Y+18	; 0x12
    3c3e:	82 81       	ldd	r24, Z+2	; 0x02
    3c40:	86 95       	lsr	r24
    3c42:	86 95       	lsr	r24
    3c44:	81 70       	andi	r24, 0x01	; 1
    3c46:	89 2b       	or	r24, r25
    3c48:	8f 87       	std	Y+15, r24	; 0x0f
		#error "Unsupported EEPROM type!"
	#endif


    // Send start condition
    if( TWI_enuStartCondition() == TWI_STATUS_OK){
    3c4a:	0e 94 8b 08 	call	0x1116	; 0x1116 <TWI_enuStartCondition>
    3c4e:	81 30       	cpi	r24, 0x01	; 1
    3c50:	79 f4       	brne	.+30     	; 0x3c70 <EEPROM_enuWriteData+0x7e>

		// Send EEPROM address with write operation
		TWI_enuWriteData(Local_u8Address | TWI_WriteOperation);
    3c52:	8f 85       	ldd	r24, Y+15	; 0x0f
    3c54:	0e 94 1f 09 	call	0x123e	; 0x123e <TWI_enuWriteData>

		// Send memory address within EEPROM
		TWI_enuWriteData(eepromInstance->address);
    3c58:	e9 89       	ldd	r30, Y+17	; 0x11
    3c5a:	fa 89       	ldd	r31, Y+18	; 0x12
    3c5c:	80 81       	ld	r24, Z
    3c5e:	0e 94 1f 09 	call	0x123e	; 0x123e <TWI_enuWriteData>

		// Write data to EEPROM
		TWI_enuWriteData(eepromInstance->data);
    3c62:	e9 89       	ldd	r30, Y+17	; 0x11
    3c64:	fa 89       	ldd	r31, Y+18	; 0x12
    3c66:	81 81       	ldd	r24, Z+1	; 0x01
    3c68:	0e 94 1f 09 	call	0x123e	; 0x123e <TWI_enuWriteData>

		// Send stop condition
		TWI_enuStopCondition();
    3c6c:	0e 94 cb 08 	call	0x1196	; 0x1196 <TWI_enuStopCondition>
    3c70:	80 e0       	ldi	r24, 0x00	; 0
    3c72:	90 e0       	ldi	r25, 0x00	; 0
    3c74:	a0 e2       	ldi	r26, 0x20	; 32
    3c76:	b1 e4       	ldi	r27, 0x41	; 65
    3c78:	8b 87       	std	Y+11, r24	; 0x0b
    3c7a:	9c 87       	std	Y+12, r25	; 0x0c
    3c7c:	ad 87       	std	Y+13, r26	; 0x0d
    3c7e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c80:	6b 85       	ldd	r22, Y+11	; 0x0b
    3c82:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c84:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c86:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c88:	20 e0       	ldi	r18, 0x00	; 0
    3c8a:	30 e0       	ldi	r19, 0x00	; 0
    3c8c:	4a ef       	ldi	r20, 0xFA	; 250
    3c8e:	54 e4       	ldi	r21, 0x44	; 68
    3c90:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c94:	dc 01       	movw	r26, r24
    3c96:	cb 01       	movw	r24, r22
    3c98:	8f 83       	std	Y+7, r24	; 0x07
    3c9a:	98 87       	std	Y+8, r25	; 0x08
    3c9c:	a9 87       	std	Y+9, r26	; 0x09
    3c9e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3ca0:	6f 81       	ldd	r22, Y+7	; 0x07
    3ca2:	78 85       	ldd	r23, Y+8	; 0x08
    3ca4:	89 85       	ldd	r24, Y+9	; 0x09
    3ca6:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ca8:	20 e0       	ldi	r18, 0x00	; 0
    3caa:	30 e0       	ldi	r19, 0x00	; 0
    3cac:	40 e8       	ldi	r20, 0x80	; 128
    3cae:	5f e3       	ldi	r21, 0x3F	; 63
    3cb0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3cb4:	88 23       	and	r24, r24
    3cb6:	2c f4       	brge	.+10     	; 0x3cc2 <EEPROM_enuWriteData+0xd0>
		__ticks = 1;
    3cb8:	81 e0       	ldi	r24, 0x01	; 1
    3cba:	90 e0       	ldi	r25, 0x00	; 0
    3cbc:	9e 83       	std	Y+6, r25	; 0x06
    3cbe:	8d 83       	std	Y+5, r24	; 0x05
    3cc0:	3f c0       	rjmp	.+126    	; 0x3d40 <EEPROM_enuWriteData+0x14e>
	else if (__tmp > 65535)
    3cc2:	6f 81       	ldd	r22, Y+7	; 0x07
    3cc4:	78 85       	ldd	r23, Y+8	; 0x08
    3cc6:	89 85       	ldd	r24, Y+9	; 0x09
    3cc8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cca:	20 e0       	ldi	r18, 0x00	; 0
    3ccc:	3f ef       	ldi	r19, 0xFF	; 255
    3cce:	4f e7       	ldi	r20, 0x7F	; 127
    3cd0:	57 e4       	ldi	r21, 0x47	; 71
    3cd2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3cd6:	18 16       	cp	r1, r24
    3cd8:	4c f5       	brge	.+82     	; 0x3d2c <EEPROM_enuWriteData+0x13a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3cda:	6b 85       	ldd	r22, Y+11	; 0x0b
    3cdc:	7c 85       	ldd	r23, Y+12	; 0x0c
    3cde:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ce0:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ce2:	20 e0       	ldi	r18, 0x00	; 0
    3ce4:	30 e0       	ldi	r19, 0x00	; 0
    3ce6:	40 e2       	ldi	r20, 0x20	; 32
    3ce8:	51 e4       	ldi	r21, 0x41	; 65
    3cea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3cee:	dc 01       	movw	r26, r24
    3cf0:	cb 01       	movw	r24, r22
    3cf2:	bc 01       	movw	r22, r24
    3cf4:	cd 01       	movw	r24, r26
    3cf6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cfa:	dc 01       	movw	r26, r24
    3cfc:	cb 01       	movw	r24, r22
    3cfe:	9e 83       	std	Y+6, r25	; 0x06
    3d00:	8d 83       	std	Y+5, r24	; 0x05
    3d02:	0f c0       	rjmp	.+30     	; 0x3d22 <EEPROM_enuWriteData+0x130>
    3d04:	88 ec       	ldi	r24, 0xC8	; 200
    3d06:	90 e0       	ldi	r25, 0x00	; 0
    3d08:	9c 83       	std	Y+4, r25	; 0x04
    3d0a:	8b 83       	std	Y+3, r24	; 0x03
    3d0c:	8b 81       	ldd	r24, Y+3	; 0x03
    3d0e:	9c 81       	ldd	r25, Y+4	; 0x04
    3d10:	01 97       	sbiw	r24, 0x01	; 1
    3d12:	f1 f7       	brne	.-4      	; 0x3d10 <EEPROM_enuWriteData+0x11e>
    3d14:	9c 83       	std	Y+4, r25	; 0x04
    3d16:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d18:	8d 81       	ldd	r24, Y+5	; 0x05
    3d1a:	9e 81       	ldd	r25, Y+6	; 0x06
    3d1c:	01 97       	sbiw	r24, 0x01	; 1
    3d1e:	9e 83       	std	Y+6, r25	; 0x06
    3d20:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d22:	8d 81       	ldd	r24, Y+5	; 0x05
    3d24:	9e 81       	ldd	r25, Y+6	; 0x06
    3d26:	00 97       	sbiw	r24, 0x00	; 0
    3d28:	69 f7       	brne	.-38     	; 0x3d04 <EEPROM_enuWriteData+0x112>
    3d2a:	14 c0       	rjmp	.+40     	; 0x3d54 <EEPROM_enuWriteData+0x162>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d2c:	6f 81       	ldd	r22, Y+7	; 0x07
    3d2e:	78 85       	ldd	r23, Y+8	; 0x08
    3d30:	89 85       	ldd	r24, Y+9	; 0x09
    3d32:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d34:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d38:	dc 01       	movw	r26, r24
    3d3a:	cb 01       	movw	r24, r22
    3d3c:	9e 83       	std	Y+6, r25	; 0x06
    3d3e:	8d 83       	std	Y+5, r24	; 0x05
    3d40:	8d 81       	ldd	r24, Y+5	; 0x05
    3d42:	9e 81       	ldd	r25, Y+6	; 0x06
    3d44:	9a 83       	std	Y+2, r25	; 0x02
    3d46:	89 83       	std	Y+1, r24	; 0x01
    3d48:	89 81       	ldd	r24, Y+1	; 0x01
    3d4a:	9a 81       	ldd	r25, Y+2	; 0x02
    3d4c:	01 97       	sbiw	r24, 0x01	; 1
    3d4e:	f1 f7       	brne	.-4      	; 0x3d4c <EEPROM_enuWriteData+0x15a>
    3d50:	9a 83       	std	Y+2, r25	; 0x02
    3d52:	89 83       	std	Y+1, r24	; 0x01

    }

    // Small delay to ensure data is written
    _delay_ms(10);
    Local_enuErrorState = ERROR_STATUS_OK;
    3d54:	81 e0       	ldi	r24, 0x01	; 1
    3d56:	88 8b       	std	Y+16, r24	; 0x10
    return Local_enuErrorState;
    3d58:	88 89       	ldd	r24, Y+16	; 0x10
}
    3d5a:	62 96       	adiw	r28, 0x12	; 18
    3d5c:	0f b6       	in	r0, 0x3f	; 63
    3d5e:	f8 94       	cli
    3d60:	de bf       	out	0x3e, r29	; 62
    3d62:	0f be       	out	0x3f, r0	; 63
    3d64:	cd bf       	out	0x3d, r28	; 61
    3d66:	cf 91       	pop	r28
    3d68:	df 91       	pop	r29
    3d6a:	08 95       	ret

00003d6c <EEPROM_enuReadData>:


ErrorStatus_t EEPROM_enuReadData(EEPROM_Input_t* eepromInstance) {
    3d6c:	df 93       	push	r29
    3d6e:	cf 93       	push	r28
    3d70:	00 d0       	rcall	.+0      	; 0x3d72 <EEPROM_enuReadData+0x6>
    3d72:	00 d0       	rcall	.+0      	; 0x3d74 <EEPROM_enuReadData+0x8>
    3d74:	cd b7       	in	r28, 0x3d	; 61
    3d76:	de b7       	in	r29, 0x3e	; 62
    3d78:	9c 83       	std	Y+4, r25	; 0x04
    3d7a:	8b 83       	std	Y+3, r24	; 0x03
    ErrorStatus_t Local_enuErrorState = ERROR_STATUS_FAILURE;
    3d7c:	1a 82       	std	Y+2, r1	; 0x02

    eepromInstance->data = 0;
    3d7e:	eb 81       	ldd	r30, Y+3	; 0x03
    3d80:	fc 81       	ldd	r31, Y+4	; 0x04
    3d82:	11 82       	std	Z+1, r1	; 0x01

		uint8_t	Local_u8Address = (0xA0) | (eepromInstance->A2 << 3) | (eepromInstance->A1 << 2) | (eepromInstance->A0);

	#elif(EEPROM_TYPE == EEPROM_NM24C08 || EEPROM_TYPE == EEPROM_NM24C08F )

		uint8_t	Local_u8Address = (0xA0) | (eepromInstance->A2 << 2) | (eepromInstance->A1 << 1) | (eepromInstance->A0);
    3d84:	eb 81       	ldd	r30, Y+3	; 0x03
    3d86:	fc 81       	ldd	r31, Y+4	; 0x04
    3d88:	82 81       	ldd	r24, Z+2	; 0x02
    3d8a:	81 70       	andi	r24, 0x01	; 1
    3d8c:	88 2f       	mov	r24, r24
    3d8e:	90 e0       	ldi	r25, 0x00	; 0
    3d90:	88 0f       	add	r24, r24
    3d92:	99 1f       	adc	r25, r25
    3d94:	88 0f       	add	r24, r24
    3d96:	99 1f       	adc	r25, r25
    3d98:	28 2f       	mov	r18, r24
    3d9a:	20 6a       	ori	r18, 0xA0	; 160
    3d9c:	eb 81       	ldd	r30, Y+3	; 0x03
    3d9e:	fc 81       	ldd	r31, Y+4	; 0x04
    3da0:	82 81       	ldd	r24, Z+2	; 0x02
    3da2:	86 95       	lsr	r24
    3da4:	81 70       	andi	r24, 0x01	; 1
    3da6:	88 2f       	mov	r24, r24
    3da8:	90 e0       	ldi	r25, 0x00	; 0
    3daa:	88 0f       	add	r24, r24
    3dac:	99 1f       	adc	r25, r25
    3dae:	92 2f       	mov	r25, r18
    3db0:	98 2b       	or	r25, r24
    3db2:	eb 81       	ldd	r30, Y+3	; 0x03
    3db4:	fc 81       	ldd	r31, Y+4	; 0x04
    3db6:	82 81       	ldd	r24, Z+2	; 0x02
    3db8:	86 95       	lsr	r24
    3dba:	86 95       	lsr	r24
    3dbc:	81 70       	andi	r24, 0x01	; 1
    3dbe:	89 2b       	or	r24, r25
    3dc0:	89 83       	std	Y+1, r24	; 0x01
	#if( EEPROM_TYPE == EEPROM_NM24C09 || EEPROM_TYPE == EEPROM_NM24C09F )
		uint8_t Local_u8Address = (0xA0) | (EEPROM_A2_STATE << 2);
	#endif

	// Send start condition
    if( TWI_enuStartCondition() == TWI_STATUS_OK){
    3dc2:	0e 94 8b 08 	call	0x1116	; 0x1116 <TWI_enuStartCondition>
    3dc6:	81 30       	cpi	r24, 0x01	; 1
    3dc8:	a9 f4       	brne	.+42     	; 0x3df4 <EEPROM_enuReadData+0x88>

		// Send EEPROM address with write operation
		TWI_enuWriteData(Local_u8Address);
    3dca:	89 81       	ldd	r24, Y+1	; 0x01
    3dcc:	0e 94 1f 09 	call	0x123e	; 0x123e <TWI_enuWriteData>

		// Send memory address within EEPROM
		TWI_enuWriteData(eepromInstance->address);
    3dd0:	eb 81       	ldd	r30, Y+3	; 0x03
    3dd2:	fc 81       	ldd	r31, Y+4	; 0x04
    3dd4:	80 81       	ld	r24, Z
    3dd6:	0e 94 1f 09 	call	0x123e	; 0x123e <TWI_enuWriteData>

		// Send repeated start condition
		TWI_enuStartCondition();
    3dda:	0e 94 8b 08 	call	0x1116	; 0x1116 <TWI_enuStartCondition>

		// Send EEPROM address with read operation
		TWI_enuWriteData(Local_u8Address | TWI_ReadOperation);
    3dde:	89 81       	ldd	r24, Y+1	; 0x01
    3de0:	81 60       	ori	r24, 0x01	; 1
    3de2:	0e 94 1f 09 	call	0x123e	; 0x123e <TWI_enuWriteData>

		// Read data from EEPROM
		TWI_enuReadData(&(eepromInstance->data));
    3de6:	8b 81       	ldd	r24, Y+3	; 0x03
    3de8:	9c 81       	ldd	r25, Y+4	; 0x04
    3dea:	01 96       	adiw	r24, 0x01	; 1
    3dec:	0e 94 45 09 	call	0x128a	; 0x128a <TWI_enuReadData>

		// Send stop condition
		TWI_enuStopCondition();
    3df0:	0e 94 cb 08 	call	0x1196	; 0x1196 <TWI_enuStopCondition>

    }

    Local_enuErrorState = ERROR_STATUS_OK;
    3df4:	81 e0       	ldi	r24, 0x01	; 1
    3df6:	8a 83       	std	Y+2, r24	; 0x02
    return Local_enuErrorState;
    3df8:	8a 81       	ldd	r24, Y+2	; 0x02
}
    3dfa:	0f 90       	pop	r0
    3dfc:	0f 90       	pop	r0
    3dfe:	0f 90       	pop	r0
    3e00:	0f 90       	pop	r0
    3e02:	cf 91       	pop	r28
    3e04:	df 91       	pop	r29
    3e06:	08 95       	ret

00003e08 <EEPROM_WriteDataSequence>:



void EEPROM_WriteDataSequence(EEPROM_Input_t* eepromInstance, const uint8_t *dataBuffer, uint8_t dataLength, uint8_t flag, uint8_t startAddress) {
    3e08:	0f 93       	push	r16
    3e0a:	df 93       	push	r29
    3e0c:	cf 93       	push	r28
    3e0e:	cd b7       	in	r28, 0x3d	; 61
    3e10:	de b7       	in	r29, 0x3e	; 62
    3e12:	28 97       	sbiw	r28, 0x08	; 8
    3e14:	0f b6       	in	r0, 0x3f	; 63
    3e16:	f8 94       	cli
    3e18:	de bf       	out	0x3e, r29	; 62
    3e1a:	0f be       	out	0x3f, r0	; 63
    3e1c:	cd bf       	out	0x3d, r28	; 61
    3e1e:	9b 83       	std	Y+3, r25	; 0x03
    3e20:	8a 83       	std	Y+2, r24	; 0x02
    3e22:	7d 83       	std	Y+5, r23	; 0x05
    3e24:	6c 83       	std	Y+4, r22	; 0x04
    3e26:	4e 83       	std	Y+6, r20	; 0x06
    3e28:	2f 83       	std	Y+7, r18	; 0x07
    3e2a:	08 87       	std	Y+8, r16	; 0x08
    eepromInstance->address = startAddress;  // Set the EEPROM address to the specified start address
    3e2c:	ea 81       	ldd	r30, Y+2	; 0x02
    3e2e:	fb 81       	ldd	r31, Y+3	; 0x03
    3e30:	88 85       	ldd	r24, Y+8	; 0x08
    3e32:	80 83       	st	Z, r24

    for(uint8_t i = 0; i < dataLength; i++) {
    3e34:	19 82       	std	Y+1, r1	; 0x01
    3e36:	1a c0       	rjmp	.+52     	; 0x3e6c <EEPROM_WriteDataSequence+0x64>
        eepromInstance->data = dataBuffer[i];
    3e38:	89 81       	ldd	r24, Y+1	; 0x01
    3e3a:	28 2f       	mov	r18, r24
    3e3c:	30 e0       	ldi	r19, 0x00	; 0
    3e3e:	8c 81       	ldd	r24, Y+4	; 0x04
    3e40:	9d 81       	ldd	r25, Y+5	; 0x05
    3e42:	fc 01       	movw	r30, r24
    3e44:	e2 0f       	add	r30, r18
    3e46:	f3 1f       	adc	r31, r19
    3e48:	80 81       	ld	r24, Z
    3e4a:	ea 81       	ldd	r30, Y+2	; 0x02
    3e4c:	fb 81       	ldd	r31, Y+3	; 0x03
    3e4e:	81 83       	std	Z+1, r24	; 0x01
        EEPROM_enuWriteData(eepromInstance);
    3e50:	8a 81       	ldd	r24, Y+2	; 0x02
    3e52:	9b 81       	ldd	r25, Y+3	; 0x03
    3e54:	0e 94 f9 1d 	call	0x3bf2	; 0x3bf2 <EEPROM_enuWriteData>
        eepromInstance->address++;  // Move to the next address
    3e58:	ea 81       	ldd	r30, Y+2	; 0x02
    3e5a:	fb 81       	ldd	r31, Y+3	; 0x03
    3e5c:	80 81       	ld	r24, Z
    3e5e:	8f 5f       	subi	r24, 0xFF	; 255
    3e60:	ea 81       	ldd	r30, Y+2	; 0x02
    3e62:	fb 81       	ldd	r31, Y+3	; 0x03
    3e64:	80 83       	st	Z, r24


void EEPROM_WriteDataSequence(EEPROM_Input_t* eepromInstance, const uint8_t *dataBuffer, uint8_t dataLength, uint8_t flag, uint8_t startAddress) {
    eepromInstance->address = startAddress;  // Set the EEPROM address to the specified start address

    for(uint8_t i = 0; i < dataLength; i++) {
    3e66:	89 81       	ldd	r24, Y+1	; 0x01
    3e68:	8f 5f       	subi	r24, 0xFF	; 255
    3e6a:	89 83       	std	Y+1, r24	; 0x01
    3e6c:	99 81       	ldd	r25, Y+1	; 0x01
    3e6e:	8e 81       	ldd	r24, Y+6	; 0x06
    3e70:	98 17       	cp	r25, r24
    3e72:	10 f3       	brcs	.-60     	; 0x3e38 <EEPROM_WriteDataSequence+0x30>
        eepromInstance->data = dataBuffer[i];
        EEPROM_enuWriteData(eepromInstance);
        eepromInstance->address++;  // Move to the next address
    }

    eepromInstance->data = flag;  // Write the flag to indicate the end of the data
    3e74:	ea 81       	ldd	r30, Y+2	; 0x02
    3e76:	fb 81       	ldd	r31, Y+3	; 0x03
    3e78:	8f 81       	ldd	r24, Y+7	; 0x07
    3e7a:	81 83       	std	Z+1, r24	; 0x01
    EEPROM_enuWriteData(eepromInstance);
    3e7c:	8a 81       	ldd	r24, Y+2	; 0x02
    3e7e:	9b 81       	ldd	r25, Y+3	; 0x03
    3e80:	0e 94 f9 1d 	call	0x3bf2	; 0x3bf2 <EEPROM_enuWriteData>
}
    3e84:	28 96       	adiw	r28, 0x08	; 8
    3e86:	0f b6       	in	r0, 0x3f	; 63
    3e88:	f8 94       	cli
    3e8a:	de bf       	out	0x3e, r29	; 62
    3e8c:	0f be       	out	0x3f, r0	; 63
    3e8e:	cd bf       	out	0x3d, r28	; 61
    3e90:	cf 91       	pop	r28
    3e92:	df 91       	pop	r29
    3e94:	0f 91       	pop	r16
    3e96:	08 95       	ret

00003e98 <EEPROM_SearchForFlag>:

uint8_t EEPROM_SearchForFlag(EEPROM_Input_t eepromInstance, uint8_t flag, uint8_t startAddress, uint8_t dataLength){
    3e98:	0f 93       	push	r16
    3e9a:	df 93       	push	r29
    3e9c:	cf 93       	push	r28
    3e9e:	cd b7       	in	r28, 0x3d	; 61
    3ea0:	de b7       	in	r29, 0x3e	; 62
    3ea2:	27 97       	sbiw	r28, 0x07	; 7
    3ea4:	0f b6       	in	r0, 0x3f	; 63
    3ea6:	f8 94       	cli
    3ea8:	de bf       	out	0x3e, r29	; 62
    3eaa:	0f be       	out	0x3f, r0	; 63
    3eac:	cd bf       	out	0x3d, r28	; 61
    3eae:	69 83       	std	Y+1, r22	; 0x01
    3eb0:	7a 83       	std	Y+2, r23	; 0x02
    3eb2:	8b 83       	std	Y+3, r24	; 0x03
    3eb4:	4c 83       	std	Y+4, r20	; 0x04
    3eb6:	2d 83       	std	Y+5, r18	; 0x05
    3eb8:	0e 83       	std	Y+6, r16	; 0x06

    // Set address to start searching from
	eepromInstance.address = startAddress + dataLength;
    3eba:	9d 81       	ldd	r25, Y+5	; 0x05
    3ebc:	8e 81       	ldd	r24, Y+6	; 0x06
    3ebe:	89 0f       	add	r24, r25
    3ec0:	89 83       	std	Y+1, r24	; 0x01

    // Read the data at the address where the flag is expected
    EEPROM_enuReadData(&eepromInstance);
    3ec2:	ce 01       	movw	r24, r28
    3ec4:	01 96       	adiw	r24, 0x01	; 1
    3ec6:	0e 94 b6 1e 	call	0x3d6c	; 0x3d6c <EEPROM_enuReadData>

    // Check if the read data matches the flag
    if (eepromInstance.data == flag) {
    3eca:	9a 81       	ldd	r25, Y+2	; 0x02
    3ecc:	8c 81       	ldd	r24, Y+4	; 0x04
    3ece:	98 17       	cp	r25, r24
    3ed0:	19 f4       	brne	.+6      	; 0x3ed8 <EEPROM_SearchForFlag+0x40>
        return 1;  // Flag found
    3ed2:	81 e0       	ldi	r24, 0x01	; 1
    3ed4:	8f 83       	std	Y+7, r24	; 0x07
    3ed6:	01 c0       	rjmp	.+2      	; 0x3eda <EEPROM_SearchForFlag+0x42>
    }

    return 0;  // Flag not found
    3ed8:	1f 82       	std	Y+7, r1	; 0x07
    3eda:	8f 81       	ldd	r24, Y+7	; 0x07

}
    3edc:	27 96       	adiw	r28, 0x07	; 7
    3ede:	0f b6       	in	r0, 0x3f	; 63
    3ee0:	f8 94       	cli
    3ee2:	de bf       	out	0x3e, r29	; 62
    3ee4:	0f be       	out	0x3f, r0	; 63
    3ee6:	cd bf       	out	0x3d, r28	; 61
    3ee8:	cf 91       	pop	r28
    3eea:	df 91       	pop	r29
    3eec:	0f 91       	pop	r16
    3eee:	08 95       	ret

00003ef0 <EEPROM_Format>:


void EEPROM_Format(EEPROM_Input_t* eepromInstance) {
    3ef0:	df 93       	push	r29
    3ef2:	cf 93       	push	r28
    3ef4:	cd b7       	in	r28, 0x3d	; 61
    3ef6:	de b7       	in	r29, 0x3e	; 62
    3ef8:	28 97       	sbiw	r28, 0x08	; 8
    3efa:	0f b6       	in	r0, 0x3f	; 63
    3efc:	f8 94       	cli
    3efe:	de bf       	out	0x3e, r29	; 62
    3f00:	0f be       	out	0x3f, r0	; 63
    3f02:	cd bf       	out	0x3d, r28	; 61
    3f04:	98 87       	std	Y+8, r25	; 0x08
    3f06:	8f 83       	std	Y+7, r24	; 0x07
    // Define the starting address and the end address
    uint16_t startAddress = 0x00; // Starting address of EEPROM
    3f08:	1e 82       	std	Y+6, r1	; 0x06
    3f0a:	1d 82       	std	Y+5, r1	; 0x05
    uint16_t endAddress = 0xFF;   // Ending address of EEPROM (example)
    3f0c:	8f ef       	ldi	r24, 0xFF	; 255
    3f0e:	90 e0       	ldi	r25, 0x00	; 0
    3f10:	9c 83       	std	Y+4, r25	; 0x04
    3f12:	8b 83       	std	Y+3, r24	; 0x03

    // Set the EEPROM address to the start address
    eepromInstance->address = startAddress;
    3f14:	8d 81       	ldd	r24, Y+5	; 0x05
    3f16:	ef 81       	ldd	r30, Y+7	; 0x07
    3f18:	f8 85       	ldd	r31, Y+8	; 0x08
    3f1a:	80 83       	st	Z, r24

    // Write the default value (e.g., 0x00) to each address in EEPROM
    for (uint16_t address = startAddress; address <= endAddress; address++) {
    3f1c:	8d 81       	ldd	r24, Y+5	; 0x05
    3f1e:	9e 81       	ldd	r25, Y+6	; 0x06
    3f20:	9a 83       	std	Y+2, r25	; 0x02
    3f22:	89 83       	std	Y+1, r24	; 0x01
    3f24:	13 c0       	rjmp	.+38     	; 0x3f4c <EEPROM_Format+0x5c>
        eepromInstance->data = 0x00;  // Default value
    3f26:	ef 81       	ldd	r30, Y+7	; 0x07
    3f28:	f8 85       	ldd	r31, Y+8	; 0x08
    3f2a:	11 82       	std	Z+1, r1	; 0x01
        EEPROM_enuWriteData(eepromInstance);  // Write to EEPROM
    3f2c:	8f 81       	ldd	r24, Y+7	; 0x07
    3f2e:	98 85       	ldd	r25, Y+8	; 0x08
    3f30:	0e 94 f9 1d 	call	0x3bf2	; 0x3bf2 <EEPROM_enuWriteData>
        eepromInstance->address++;  // Move to the next address
    3f34:	ef 81       	ldd	r30, Y+7	; 0x07
    3f36:	f8 85       	ldd	r31, Y+8	; 0x08
    3f38:	80 81       	ld	r24, Z
    3f3a:	8f 5f       	subi	r24, 0xFF	; 255
    3f3c:	ef 81       	ldd	r30, Y+7	; 0x07
    3f3e:	f8 85       	ldd	r31, Y+8	; 0x08
    3f40:	80 83       	st	Z, r24

    // Set the EEPROM address to the start address
    eepromInstance->address = startAddress;

    // Write the default value (e.g., 0x00) to each address in EEPROM
    for (uint16_t address = startAddress; address <= endAddress; address++) {
    3f42:	89 81       	ldd	r24, Y+1	; 0x01
    3f44:	9a 81       	ldd	r25, Y+2	; 0x02
    3f46:	01 96       	adiw	r24, 0x01	; 1
    3f48:	9a 83       	std	Y+2, r25	; 0x02
    3f4a:	89 83       	std	Y+1, r24	; 0x01
    3f4c:	29 81       	ldd	r18, Y+1	; 0x01
    3f4e:	3a 81       	ldd	r19, Y+2	; 0x02
    3f50:	8b 81       	ldd	r24, Y+3	; 0x03
    3f52:	9c 81       	ldd	r25, Y+4	; 0x04
    3f54:	82 17       	cp	r24, r18
    3f56:	93 07       	cpc	r25, r19
    3f58:	30 f7       	brcc	.-52     	; 0x3f26 <EEPROM_Format+0x36>
        eepromInstance->data = 0x00;  // Default value
        EEPROM_enuWriteData(eepromInstance);  // Write to EEPROM
        eepromInstance->address++;  // Move to the next address
    }
}
    3f5a:	28 96       	adiw	r28, 0x08	; 8
    3f5c:	0f b6       	in	r0, 0x3f	; 63
    3f5e:	f8 94       	cli
    3f60:	de bf       	out	0x3e, r29	; 62
    3f62:	0f be       	out	0x3f, r0	; 63
    3f64:	cd bf       	out	0x3d, r28	; 61
    3f66:	cf 91       	pop	r28
    3f68:	df 91       	pop	r29
    3f6a:	08 95       	ret

00003f6c <Buzzer_voidInit>:
#include "../../MCAL/DIO/DIO_interface.h"
/****************************************************************/



void Buzzer_voidInit(Buzzer_t *Copy_Buzzer){
    3f6c:	df 93       	push	r29
    3f6e:	cf 93       	push	r28
    3f70:	00 d0       	rcall	.+0      	; 0x3f72 <Buzzer_voidInit+0x6>
    3f72:	cd b7       	in	r28, 0x3d	; 61
    3f74:	de b7       	in	r29, 0x3e	; 62
    3f76:	9a 83       	std	Y+2, r25	; 0x02
    3f78:	89 83       	std	Y+1, r24	; 0x01
	 DIO_enuSetPinDirection(Copy_Buzzer->PortID, Copy_Buzzer->PortID, DIO_u8OUTPUT);
    3f7a:	e9 81       	ldd	r30, Y+1	; 0x01
    3f7c:	fa 81       	ldd	r31, Y+2	; 0x02
    3f7e:	80 81       	ld	r24, Z
    3f80:	e9 81       	ldd	r30, Y+1	; 0x01
    3f82:	fa 81       	ldd	r31, Y+2	; 0x02
    3f84:	90 81       	ld	r25, Z
    3f86:	69 2f       	mov	r22, r25
    3f88:	41 e0       	ldi	r20, 0x01	; 1
    3f8a:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>

}
    3f8e:	0f 90       	pop	r0
    3f90:	0f 90       	pop	r0
    3f92:	cf 91       	pop	r28
    3f94:	df 91       	pop	r29
    3f96:	08 95       	ret

00003f98 <Buzzeer_voidON>:

void Buzzeer_voidON(Buzzer_t *Copy_Buzzer){
    3f98:	df 93       	push	r29
    3f9a:	cf 93       	push	r28
    3f9c:	00 d0       	rcall	.+0      	; 0x3f9e <Buzzeer_voidON+0x6>
    3f9e:	cd b7       	in	r28, 0x3d	; 61
    3fa0:	de b7       	in	r29, 0x3e	; 62
    3fa2:	9a 83       	std	Y+2, r25	; 0x02
    3fa4:	89 83       	std	Y+1, r24	; 0x01
	DIO_enuSetPinValue(Copy_Buzzer->PortID, Copy_Buzzer->PinID, DIO_u8HIGH);
    3fa6:	e9 81       	ldd	r30, Y+1	; 0x01
    3fa8:	fa 81       	ldd	r31, Y+2	; 0x02
    3faa:	80 81       	ld	r24, Z
    3fac:	e9 81       	ldd	r30, Y+1	; 0x01
    3fae:	fa 81       	ldd	r31, Y+2	; 0x02
    3fb0:	91 81       	ldd	r25, Z+1	; 0x01
    3fb2:	69 2f       	mov	r22, r25
    3fb4:	41 e0       	ldi	r20, 0x01	; 1
    3fb6:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
}
    3fba:	0f 90       	pop	r0
    3fbc:	0f 90       	pop	r0
    3fbe:	cf 91       	pop	r28
    3fc0:	df 91       	pop	r29
    3fc2:	08 95       	ret

00003fc4 <Buzzeer_voidOFF>:

void Buzzeer_voidOFF(Buzzer_t *Copy_Buzzer){
    3fc4:	df 93       	push	r29
    3fc6:	cf 93       	push	r28
    3fc8:	00 d0       	rcall	.+0      	; 0x3fca <Buzzeer_voidOFF+0x6>
    3fca:	cd b7       	in	r28, 0x3d	; 61
    3fcc:	de b7       	in	r29, 0x3e	; 62
    3fce:	9a 83       	std	Y+2, r25	; 0x02
    3fd0:	89 83       	std	Y+1, r24	; 0x01
	DIO_enuSetPinValue(Copy_Buzzer->PortID, Copy_Buzzer->PinID, DIO_u8LOW);
    3fd2:	e9 81       	ldd	r30, Y+1	; 0x01
    3fd4:	fa 81       	ldd	r31, Y+2	; 0x02
    3fd6:	80 81       	ld	r24, Z
    3fd8:	e9 81       	ldd	r30, Y+1	; 0x01
    3fda:	fa 81       	ldd	r31, Y+2	; 0x02
    3fdc:	91 81       	ldd	r25, Z+1	; 0x01
    3fde:	69 2f       	mov	r22, r25
    3fe0:	40 e0       	ldi	r20, 0x00	; 0
    3fe2:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
}
    3fe6:	0f 90       	pop	r0
    3fe8:	0f 90       	pop	r0
    3fea:	cf 91       	pop	r28
    3fec:	df 91       	pop	r29
    3fee:	08 95       	ret

00003ff0 <Buzzer_voidTOGGLE>:

void Buzzer_voidTOGGLE(Buzzer_t *Copy_Buzzer){
    3ff0:	df 93       	push	r29
    3ff2:	cf 93       	push	r28
    3ff4:	00 d0       	rcall	.+0      	; 0x3ff6 <Buzzer_voidTOGGLE+0x6>
    3ff6:	cd b7       	in	r28, 0x3d	; 61
    3ff8:	de b7       	in	r29, 0x3e	; 62
    3ffa:	9a 83       	std	Y+2, r25	; 0x02
    3ffc:	89 83       	std	Y+1, r24	; 0x01
	DIO_enuTogglePinValue(Copy_Buzzer->PortID, Copy_Buzzer->PinID);
    3ffe:	e9 81       	ldd	r30, Y+1	; 0x01
    4000:	fa 81       	ldd	r31, Y+2	; 0x02
    4002:	80 81       	ld	r24, Z
    4004:	e9 81       	ldd	r30, Y+1	; 0x01
    4006:	fa 81       	ldd	r31, Y+2	; 0x02
    4008:	91 81       	ldd	r25, Z+1	; 0x01
    400a:	69 2f       	mov	r22, r25
    400c:	0e 94 02 17 	call	0x2e04	; 0x2e04 <DIO_enuTogglePinValue>
}
    4010:	0f 90       	pop	r0
    4012:	0f 90       	pop	r0
    4014:	cf 91       	pop	r28
    4016:	df 91       	pop	r29
    4018:	08 95       	ret

0000401a <main>:


uint8_t Rx_Buffer[5] = {0};

uint8_t u8NO_LoginAtempts = 2;
int main(void) {
    401a:	ef 92       	push	r14
    401c:	0f 93       	push	r16
    401e:	1f 93       	push	r17
    4020:	df 93       	push	r29
    4022:	cf 93       	push	r28
    4024:	cd b7       	in	r28, 0x3d	; 61
    4026:	de b7       	in	r29, 0x3e	; 62
    4028:	63 97       	sbiw	r28, 0x13	; 19
    402a:	0f b6       	in	r0, 0x3f	; 63
    402c:	f8 94       	cli
    402e:	de bf       	out	0x3e, r29	; 62
    4030:	0f be       	out	0x3f, r0	; 63
    4032:	cd bf       	out	0x3d, r28	; 61
    UART_vidInit(9600);
    4034:	80 e8       	ldi	r24, 0x80	; 128
    4036:	95 e2       	ldi	r25, 0x25	; 37
    4038:	0e 94 17 07 	call	0xe2e	; 0xe2e <UART_vidInit>
    LCD_enuInit();
    403c:	0e 94 75 18 	call	0x30ea	; 0x30ea <LCD_enuInit>


    EEPROM_enuInit();
    4040:	0e 94 ec 1d 	call	0x3bd8	; 0x3bd8 <EEPROM_enuInit>
    EEPROM_Input_t EEPROM_MAIN;
    EEPROM_MAIN.A2 = 0;
    4044:	89 89       	ldd	r24, Y+17	; 0x11
    4046:	8e 7f       	andi	r24, 0xFE	; 254
    4048:	89 8b       	std	Y+17, r24	; 0x11


    DIO_enuSetPinDirection(DIO_u8PortB, DIO_u8PIN3, DIO_u8OUTPUT);
    404a:	81 e0       	ldi	r24, 0x01	; 1
    404c:	63 e0       	ldi	r22, 0x03	; 3
    404e:	41 e0       	ldi	r20, 0x01	; 1
    4050:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>
    DIO_enuSetPinDirection(DIO_u8PortB, DIO_u8PIN4, DIO_u8OUTPUT);
    4054:	81 e0       	ldi	r24, 0x01	; 1
    4056:	64 e0       	ldi	r22, 0x04	; 4
    4058:	41 e0       	ldi	r20, 0x01	; 1
    405a:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>

    DIO_enuSetPinValue(DIO_u8PortB, DIO_u8PIN3, DIO_u8LOW);
    405e:	81 e0       	ldi	r24, 0x01	; 1
    4060:	63 e0       	ldi	r22, 0x03	; 3
    4062:	40 e0       	ldi	r20, 0x00	; 0
    4064:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
    DIO_enuSetPinValue(DIO_u8PortB, DIO_u8PIN4, DIO_u8LOW);
    4068:	81 e0       	ldi	r24, 0x01	; 1
    406a:	64 e0       	ldi	r22, 0x04	; 4
    406c:	40 e0       	ldi	r20, 0x00	; 0
    406e:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>


    DIO_enuSetPinDirection(DIO_u8PortB, DIO_u8PIN2, DIO_u8OUTPUT);
    4072:	81 e0       	ldi	r24, 0x01	; 1
    4074:	62 e0       	ldi	r22, 0x02	; 2
    4076:	41 e0       	ldi	r20, 0x01	; 1
    4078:	0e 94 69 14 	call	0x28d2	; 0x28d2 <DIO_enuSetPinDirection>
    DIO_enuSetPinValue(DIO_u8PortB, DIO_u8PIN2, DIO_u8LOW);
    407c:	81 e0       	ldi	r24, 0x01	; 1
    407e:	62 e0       	ldi	r22, 0x02	; 2
    4080:	40 e0       	ldi	r20, 0x00	; 0
    4082:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>

    EEPROM_Format(&EEPROM_MAIN);
    4086:	ce 01       	movw	r24, r28
    4088:	0f 96       	adiw	r24, 0x0f	; 15
    408a:	0e 94 78 1f 	call	0x3ef0	; 0x3ef0 <EEPROM_Format>

    while (1) {
        UART_enuRecieveChar(Rx_Buffer);
    408e:	83 ea       	ldi	r24, 0xA3	; 163
    4090:	91 e0       	ldi	r25, 0x01	; 1
    4092:	0e 94 c8 07 	call	0xf90	; 0xf90 <UART_enuRecieveChar>


    	switch(Rx_Buffer[0]){
    4096:	80 91 a3 01 	lds	r24, 0x01A3
    409a:	28 2f       	mov	r18, r24
    409c:	30 e0       	ldi	r19, 0x00	; 0
    409e:	3b 8b       	std	Y+19, r19	; 0x13
    40a0:	2a 8b       	std	Y+18, r18	; 0x12
    40a2:	8a 89       	ldd	r24, Y+18	; 0x12
    40a4:	9b 89       	ldd	r25, Y+19	; 0x13
    40a6:	8c 34       	cpi	r24, 0x4C	; 76
    40a8:	91 05       	cpc	r25, r1
    40aa:	09 f4       	brne	.+2      	; 0x40ae <main+0x94>
    40ac:	59 c0       	rjmp	.+178    	; 0x4160 <main+0x146>
    40ae:	2a 89       	ldd	r18, Y+18	; 0x12
    40b0:	3b 89       	ldd	r19, Y+19	; 0x13
    40b2:	2d 34       	cpi	r18, 0x4D	; 77
    40b4:	31 05       	cpc	r19, r1
    40b6:	5c f4       	brge	.+22     	; 0x40ce <main+0xb4>
    40b8:	8a 89       	ldd	r24, Y+18	; 0x12
    40ba:	9b 89       	ldd	r25, Y+19	; 0x13
    40bc:	83 34       	cpi	r24, 0x43	; 67
    40be:	91 05       	cpc	r25, r1
    40c0:	51 f1       	breq	.+84     	; 0x4116 <main+0xfc>
    40c2:	2a 89       	ldd	r18, Y+18	; 0x12
    40c4:	3b 89       	ldd	r19, Y+19	; 0x13
    40c6:	28 34       	cpi	r18, 0x48	; 72
    40c8:	31 05       	cpc	r19, r1
    40ca:	d9 f1       	breq	.+118    	; 0x4142 <main+0x128>
    40cc:	e0 cf       	rjmp	.-64     	; 0x408e <main+0x74>
    40ce:	8a 89       	ldd	r24, Y+18	; 0x12
    40d0:	9b 89       	ldd	r25, Y+19	; 0x13
    40d2:	83 35       	cpi	r24, 0x53	; 83
    40d4:	91 05       	cpc	r25, r1
    40d6:	69 f0       	breq	.+26     	; 0x40f2 <main+0xd8>
    40d8:	2a 89       	ldd	r18, Y+18	; 0x12
    40da:	3b 89       	ldd	r19, Y+19	; 0x13
    40dc:	28 35       	cpi	r18, 0x58	; 88
    40de:	31 05       	cpc	r19, r1
    40e0:	09 f4       	brne	.+2      	; 0x40e4 <main+0xca>
    40e2:	32 c1       	rjmp	.+612    	; 0x4348 <main+0x32e>
    40e4:	8a 89       	ldd	r24, Y+18	; 0x12
    40e6:	9b 89       	ldd	r25, Y+19	; 0x13
    40e8:	82 35       	cpi	r24, 0x52	; 82
    40ea:	91 05       	cpc	r25, r1
    40ec:	09 f4       	brne	.+2      	; 0x40f0 <main+0xd6>
    40ee:	f3 c0       	rjmp	.+486    	; 0x42d6 <main+0x2bc>
    40f0:	ce cf       	rjmp	.-100    	; 0x408e <main+0x74>
             * 		No:	 sends -> 'N'	(then HMI should create password	'C')
             *
             * */


                if( EEPROM_SearchForFlag(EEPROM_MAIN, 'X', 0x00, 5) ){
    40f2:	6f 85       	ldd	r22, Y+15	; 0x0f
    40f4:	78 89       	ldd	r23, Y+16	; 0x10
    40f6:	89 89       	ldd	r24, Y+17	; 0x11
    40f8:	48 e5       	ldi	r20, 0x58	; 88
    40fa:	20 e0       	ldi	r18, 0x00	; 0
    40fc:	05 e0       	ldi	r16, 0x05	; 5
    40fe:	0e 94 4c 1f 	call	0x3e98	; 0x3e98 <EEPROM_SearchForFlag>
    4102:	88 23       	and	r24, r24
    4104:	21 f0       	breq	.+8      	; 0x410e <main+0xf4>
                	//EEPROM is not EMPTY
                	UART_enuSendChar('E');
    4106:	85 e4       	ldi	r24, 0x45	; 69
    4108:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
    410c:	c0 cf       	rjmp	.-128    	; 0x408e <main+0x74>

                }else{

                	UART_enuSendChar('N');
    410e:	8e e4       	ldi	r24, 0x4E	; 78
    4110:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
    4114:	bc cf       	rjmp	.-136    	; 0x408e <main+0x74>
                }


            break;
    		case 'C':
    			UART_enuRecieveString(Rx_Buffer);
    4116:	83 ea       	ldi	r24, 0xA3	; 163
    4118:	91 e0       	ldi	r25, 0x01	; 1
    411a:	0e 94 ef 07 	call	0xfde	; 0xfde <UART_enuRecieveString>


    			EEPROM_WriteDataSequence(&EEPROM_MAIN, Rx_Buffer, 5, 'X', 0x00);
    411e:	ce 01       	movw	r24, r28
    4120:	0f 96       	adiw	r24, 0x0f	; 15
    4122:	23 ea       	ldi	r18, 0xA3	; 163
    4124:	31 e0       	ldi	r19, 0x01	; 1
    4126:	b9 01       	movw	r22, r18
    4128:	45 e0       	ldi	r20, 0x05	; 5
    412a:	28 e5       	ldi	r18, 0x58	; 88
    412c:	00 e0       	ldi	r16, 0x00	; 0
    412e:	0e 94 04 1f 	call	0x3e08	; 0x3e08 <EEPROM_WriteDataSequence>

    			LCD_u8SendString("created");
    4132:	80 e6       	ldi	r24, 0x60	; 96
    4134:	90 e0       	ldi	r25, 0x00	; 0
    4136:	0e 94 31 1c 	call	0x3862	; 0x3862 <LCD_u8SendString>
            	UART_enuSendChar('L');
    413a:	8c e4       	ldi	r24, 0x4C	; 76
    413c:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
    4140:	a6 cf       	rjmp	.-180    	; 0x408e <main+0x74>

            break;

    		case 'H':
    			UART_enuRecieveString(Rx_Buffer);
    4142:	83 ea       	ldi	r24, 0xA3	; 163
    4144:	91 e0       	ldi	r25, 0x01	; 1
    4146:	0e 94 ef 07 	call	0xfde	; 0xfde <UART_enuRecieveString>
    			EEPROM_WriteDataSequence(&EEPROM_MAIN, Rx_Buffer, 5, 'X', 0x00);
    414a:	ce 01       	movw	r24, r28
    414c:	0f 96       	adiw	r24, 0x0f	; 15
    414e:	23 ea       	ldi	r18, 0xA3	; 163
    4150:	31 e0       	ldi	r19, 0x01	; 1
    4152:	b9 01       	movw	r22, r18
    4154:	45 e0       	ldi	r20, 0x05	; 5
    4156:	28 e5       	ldi	r18, 0x58	; 88
    4158:	00 e0       	ldi	r16, 0x00	; 0
    415a:	0e 94 04 1f 	call	0x3e08	; 0x3e08 <EEPROM_WriteDataSequence>
    415e:	97 cf       	rjmp	.-210    	; 0x408e <main+0x74>

            break;
    		case 'L':
    			UART_enuRecieveString(Rx_Buffer);
    4160:	83 ea       	ldi	r24, 0xA3	; 163
    4162:	91 e0       	ldi	r25, 0x01	; 1
    4164:	0e 94 ef 07 	call	0xfde	; 0xfde <UART_enuRecieveString>

    			// debug
    			LCD_u8SendString(Rx_Buffer);
    4168:	83 ea       	ldi	r24, 0xA3	; 163
    416a:	91 e0       	ldi	r25, 0x01	; 1
    416c:	0e 94 31 1c 	call	0x3862	; 0x3862 <LCD_u8SendString>

				if(System_PasswordChecker(EEPROM_MAIN, 0x00, 'X', Rx_Buffer, 5) && u8NO_LoginAtempts != 0){
    4170:	e3 ea       	ldi	r30, 0xA3	; 163
    4172:	f1 e0       	ldi	r31, 0x01	; 1
    4174:	6f 85       	ldd	r22, Y+15	; 0x0f
    4176:	78 89       	ldd	r23, Y+16	; 0x10
    4178:	89 89       	ldd	r24, Y+17	; 0x11
    417a:	40 e0       	ldi	r20, 0x00	; 0
    417c:	28 e5       	ldi	r18, 0x58	; 88
    417e:	8f 01       	movw	r16, r30
    4180:	0f 2e       	mov	r0, r31
    4182:	f5 e0       	ldi	r31, 0x05	; 5
    4184:	ef 2e       	mov	r14, r31
    4186:	f0 2d       	mov	r31, r0
    4188:	0e 94 a8 21 	call	0x4350	; 0x4350 <System_PasswordChecker>
    418c:	88 23       	and	r24, r24
    418e:	41 f0       	breq	.+16     	; 0x41a0 <main+0x186>
    4190:	80 91 7d 01 	lds	r24, 0x017D
    4194:	88 23       	and	r24, r24
    4196:	21 f0       	breq	.+8      	; 0x41a0 <main+0x186>
					///! system has Logged in		(R- Right)

					UART_enuSendChar('R');
    4198:	82 e5       	ldi	r24, 0x52	; 82
    419a:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
    419e:	77 cf       	rjmp	.-274    	; 0x408e <main+0x74>



				}else if(u8NO_LoginAtempts == 0){
    41a0:	80 91 7d 01 	lds	r24, 0x017D
    41a4:	88 23       	and	r24, r24
    41a6:	09 f0       	breq	.+2      	; 0x41aa <main+0x190>
    41a8:	8d c0       	rjmp	.+282    	; 0x42c4 <main+0x2aa>
					//! alarm and system Locked
					LCD_enuClearDisplay();
    41aa:	81 e0       	ldi	r24, 0x01	; 1
    41ac:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>
					LCD_u8SendString("LOCKED");
    41b0:	88 e6       	ldi	r24, 0x68	; 104
    41b2:	90 e0       	ldi	r25, 0x00	; 0
    41b4:	0e 94 31 1c 	call	0x3862	; 0x3862 <LCD_u8SendString>
				    DIO_enuSetPinValue(DIO_u8PortB, DIO_u8PIN2, DIO_u8HIGH);
    41b8:	81 e0       	ldi	r24, 0x01	; 1
    41ba:	62 e0       	ldi	r22, 0x02	; 2
    41bc:	41 e0       	ldi	r20, 0x01	; 1
    41be:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
    41c2:	80 e0       	ldi	r24, 0x00	; 0
    41c4:	90 e0       	ldi	r25, 0x00	; 0
    41c6:	aa e7       	ldi	r26, 0x7A	; 122
    41c8:	b5 e4       	ldi	r27, 0x45	; 69
    41ca:	8b 87       	std	Y+11, r24	; 0x0b
    41cc:	9c 87       	std	Y+12, r25	; 0x0c
    41ce:	ad 87       	std	Y+13, r26	; 0x0d
    41d0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    41d2:	6b 85       	ldd	r22, Y+11	; 0x0b
    41d4:	7c 85       	ldd	r23, Y+12	; 0x0c
    41d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    41d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    41da:	20 e0       	ldi	r18, 0x00	; 0
    41dc:	30 e0       	ldi	r19, 0x00	; 0
    41de:	4a ef       	ldi	r20, 0xFA	; 250
    41e0:	54 e4       	ldi	r21, 0x44	; 68
    41e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41e6:	dc 01       	movw	r26, r24
    41e8:	cb 01       	movw	r24, r22
    41ea:	8f 83       	std	Y+7, r24	; 0x07
    41ec:	98 87       	std	Y+8, r25	; 0x08
    41ee:	a9 87       	std	Y+9, r26	; 0x09
    41f0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    41f2:	6f 81       	ldd	r22, Y+7	; 0x07
    41f4:	78 85       	ldd	r23, Y+8	; 0x08
    41f6:	89 85       	ldd	r24, Y+9	; 0x09
    41f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    41fa:	20 e0       	ldi	r18, 0x00	; 0
    41fc:	30 e0       	ldi	r19, 0x00	; 0
    41fe:	40 e8       	ldi	r20, 0x80	; 128
    4200:	5f e3       	ldi	r21, 0x3F	; 63
    4202:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4206:	88 23       	and	r24, r24
    4208:	2c f4       	brge	.+10     	; 0x4214 <main+0x1fa>
		__ticks = 1;
    420a:	81 e0       	ldi	r24, 0x01	; 1
    420c:	90 e0       	ldi	r25, 0x00	; 0
    420e:	9e 83       	std	Y+6, r25	; 0x06
    4210:	8d 83       	std	Y+5, r24	; 0x05
    4212:	3f c0       	rjmp	.+126    	; 0x4292 <main+0x278>
	else if (__tmp > 65535)
    4214:	6f 81       	ldd	r22, Y+7	; 0x07
    4216:	78 85       	ldd	r23, Y+8	; 0x08
    4218:	89 85       	ldd	r24, Y+9	; 0x09
    421a:	9a 85       	ldd	r25, Y+10	; 0x0a
    421c:	20 e0       	ldi	r18, 0x00	; 0
    421e:	3f ef       	ldi	r19, 0xFF	; 255
    4220:	4f e7       	ldi	r20, 0x7F	; 127
    4222:	57 e4       	ldi	r21, 0x47	; 71
    4224:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4228:	18 16       	cp	r1, r24
    422a:	4c f5       	brge	.+82     	; 0x427e <main+0x264>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    422c:	6b 85       	ldd	r22, Y+11	; 0x0b
    422e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4230:	8d 85       	ldd	r24, Y+13	; 0x0d
    4232:	9e 85       	ldd	r25, Y+14	; 0x0e
    4234:	20 e0       	ldi	r18, 0x00	; 0
    4236:	30 e0       	ldi	r19, 0x00	; 0
    4238:	40 e2       	ldi	r20, 0x20	; 32
    423a:	51 e4       	ldi	r21, 0x41	; 65
    423c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4240:	dc 01       	movw	r26, r24
    4242:	cb 01       	movw	r24, r22
    4244:	bc 01       	movw	r22, r24
    4246:	cd 01       	movw	r24, r26
    4248:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    424c:	dc 01       	movw	r26, r24
    424e:	cb 01       	movw	r24, r22
    4250:	9e 83       	std	Y+6, r25	; 0x06
    4252:	8d 83       	std	Y+5, r24	; 0x05
    4254:	0f c0       	rjmp	.+30     	; 0x4274 <main+0x25a>
    4256:	88 ec       	ldi	r24, 0xC8	; 200
    4258:	90 e0       	ldi	r25, 0x00	; 0
    425a:	9c 83       	std	Y+4, r25	; 0x04
    425c:	8b 83       	std	Y+3, r24	; 0x03
    425e:	8b 81       	ldd	r24, Y+3	; 0x03
    4260:	9c 81       	ldd	r25, Y+4	; 0x04
    4262:	01 97       	sbiw	r24, 0x01	; 1
    4264:	f1 f7       	brne	.-4      	; 0x4262 <main+0x248>
    4266:	9c 83       	std	Y+4, r25	; 0x04
    4268:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    426a:	8d 81       	ldd	r24, Y+5	; 0x05
    426c:	9e 81       	ldd	r25, Y+6	; 0x06
    426e:	01 97       	sbiw	r24, 0x01	; 1
    4270:	9e 83       	std	Y+6, r25	; 0x06
    4272:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4274:	8d 81       	ldd	r24, Y+5	; 0x05
    4276:	9e 81       	ldd	r25, Y+6	; 0x06
    4278:	00 97       	sbiw	r24, 0x00	; 0
    427a:	69 f7       	brne	.-38     	; 0x4256 <main+0x23c>
    427c:	14 c0       	rjmp	.+40     	; 0x42a6 <main+0x28c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    427e:	6f 81       	ldd	r22, Y+7	; 0x07
    4280:	78 85       	ldd	r23, Y+8	; 0x08
    4282:	89 85       	ldd	r24, Y+9	; 0x09
    4284:	9a 85       	ldd	r25, Y+10	; 0x0a
    4286:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    428a:	dc 01       	movw	r26, r24
    428c:	cb 01       	movw	r24, r22
    428e:	9e 83       	std	Y+6, r25	; 0x06
    4290:	8d 83       	std	Y+5, r24	; 0x05
    4292:	8d 81       	ldd	r24, Y+5	; 0x05
    4294:	9e 81       	ldd	r25, Y+6	; 0x06
    4296:	9a 83       	std	Y+2, r25	; 0x02
    4298:	89 83       	std	Y+1, r24	; 0x01
    429a:	89 81       	ldd	r24, Y+1	; 0x01
    429c:	9a 81       	ldd	r25, Y+2	; 0x02
    429e:	01 97       	sbiw	r24, 0x01	; 1
    42a0:	f1 f7       	brne	.-4      	; 0x429e <main+0x284>
    42a2:	9a 83       	std	Y+2, r25	; 0x02
    42a4:	89 83       	std	Y+1, r24	; 0x01

					_delay_ms(4000);
				    DIO_enuSetPinValue(DIO_u8PortB, DIO_u8PIN2, DIO_u8LOW);
    42a6:	81 e0       	ldi	r24, 0x01	; 1
    42a8:	62 e0       	ldi	r22, 0x02	; 2
    42aa:	40 e0       	ldi	r20, 0x00	; 0
    42ac:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>

					LCD_enuClearDisplay();
    42b0:	81 e0       	ldi	r24, 0x01	; 1
    42b2:	0e 94 15 1c 	call	0x382a	; 0x382a <LCD_enuSendCommand>

					UART_enuSendChar('L');
    42b6:	8c e4       	ldi	r24, 0x4C	; 76
    42b8:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
					u8NO_LoginAtempts = 3;
    42bc:	83 e0       	ldi	r24, 0x03	; 3
    42be:	80 93 7d 01 	sts	0x017D, r24
    42c2:	e5 ce       	rjmp	.-566    	; 0x408e <main+0x74>
				}else{
					// (W - Wrong)
					UART_enuSendChar('W');
    42c4:	87 e5       	ldi	r24, 0x57	; 87
    42c6:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
					u8NO_LoginAtempts--;
    42ca:	80 91 7d 01 	lds	r24, 0x017D
    42ce:	81 50       	subi	r24, 0x01	; 1
    42d0:	80 93 7d 01 	sts	0x017D, r24
    42d4:	dc ce       	rjmp	.-584    	; 0x408e <main+0x74>
				}


    		break;
    		case 'R':
    			UART_enuRecieveString(Rx_Buffer);
    42d6:	83 ea       	ldi	r24, 0xA3	; 163
    42d8:	91 e0       	ldi	r25, 0x01	; 1
    42da:	0e 94 ef 07 	call	0xfde	; 0xfde <UART_enuRecieveString>

    			LCD_u8SendString((char*)Rx_Buffer);
    42de:	83 ea       	ldi	r24, 0xA3	; 163
    42e0:	91 e0       	ldi	r25, 0x01	; 1
    42e2:	0e 94 31 1c 	call	0x3862	; 0x3862 <LCD_u8SendString>

    			if(Rx_Buffer[0] == '0' && Rx_Buffer[1] == '0'){
    42e6:	80 91 a3 01 	lds	r24, 0x01A3
    42ea:	80 33       	cpi	r24, 0x30	; 48
    42ec:	41 f4       	brne	.+16     	; 0x42fe <main+0x2e4>
    42ee:	80 91 a4 01 	lds	r24, 0x01A4
    42f2:	80 33       	cpi	r24, 0x30	; 48
    42f4:	21 f4       	brne	.+8      	; 0x42fe <main+0x2e4>
    				UART_enuSendChar('X');
    42f6:	88 e5       	ldi	r24, 0x58	; 88
    42f8:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
    42fc:	c8 ce       	rjmp	.-624    	; 0x408e <main+0x74>

    			}else if(Rx_Buffer[0] == '1'){
    42fe:	80 91 a3 01 	lds	r24, 0x01A3
    4302:	81 33       	cpi	r24, 0x31	; 49
    4304:	71 f4       	brne	.+28     	; 0x4322 <main+0x308>
    				// ON
    				DIO_enuSetPinValue(DIO_u8PortB, DIO_u8PIN3, DIO_u8HIGH);
    4306:	81 e0       	ldi	r24, 0x01	; 1
    4308:	63 e0       	ldi	r22, 0x03	; 3
    430a:	41 e0       	ldi	r20, 0x01	; 1
    430c:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
    				DIO_enuSetPinValue(DIO_u8PortB, DIO_u8PIN4, DIO_u8LOW);
    4310:	81 e0       	ldi	r24, 0x01	; 1
    4312:	64 e0       	ldi	r22, 0x04	; 4
    4314:	40 e0       	ldi	r20, 0x00	; 0
    4316:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>

    		    	// TELL the HMI, data is received and i handle it you can send again
    				UART_enuSendChar('R');
    431a:	82 e5       	ldi	r24, 0x52	; 82
    431c:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
    4320:	b6 ce       	rjmp	.-660    	; 0x408e <main+0x74>

    			}else if(Rx_Buffer[0] == '0'){
    4322:	80 91 a3 01 	lds	r24, 0x01A3
    4326:	80 33       	cpi	r24, 0x30	; 48
    4328:	09 f0       	breq	.+2      	; 0x432c <main+0x312>
    432a:	b1 ce       	rjmp	.-670    	; 0x408e <main+0x74>
    				//OFF
    				DIO_enuSetPinValue(DIO_u8PortB, DIO_u8PIN3, DIO_u8LOW);
    432c:	81 e0       	ldi	r24, 0x01	; 1
    432e:	63 e0       	ldi	r22, 0x03	; 3
    4330:	40 e0       	ldi	r20, 0x00	; 0
    4332:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>
    				DIO_enuSetPinValue(DIO_u8PortB, DIO_u8PIN4, DIO_u8HIGH);
    4336:	81 e0       	ldi	r24, 0x01	; 1
    4338:	64 e0       	ldi	r22, 0x04	; 4
    433a:	41 e0       	ldi	r20, 0x01	; 1
    433c:	0e 94 65 15 	call	0x2aca	; 0x2aca <DIO_enuSetPinValue>

    				// TELL the HMI, data is received and i handle it you can send again
    				UART_enuSendChar('R');
    4340:	82 e5       	ldi	r24, 0x52	; 82
    4342:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
    4346:	a3 ce       	rjmp	.-698    	; 0x408e <main+0x74>
    			}


    		break;
    		case 'X':
    			UART_enuSendChar('L');
    4348:	8c e4       	ldi	r24, 0x4C	; 76
    434a:	0e 94 7b 07 	call	0xef6	; 0xef6 <UART_enuSendChar>
    434e:	9f ce       	rjmp	.-706    	; 0x408e <main+0x74>

00004350 <System_PasswordChecker>:
    }

    return 0;
}

uint8_t System_PasswordChecker(EEPROM_Input_t eepromInstance, uint8_t startAddress, uint8_t flag, uint8_t* pu8dataBuffer, uint8_t dataLength) {
    4350:	ef 92       	push	r14
    4352:	0f 93       	push	r16
    4354:	1f 93       	push	r17
    4356:	df 93       	push	r29
    4358:	cf 93       	push	r28
    435a:	cd b7       	in	r28, 0x3d	; 61
    435c:	de b7       	in	r29, 0x3e	; 62
    435e:	2a 97       	sbiw	r28, 0x0a	; 10
    4360:	0f b6       	in	r0, 0x3f	; 63
    4362:	f8 94       	cli
    4364:	de bf       	out	0x3e, r29	; 62
    4366:	0f be       	out	0x3f, r0	; 63
    4368:	cd bf       	out	0x3d, r28	; 61
    436a:	6a 83       	std	Y+2, r22	; 0x02
    436c:	7b 83       	std	Y+3, r23	; 0x03
    436e:	8c 83       	std	Y+4, r24	; 0x04
    4370:	4d 83       	std	Y+5, r20	; 0x05
    4372:	2e 83       	std	Y+6, r18	; 0x06
    4374:	18 87       	std	Y+8, r17	; 0x08
    4376:	0f 83       	std	Y+7, r16	; 0x07
    4378:	e9 86       	std	Y+9, r14	; 0x09
    eepromInstance.address = startAddress;
    437a:	8d 81       	ldd	r24, Y+5	; 0x05
    437c:	8a 83       	std	Y+2, r24	; 0x02

    for (uint8_t Local_u8Index = 0; Local_u8Index < dataLength; Local_u8Index++) {
    437e:	19 82       	std	Y+1, r1	; 0x01
    4380:	18 c0       	rjmp	.+48     	; 0x43b2 <System_PasswordChecker+0x62>

    	EEPROM_enuReadData(&eepromInstance);
    4382:	ce 01       	movw	r24, r28
    4384:	02 96       	adiw	r24, 0x02	; 2
    4386:	0e 94 b6 1e 	call	0x3d6c	; 0x3d6c <EEPROM_enuReadData>

        if (eepromInstance.data != pu8dataBuffer[Local_u8Index]) {
    438a:	4b 81       	ldd	r20, Y+3	; 0x03
    438c:	89 81       	ldd	r24, Y+1	; 0x01
    438e:	28 2f       	mov	r18, r24
    4390:	30 e0       	ldi	r19, 0x00	; 0
    4392:	8f 81       	ldd	r24, Y+7	; 0x07
    4394:	98 85       	ldd	r25, Y+8	; 0x08
    4396:	fc 01       	movw	r30, r24
    4398:	e2 0f       	add	r30, r18
    439a:	f3 1f       	adc	r31, r19
    439c:	80 81       	ld	r24, Z
    439e:	48 17       	cp	r20, r24
    43a0:	11 f0       	breq	.+4      	; 0x43a6 <System_PasswordChecker+0x56>
            return 0;  // Password mismatch
    43a2:	1a 86       	std	Y+10, r1	; 0x0a
    43a4:	0c c0       	rjmp	.+24     	; 0x43be <System_PasswordChecker+0x6e>
        }

        (eepromInstance.address)++;
    43a6:	8a 81       	ldd	r24, Y+2	; 0x02
    43a8:	8f 5f       	subi	r24, 0xFF	; 255
    43aa:	8a 83       	std	Y+2, r24	; 0x02
}

uint8_t System_PasswordChecker(EEPROM_Input_t eepromInstance, uint8_t startAddress, uint8_t flag, uint8_t* pu8dataBuffer, uint8_t dataLength) {
    eepromInstance.address = startAddress;

    for (uint8_t Local_u8Index = 0; Local_u8Index < dataLength; Local_u8Index++) {
    43ac:	89 81       	ldd	r24, Y+1	; 0x01
    43ae:	8f 5f       	subi	r24, 0xFF	; 255
    43b0:	89 83       	std	Y+1, r24	; 0x01
    43b2:	99 81       	ldd	r25, Y+1	; 0x01
    43b4:	89 85       	ldd	r24, Y+9	; 0x09
    43b6:	98 17       	cp	r25, r24
    43b8:	20 f3       	brcs	.-56     	; 0x4382 <System_PasswordChecker+0x32>
        }

        (eepromInstance.address)++;
    }

    return 1;  // Password match
    43ba:	81 e0       	ldi	r24, 0x01	; 1
    43bc:	8a 87       	std	Y+10, r24	; 0x0a
    43be:	8a 85       	ldd	r24, Y+10	; 0x0a
}
    43c0:	2a 96       	adiw	r28, 0x0a	; 10
    43c2:	0f b6       	in	r0, 0x3f	; 63
    43c4:	f8 94       	cli
    43c6:	de bf       	out	0x3e, r29	; 62
    43c8:	0f be       	out	0x3f, r0	; 63
    43ca:	cd bf       	out	0x3d, r28	; 61
    43cc:	cf 91       	pop	r28
    43ce:	df 91       	pop	r29
    43d0:	1f 91       	pop	r17
    43d2:	0f 91       	pop	r16
    43d4:	ef 90       	pop	r14
    43d6:	08 95       	ret

000043d8 <__mulsi3>:
    43d8:	62 9f       	mul	r22, r18
    43da:	d0 01       	movw	r26, r0
    43dc:	73 9f       	mul	r23, r19
    43de:	f0 01       	movw	r30, r0
    43e0:	82 9f       	mul	r24, r18
    43e2:	e0 0d       	add	r30, r0
    43e4:	f1 1d       	adc	r31, r1
    43e6:	64 9f       	mul	r22, r20
    43e8:	e0 0d       	add	r30, r0
    43ea:	f1 1d       	adc	r31, r1
    43ec:	92 9f       	mul	r25, r18
    43ee:	f0 0d       	add	r31, r0
    43f0:	83 9f       	mul	r24, r19
    43f2:	f0 0d       	add	r31, r0
    43f4:	74 9f       	mul	r23, r20
    43f6:	f0 0d       	add	r31, r0
    43f8:	65 9f       	mul	r22, r21
    43fa:	f0 0d       	add	r31, r0
    43fc:	99 27       	eor	r25, r25
    43fe:	72 9f       	mul	r23, r18
    4400:	b0 0d       	add	r27, r0
    4402:	e1 1d       	adc	r30, r1
    4404:	f9 1f       	adc	r31, r25
    4406:	63 9f       	mul	r22, r19
    4408:	b0 0d       	add	r27, r0
    440a:	e1 1d       	adc	r30, r1
    440c:	f9 1f       	adc	r31, r25
    440e:	bd 01       	movw	r22, r26
    4410:	cf 01       	movw	r24, r30
    4412:	11 24       	eor	r1, r1
    4414:	08 95       	ret

00004416 <__udivmodhi4>:
    4416:	aa 1b       	sub	r26, r26
    4418:	bb 1b       	sub	r27, r27
    441a:	51 e1       	ldi	r21, 0x11	; 17
    441c:	07 c0       	rjmp	.+14     	; 0x442c <__udivmodhi4_ep>

0000441e <__udivmodhi4_loop>:
    441e:	aa 1f       	adc	r26, r26
    4420:	bb 1f       	adc	r27, r27
    4422:	a6 17       	cp	r26, r22
    4424:	b7 07       	cpc	r27, r23
    4426:	10 f0       	brcs	.+4      	; 0x442c <__udivmodhi4_ep>
    4428:	a6 1b       	sub	r26, r22
    442a:	b7 0b       	sbc	r27, r23

0000442c <__udivmodhi4_ep>:
    442c:	88 1f       	adc	r24, r24
    442e:	99 1f       	adc	r25, r25
    4430:	5a 95       	dec	r21
    4432:	a9 f7       	brne	.-22     	; 0x441e <__udivmodhi4_loop>
    4434:	80 95       	com	r24
    4436:	90 95       	com	r25
    4438:	bc 01       	movw	r22, r24
    443a:	cd 01       	movw	r24, r26
    443c:	08 95       	ret

0000443e <__udivmodsi4>:
    443e:	a1 e2       	ldi	r26, 0x21	; 33
    4440:	1a 2e       	mov	r1, r26
    4442:	aa 1b       	sub	r26, r26
    4444:	bb 1b       	sub	r27, r27
    4446:	fd 01       	movw	r30, r26
    4448:	0d c0       	rjmp	.+26     	; 0x4464 <__udivmodsi4_ep>

0000444a <__udivmodsi4_loop>:
    444a:	aa 1f       	adc	r26, r26
    444c:	bb 1f       	adc	r27, r27
    444e:	ee 1f       	adc	r30, r30
    4450:	ff 1f       	adc	r31, r31
    4452:	a2 17       	cp	r26, r18
    4454:	b3 07       	cpc	r27, r19
    4456:	e4 07       	cpc	r30, r20
    4458:	f5 07       	cpc	r31, r21
    445a:	20 f0       	brcs	.+8      	; 0x4464 <__udivmodsi4_ep>
    445c:	a2 1b       	sub	r26, r18
    445e:	b3 0b       	sbc	r27, r19
    4460:	e4 0b       	sbc	r30, r20
    4462:	f5 0b       	sbc	r31, r21

00004464 <__udivmodsi4_ep>:
    4464:	66 1f       	adc	r22, r22
    4466:	77 1f       	adc	r23, r23
    4468:	88 1f       	adc	r24, r24
    446a:	99 1f       	adc	r25, r25
    446c:	1a 94       	dec	r1
    446e:	69 f7       	brne	.-38     	; 0x444a <__udivmodsi4_loop>
    4470:	60 95       	com	r22
    4472:	70 95       	com	r23
    4474:	80 95       	com	r24
    4476:	90 95       	com	r25
    4478:	9b 01       	movw	r18, r22
    447a:	ac 01       	movw	r20, r24
    447c:	bd 01       	movw	r22, r26
    447e:	cf 01       	movw	r24, r30
    4480:	08 95       	ret

00004482 <__divmodsi4>:
    4482:	97 fb       	bst	r25, 7
    4484:	09 2e       	mov	r0, r25
    4486:	05 26       	eor	r0, r21
    4488:	0e d0       	rcall	.+28     	; 0x44a6 <__divmodsi4_neg1>
    448a:	57 fd       	sbrc	r21, 7
    448c:	04 d0       	rcall	.+8      	; 0x4496 <__divmodsi4_neg2>
    448e:	d7 df       	rcall	.-82     	; 0x443e <__udivmodsi4>
    4490:	0a d0       	rcall	.+20     	; 0x44a6 <__divmodsi4_neg1>
    4492:	00 1c       	adc	r0, r0
    4494:	38 f4       	brcc	.+14     	; 0x44a4 <__divmodsi4_exit>

00004496 <__divmodsi4_neg2>:
    4496:	50 95       	com	r21
    4498:	40 95       	com	r20
    449a:	30 95       	com	r19
    449c:	21 95       	neg	r18
    449e:	3f 4f       	sbci	r19, 0xFF	; 255
    44a0:	4f 4f       	sbci	r20, 0xFF	; 255
    44a2:	5f 4f       	sbci	r21, 0xFF	; 255

000044a4 <__divmodsi4_exit>:
    44a4:	08 95       	ret

000044a6 <__divmodsi4_neg1>:
    44a6:	f6 f7       	brtc	.-4      	; 0x44a4 <__divmodsi4_exit>
    44a8:	90 95       	com	r25
    44aa:	80 95       	com	r24
    44ac:	70 95       	com	r23
    44ae:	61 95       	neg	r22
    44b0:	7f 4f       	sbci	r23, 0xFF	; 255
    44b2:	8f 4f       	sbci	r24, 0xFF	; 255
    44b4:	9f 4f       	sbci	r25, 0xFF	; 255
    44b6:	08 95       	ret

000044b8 <__prologue_saves__>:
    44b8:	2f 92       	push	r2
    44ba:	3f 92       	push	r3
    44bc:	4f 92       	push	r4
    44be:	5f 92       	push	r5
    44c0:	6f 92       	push	r6
    44c2:	7f 92       	push	r7
    44c4:	8f 92       	push	r8
    44c6:	9f 92       	push	r9
    44c8:	af 92       	push	r10
    44ca:	bf 92       	push	r11
    44cc:	cf 92       	push	r12
    44ce:	df 92       	push	r13
    44d0:	ef 92       	push	r14
    44d2:	ff 92       	push	r15
    44d4:	0f 93       	push	r16
    44d6:	1f 93       	push	r17
    44d8:	cf 93       	push	r28
    44da:	df 93       	push	r29
    44dc:	cd b7       	in	r28, 0x3d	; 61
    44de:	de b7       	in	r29, 0x3e	; 62
    44e0:	ca 1b       	sub	r28, r26
    44e2:	db 0b       	sbc	r29, r27
    44e4:	0f b6       	in	r0, 0x3f	; 63
    44e6:	f8 94       	cli
    44e8:	de bf       	out	0x3e, r29	; 62
    44ea:	0f be       	out	0x3f, r0	; 63
    44ec:	cd bf       	out	0x3d, r28	; 61
    44ee:	09 94       	ijmp

000044f0 <__epilogue_restores__>:
    44f0:	2a 88       	ldd	r2, Y+18	; 0x12
    44f2:	39 88       	ldd	r3, Y+17	; 0x11
    44f4:	48 88       	ldd	r4, Y+16	; 0x10
    44f6:	5f 84       	ldd	r5, Y+15	; 0x0f
    44f8:	6e 84       	ldd	r6, Y+14	; 0x0e
    44fa:	7d 84       	ldd	r7, Y+13	; 0x0d
    44fc:	8c 84       	ldd	r8, Y+12	; 0x0c
    44fe:	9b 84       	ldd	r9, Y+11	; 0x0b
    4500:	aa 84       	ldd	r10, Y+10	; 0x0a
    4502:	b9 84       	ldd	r11, Y+9	; 0x09
    4504:	c8 84       	ldd	r12, Y+8	; 0x08
    4506:	df 80       	ldd	r13, Y+7	; 0x07
    4508:	ee 80       	ldd	r14, Y+6	; 0x06
    450a:	fd 80       	ldd	r15, Y+5	; 0x05
    450c:	0c 81       	ldd	r16, Y+4	; 0x04
    450e:	1b 81       	ldd	r17, Y+3	; 0x03
    4510:	aa 81       	ldd	r26, Y+2	; 0x02
    4512:	b9 81       	ldd	r27, Y+1	; 0x01
    4514:	ce 0f       	add	r28, r30
    4516:	d1 1d       	adc	r29, r1
    4518:	0f b6       	in	r0, 0x3f	; 63
    451a:	f8 94       	cli
    451c:	de bf       	out	0x3e, r29	; 62
    451e:	0f be       	out	0x3f, r0	; 63
    4520:	cd bf       	out	0x3d, r28	; 61
    4522:	ed 01       	movw	r28, r26
    4524:	08 95       	ret

00004526 <_exit>:
    4526:	f8 94       	cli

00004528 <__stop_program>:
    4528:	ff cf       	rjmp	.-2      	; 0x4528 <__stop_program>
