Analysis & Synthesis report for SDUP_PROJEKT
Tue Jun 21 20:49:48 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 18. Source assignments for pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 19. Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 20. Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 21. Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 24. Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 28. Source assignments for pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_8mg1:auto_generated
 29. Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux:cmd_demux
 30. Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 31. Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_demux:rsp_demux
 32. Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_demux:rsp_demux_001
 33. Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 34. Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 35. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Source assignments for altera_reset_controller:rst_controller_002
 40. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Source assignments for sld_signaltap:auto_signaltap_0
 43. Parameter Settings for User Entity Instance: AXI_FIFO:axi_fifo_0
 44. Parameter Settings for User Entity Instance: avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0
 45. Parameter Settings for User Entity Instance: pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo
 46. Parameter Settings for User Entity Instance: pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo
 47. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a
 48. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 49. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b
 50. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 52. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 53. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram
 54. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 56. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 57. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 58. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 59. Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy
 60. Parameter Settings for User Entity Instance: pd1_onchip_memory2_0:onchip_memory2_0
 61. Parameter Settings for User Entity Instance: pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 62. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 63. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 64. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 65. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator
 66. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 67. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 68. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 69. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 70. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 71. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent
 74. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 77. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 80. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router:router|pd1_mm_interconnect_0_router_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_001:router_001|pd1_mm_interconnect_0_router_001_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_002:router_002|pd1_mm_interconnect_0_router_002_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_003:router_003|pd1_mm_interconnect_0_router_003_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_004:router_004|pd1_mm_interconnect_0_router_004_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_005:router_005|pd1_mm_interconnect_0_router_005_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter
 89. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 90. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter
 91. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 92. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 93. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 94. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
 95. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 96. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 97. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 98. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 99. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
100. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter
101. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter
103. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter
105. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter
106. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
107. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
108. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
109. Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
110. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
111. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
112. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
113. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
114. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
115. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
116. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002
117. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
118. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
119. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
120. scfifo Parameter Settings by Entity Instance
121. altsyncram Parameter Settings by Entity Instance
122. Port Connectivity Checks: "altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
123. Port Connectivity Checks: "altera_reset_controller:rst_controller_002"
124. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
125. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
126. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
127. Port Connectivity Checks: "altera_reset_controller:rst_controller"
128. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter"
129. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter"
130. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter"
131. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
132. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter"
133. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
134. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
135. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
136. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_005:router_005|pd1_mm_interconnect_0_router_005_default_decode:the_default_decode"
137. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_004:router_004|pd1_mm_interconnect_0_router_004_default_decode:the_default_decode"
138. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_003:router_003|pd1_mm_interconnect_0_router_003_default_decode:the_default_decode"
139. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_002:router_002|pd1_mm_interconnect_0_router_002_default_decode:the_default_decode"
140. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_001:router_001|pd1_mm_interconnect_0_router_001_default_decode:the_default_decode"
141. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router:router|pd1_mm_interconnect_0_router_default_decode:the_default_decode"
142. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
143. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
144. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
145. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
146. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo"
147. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent"
148. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
149. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
150. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
151. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
152. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
153. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
154. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator"
155. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
156. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
157. Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
158. Port Connectivity Checks: "pd1_onchip_memory2_0:onchip_memory2_0"
159. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy"
160. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
161. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
162. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_pib:the_pd1_nios2_gen2_0_cpu_nios2_oci_pib"
163. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
164. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace|pd1_nios2_gen2_0_cpu_nios2_oci_td_mode:pd1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
165. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_itrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_itrace"
166. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk"
167. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_xbrk"
168. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug"
169. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci"
170. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_test_bench:the_pd1_nios2_gen2_0_cpu_test_bench"
171. Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0"
172. Port Connectivity Checks: "pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic"
173. Port Connectivity Checks: "pd1_jtag_uart_0:jtag_uart_0"
174. Port Connectivity Checks: "avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0"
175. Port Connectivity Checks: "AXI_FIFO:axi_fifo_0"
176. Signal Tap Logic Analyzer Settings
177. Post-Synthesis Netlist Statistics for Top Partition
178. Elapsed Time Per Partition
179. Connections to In-System Debugging Instance "auto_signaltap_0"
180. Analysis & Synthesis Messages
181. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 21 20:49:47 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; SDUP_PROJEKT                                ;
; Top-level Entity Name              ; pd1                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,891                                       ;
;     Total combinational functions  ; 2,600                                       ;
;     Dedicated logic registers      ; 2,769                                       ;
; Total registers                    ; 2769                                        ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 168,576                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; pd1                ; SDUP_PROJEKT       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                        ; Library     ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+
; AvalonST_AXI4Stream/avalon-axi4stream-interconnect.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/AvalonST_AXI4Stream/avalon-axi4stream-interconnect.sv                                   ;             ;
; pd1/synthesis/pd1.v                                                                     ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v                                                                     ; pd1         ;
; pd1/synthesis/submodules/altera_reset_controller.v                                      ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v                                      ; pd1         ;
; pd1/synthesis/submodules/altera_reset_synchronizer.v                                    ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_synchronizer.v                                    ; pd1         ;
; pd1/synthesis/submodules/pd1_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_irq_mapper.sv                                              ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v                                        ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v                  ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v                      ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; pd1         ;
; pd1/synthesis/submodules/altera_merlin_width_adapter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv                                 ; pd1         ;
; pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv                           ; pd1         ;
; pd1/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv                               ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv                             ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv                           ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv                               ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv                         ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv                             ; pd1         ;
; pd1/synthesis/submodules/altera_merlin_burst_adapter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter.sv                                 ; pd1         ;
; pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv                            ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv                            ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv                            ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv                            ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv                            ; pd1         ;
; pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv                                ; pd1         ;
; pd1/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; pd1         ;
; pd1/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; pd1         ;
; pd1/synthesis/submodules/altera_merlin_master_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_master_agent.sv                                  ; pd1         ;
; pd1/synthesis/submodules/altera_merlin_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_translator.sv                              ; pd1         ;
; pd1/synthesis/submodules/altera_merlin_master_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_master_translator.sv                             ; pd1         ;
; pd1/synthesis/submodules/pd1_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.hex                                       ; pd1         ;
; pd1/synthesis/submodules/pd1_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v                                         ; pd1         ;
; pd1/synthesis/submodules/pd1_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0.v                                             ; pd1         ;
; pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v                                         ; pd1         ;
; pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; pd1         ;
; pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v                         ; pd1         ;
; pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; pd1         ;
; pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v                              ; pd1         ;
; pd1/synthesis/submodules/pd1_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v                                              ; pd1         ;
; pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv                              ; pd1         ;
; pd1/synthesis/submodules/FIFO.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv                                                        ; pd1         ;
; scfifo.tdf                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf                                                   ;             ;
; a_regfifo.inc                                                                           ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc                                                ;             ;
; a_dpfifo.inc                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                 ;             ;
; a_i2fifo.inc                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                 ;             ;
; a_fffifo.inc                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc                                                 ;             ;
; a_f2fifo.inc                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                 ;             ;
; aglobal211.inc                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                               ;             ;
; db/scfifo_jr21.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/scfifo_jr21.tdf                                                                      ;             ;
; db/a_dpfifo_l011.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf                                                                    ;             ;
; db/a_fefifo_7cf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/a_fefifo_7cf.tdf                                                                     ;             ;
; db/cntr_vg7.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/cntr_vg7.tdf                                                                         ;             ;
; db/altsyncram_nio1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_nio1.tdf                                                                  ;             ;
; db/cntr_1ob.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/cntr_1ob.tdf                                                                         ;             ;
; alt_jtag_atlantic.v                                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                                           ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                            ;             ;
; altsyncram.tdf                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;             ;
; stratix_ram_block.inc                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;             ;
; lpm_mux.inc                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;             ;
; lpm_decode.inc                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;             ;
; a_rdenreg.inc                                                                           ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;             ;
; altrom.inc                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                   ;             ;
; altram.inc                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                   ;             ;
; altdpram.inc                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;             ;
; db/altsyncram_6mc1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_6mc1.tdf                                                                  ;             ;
; altera_std_synchronizer.v                                                               ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                    ;             ;
; db/altsyncram_ac71.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_ac71.tdf                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                     ;             ;
; db/altsyncram_8mg1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_8mg1.tdf                                                                  ;             ;
; sld_signaltap.vhd                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                            ;             ;
; sld_signaltap_impl.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                       ;             ;
; sld_ela_control.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                          ;             ;
; lpm_shiftreg.tdf                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                             ;             ;
; lpm_constant.inc                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                             ;             ;
; dffeea.inc                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                                   ;             ;
; sld_ela_trigger.tdf                                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                          ;             ;
; db/sld_ela_trigger_epp.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/sld_ela_trigger_epp.tdf                                                              ;             ;
; sld_mbpmg.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                ;             ;
; db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v                                  ; yes             ; Encrypted Auto-Generated Megafunction        ; D:/intelFPGA_lite/SDUP_PROJ/db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v                                  ;             ;
; sld_alt_reduction.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                            ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                 ;             ;
; sld_buffer_manager.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                       ;             ;
; db/altsyncram_5824.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_5824.tdf                                                                  ;             ;
; altdpram.tdf                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.tdf                                                 ;             ;
; memmodes.inc                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/memmodes.inc                                               ;             ;
; a_hdffe.inc                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_hdffe.inc                                                  ;             ;
; alt_le_rden_reg.inc                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                          ;             ;
; altsyncram.inc                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.inc                                               ;             ;
; lpm_mux.tdf                                                                             ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                  ;             ;
; muxlut.inc                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                                                   ;             ;
; bypassff.inc                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                 ;             ;
; altshift.inc                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                 ;             ;
; db/mux_ssc.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/mux_ssc.tdf                                                                          ;             ;
; lpm_decode.tdf                                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                                               ;             ;
; declut.inc                                                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/declut.inc                                                   ;             ;
; lpm_compare.inc                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                              ;             ;
; db/decode_dvf.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/decode_dvf.tdf                                                                       ;             ;
; lpm_counter.tdf                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                              ;             ;
; lpm_add_sub.inc                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;             ;
; cmpconst.inc                                                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                                 ;             ;
; lpm_counter.inc                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                              ;             ;
; alt_counter_stratix.inc                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                      ;             ;
; db/cntr_4ii.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/cntr_4ii.tdf                                                                         ;             ;
; db/cmpr_ugc.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_ugc.tdf                                                                         ;             ;
; db/cntr_i6j.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/cntr_i6j.tdf                                                                         ;             ;
; db/cntr_egi.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/cntr_egi.tdf                                                                         ;             ;
; db/cmpr_qgc.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_qgc.tdf                                                                         ;             ;
; db/cntr_23j.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/cntr_23j.tdf                                                                         ;             ;
; db/cmpr_ngc.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_ngc.tdf                                                                         ;             ;
; sld_rom_sr.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;             ;
; sld_hub.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                  ; altera_sld  ;
; db/ip/sldb850d593/alt_sld_fab.v                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/alt_sld_fab.v                                                         ; alt_sld_fab ;
; db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v                                  ; alt_sld_fab ;
; db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; alt_sld_fab ;
; db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; alt_sld_fab ;
; db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; yes             ; Encrypted Auto-Found VHDL File               ; D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; alt_sld_fab ;
; db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                             ;             ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,891         ;
;                                             ;               ;
; Total combinational functions               ; 2600          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1121          ;
;     -- 3 input functions                    ; 1039          ;
;     -- <=2 input functions                  ; 440           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2403          ;
;     -- arithmetic mode                      ; 197           ;
;                                             ;               ;
; Total registers                             ; 2769          ;
;     -- Dedicated logic registers            ; 2769          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 2             ;
; Total memory bits                           ; 168576        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 2516          ;
; Total fan-out                               ; 22137         ;
; Average fan-out                             ; 3.87          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |pd1                                                                                                                                    ; 2600 (1)            ; 2769 (0)                  ; 168576      ; 0            ; 0       ; 0         ; 2    ; 0            ; |pd1                                                                                                                                                                                                                                                                                                                                                                                                        ; pd1                                               ; pd1          ;
;    |AXI_FIFO:axi_fifo_0|                                                                                                                ; 371 (371)           ; 211 (211)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|AXI_FIFO:axi_fifo_0                                                                                                                                                                                                                                                                                                                                                                                    ; AXI_FIFO                                          ; pd1          ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                           ; pd1          ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                         ; pd1          ;
;    |altera_reset_controller:rst_controller_002|                                                                                         ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                           ; pd1          ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; pd1          ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                         ; pd1          ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; pd1          ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; pd1          ;
;    |avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0                                                                                                                                                                                                                                                                                                                                                 ; avalon_axi4stream_bridge                          ; pd1          ;
;    |pd1_jtag_uart_0:jtag_uart_0|                                                                                                        ; 145 (39)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                            ; pd1_jtag_uart_0                                   ; pd1          ;
;       |alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|                                                                             ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                                 ; work         ;
;       |pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|                                                                           ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                      ; pd1_jtag_uart_0_scfifo_r                          ; pd1          ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                         ; scfifo                                            ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                              ; scfifo_jr21                                       ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                         ; a_dpfifo_l011                                     ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                 ; a_fefifo_7cf                                      ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                            ; cntr_vg7                                          ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                 ; altsyncram_nio1                                   ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                   ; cntr_1ob                                          ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                         ; cntr_1ob                                          ; work         ;
;       |pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|                                                                           ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                      ; pd1_jtag_uart_0_scfifo_w                          ; pd1          ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                         ; scfifo                                            ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                              ; scfifo_jr21                                       ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                         ; a_dpfifo_l011                                     ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                 ; a_fefifo_7cf                                      ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                            ; cntr_vg7                                          ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                 ; altsyncram_nio1                                   ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                   ; cntr_1ob                                          ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                         ; cntr_1ob                                          ; work         ;
;    |pd1_mm_interconnect_0:mm_interconnect_0|                                                                                            ; 394 (0)             ; 218 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                ; pd1_mm_interconnect_0                             ; pd1          ;
;       |altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|                                                 ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; pd1          ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; pd1          ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; pd1          ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 15 (15)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; pd1          ;
;       |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                        ; pd1          ;
;       |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                        ; pd1          ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                   ; pd1          ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                   ; pd1          ;
;       |altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|                                                      ; 14 (8)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; pd1          ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; pd1          ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; pd1          ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                             ; 15 (7)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; pd1          ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; pd1          ;
;       |altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator|                                            ; 1 (1)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; pd1          ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; pd1          ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; pd1          ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; pd1          ;
;       |altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|                                        ; 39 (39)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                       ; pd1          ;
;       |altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|                                        ; 18 (18)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                       ; pd1          ;
;       |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|                                                               ; 37 (37)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; pd1          ;
;       |altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|                                                               ; 18 (18)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                              ; altera_merlin_width_adapter                       ; pd1          ;
;       |pd1_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                      ; pd1_mm_interconnect_0_cmd_demux                   ; pd1          ;
;       |pd1_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                              ; pd1_mm_interconnect_0_cmd_demux_001               ; pd1          ;
;       |pd1_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                              ; pd1_mm_interconnect_0_cmd_demux_001               ; pd1          ;
;       |pd1_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                              ; pd1_mm_interconnect_0_cmd_demux_001               ; pd1          ;
;       |pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                   ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                  ; pd1_mm_interconnect_0_cmd_mux_002                 ; pd1          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; pd1          ;
;       |pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                                   ; 39 (35)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                                  ; pd1_mm_interconnect_0_cmd_mux_002                 ; pd1          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; pd1          ;
;       |pd1_mm_interconnect_0_router:router|                                                                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                            ; pd1_mm_interconnect_0_router                      ; pd1          ;
;       |pd1_mm_interconnect_0_router_001:router_001|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                    ; pd1_mm_interconnect_0_router_001                  ; pd1          ;
;       |pd1_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                           ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                          ; pd1_mm_interconnect_0_rsp_mux                     ; pd1          ;
;       |pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                  ; pd1_mm_interconnect_0_rsp_mux_001                 ; pd1          ;
;    |pd1_nios2_gen2_0:nios2_gen2_0|                                                                                                      ; 985 (0)             ; 574 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                          ; pd1_nios2_gen2_0                                  ; pd1          ;
;       |pd1_nios2_gen2_0_cpu:cpu|                                                                                                        ; 985 (696)           ; 574 (304)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                 ; pd1_nios2_gen2_0_cpu                              ; pd1          ;
;          |pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|                                                            ; 289 (37)            ; 270 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                               ; pd1_nios2_gen2_0_cpu_nios2_oci                    ; pd1          ;
;             |pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|                                     ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                                         ; pd1_nios2_gen2_0_cpu_debug_slave_wrapper          ; pd1          ;
;                |pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|                                    ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk                                                                                                     ; pd1_nios2_gen2_0_cpu_debug_slave_sysclk           ; pd1          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer5|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5                                                ; altera_std_synchronizer                           ; work         ;
;                |pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|                                          ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck                                                                                                           ; pd1_nios2_gen2_0_cpu_debug_slave_tck              ; pd1          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                      ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3                                                      ; altera_std_synchronizer                           ; work         ;
;                |sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy|                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy                                                                                                                             ; sld_virtual_jtag_basic                            ; work         ;
;             |pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|                                           ; 7 (7)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                                               ; pd1_nios2_gen2_0_cpu_nios2_avalon_reg             ; pd1          ;
;             |pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break|                                             ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                                 ; pd1_nios2_gen2_0_cpu_nios2_oci_break              ; pd1          ;
;             |pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|                                             ; 8 (8)               ; 11 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                                 ; pd1_nios2_gen2_0_cpu_nios2_oci_debug              ; pd1          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                            ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                             ; altera_std_synchronizer                           ; work         ;
;             |pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|                                                   ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                                       ; pd1_nios2_gen2_0_cpu_nios2_ocimem                 ; pd1          ;
;                |pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram                                                                                                                          ; pd1_nios2_gen2_0_cpu_ociram_sp_ram_module         ; pd1          ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                ; altsyncram                                        ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                                 ; altsyncram_ac71                                   ; work         ;
;          |pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                ; pd1_nios2_gen2_0_cpu_register_bank_a_module       ; pd1          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                       ; altsyncram_6mc1                                   ; work         ;
;          |pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b|                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                ; pd1_nios2_gen2_0_cpu_register_bank_b_module       ; pd1          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                       ; altsyncram_6mc1                                   ; work         ;
;    |pd1_onchip_memory2_0:onchip_memory2_0|                                                                                              ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                  ; pd1_onchip_memory2_0                              ; pd1          ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;          |altsyncram_8mg1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_8mg1:auto_generated                                                                                                                                                                                                                                                                                                         ; altsyncram_8mg1                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 184 (1)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 183 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 183 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                    ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 183 (1)             ; 110 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 182 (0)             ; 103 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 182 (139)           ; 103 (74)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                       ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                               ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                             ; sld_shadow_jsm                                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 510 (2)             ; 1521 (206)                ; 26240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 508 (0)             ; 1315 (0)                  ; 26240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 508 (88)            ; 1315 (894)                ; 26240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                            ; sld_signaltap_implb                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                             ; altdpram                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                         ; lpm_decode                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                               ; decode_dvf                                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                 ; lpm_mux                                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                                                                                          ; mux_ssc                                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 26240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                |altsyncram_5824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 26240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5824:auto_generated                                                                                                                                                                                                             ; altsyncram_5824                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                             ; lpm_shiftreg                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                               ; lpm_shiftreg                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                    ; serial_crc_16                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                 ; sld_buffer_manager                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 11 (1)              ; 31 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                ; sld_ela_control                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                        ; lpm_shiftreg                                      ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 6 (0)               ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                     ; sld_ela_trigger                                   ; work         ;
;                   |sld_ela_trigger_epp:auto_generated|                                                                                  ; 6 (0)               ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated                                                                                                                                                  ; sld_ela_trigger_epp                               ; work         ;
;                      |sld_ela_basic_multi_level_trigger:mgl_prim2|                                                                      ; 2 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2                                                                                                      ; sld_ela_basic_multi_level_trigger                 ; work         ;
;                         |lpm_shiftreg:trigger_condition_deserialize|                                                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|lpm_shiftreg:trigger_condition_deserialize                                                           ; lpm_shiftreg                                      ; work         ;
;                         |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_ela_basic_multi_level_trigger:mgl_prim2|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                         ; work         ;
;                      |sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686:mgl_prim1|                                                      ; 4 (0)               ; 9 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686:mgl_prim1                                                                                      ; sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                                       ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                                       ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                                       ; lpm_shiftreg                                      ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686:mgl_prim1|sld_alt_reduction:unary_1                                                            ; sld_alt_reduction                                 ; work         ;
;                         |sld_mbpmg:mbpm_2|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686:mgl_prim1|sld_mbpmg:mbpm_2                                                                     ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686:mgl_prim1|sld_mbpmg:mbpm_2|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1               ; sld_sbpmg                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 4 (4)               ; 13 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                  ; sld_ela_trigger_flow_mgr                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                          ; lpm_shiftreg                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 272 (11)            ; 255 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                           ; sld_offload_buffer_mgr                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                 ; lpm_counter                                       ; work         ;
;                   |cntr_4ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ii:auto_generated                                                                                                                         ; cntr_4ii                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                          ; lpm_counter                                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                                                                                  ; cntr_i6j                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                ; lpm_counter                                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                                                                                        ; cntr_egi                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                   ; lpm_counter                                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                           ; cntr_23j                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                          ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 205 (205)           ; 205 (205)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                           ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                        ; lpm_shiftreg                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                      ; sld_rom_sr                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                     ;
; pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                     ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                     ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                     ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                     ;
; pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_8mg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 8192         ; 16           ; --           ; --           ; 131072 ; pd1_onchip_memory2_0.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_5824:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 205          ; 128          ; 205          ; 26240  ; None                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 21.1    ; N/A          ; N/A          ; |pd1                                                                                                                                                                                                                                                                                                                   ; pd1.qsys        ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                               ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                           ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                               ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |pd1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |pd1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_epp:auto_generated|sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686:mgl_prim1 ;                 ;
; Altera ; altera_irq_mapper               ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                         ; pd1.qsys        ;
; Altera ; altera_avalon_jtag_uart         ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                       ; pd1.qsys        ;
; Altera ; altera_mm_interconnect          ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                           ; pd1.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                 ; pd1.qsys        ;
; Altera ; error_adapter                   ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                         ; pd1.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                                                                         ; pd1.qsys        ;
; Altera ; error_adapter                   ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                             ; pd1.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                             ; pd1.qsys        ;
; Altera ; error_adapter                   ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                     ; pd1.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                                                                                         ; pd1.qsys        ;
; Altera ; error_adapter                   ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                             ; pd1.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent                                                                                                                                                                                                ; pd1.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                           ; pd1.qsys        ;
; Altera ; altera_merlin_burst_adapter     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter                                                                                                                                                                                      ; pd1.qsys        ;
; Altera ; altera_merlin_width_adapter     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter                                                                                                                                                                                  ; pd1.qsys        ;
; Altera ; altera_merlin_width_adapter     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter                                                                                                                                                                                  ; pd1.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator                                                                                                                                                                                      ; pd1.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                 ; pd1.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                         ; pd1.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                     ; pd1.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                 ; pd1.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                             ; pd1.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                             ; pd1.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                             ; pd1.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                        ; pd1.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                   ; pd1.qsys        ;
; Altera ; altera_merlin_master_agent      ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                 ; pd1.qsys        ;
; Altera ; altera_merlin_master_translator ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                       ; pd1.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                              ; pd1.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                         ; pd1.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                    ; pd1.qsys        ;
; Altera ; altera_merlin_master_agent      ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                          ; pd1.qsys        ;
; Altera ; altera_merlin_master_translator ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                ; pd1.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                       ; pd1.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                  ; pd1.qsys        ;
; Altera ; altera_merlin_burst_adapter     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                             ; pd1.qsys        ;
; Altera ; altera_merlin_width_adapter     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                         ; pd1.qsys        ;
; Altera ; altera_merlin_width_adapter     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                                                         ; pd1.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                             ; pd1.qsys        ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router:router                                                                                                                                                                                                                                       ; pd1.qsys        ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                               ; pd1.qsys        ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                               ; pd1.qsys        ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                               ; pd1.qsys        ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                               ; pd1.qsys        ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                               ; pd1.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                 ; pd1.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                             ; pd1.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                         ; pd1.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                         ; pd1.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                     ; pd1.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                             ; pd1.qsys        ;
; Altera ; altera_nios2_gen2               ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                     ; pd1.qsys        ;
; Altera ; altera_nios2_gen2_unit          ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                            ; pd1.qsys        ;
; Altera ; altera_avalon_onchip_memory2    ; 21.1    ; N/A          ; N/A          ; |pd1|pd1_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                             ; pd1.qsys        ;
; Altera ; altera_reset_controller         ; 21.1    ; N/A          ; N/A          ; |pd1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                            ; pd1.qsys        ;
; Altera ; altera_reset_controller         ; 21.1    ; N/A          ; N/A          ; |pd1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                        ; pd1.qsys        ;
; Altera ; altera_reset_controller         ; 21.1    ; N/A          ; N/A          ; |pd1|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                        ; pd1.qsys        ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 50                                                                                                                                                                                                                                                                                                                       ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_im:the_pd1_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_im:the_pd1_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[2..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[3..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; AXI_FIFO:axi_fifo_0|currState[2..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                 ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                 ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                 ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                 ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                 ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                 ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                 ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                 ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                 ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|byteen_reg[2]                                                                                                                                                          ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                                          ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                    ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                    ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                    ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][42]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][44]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][36]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][43]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][45]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][47]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][46]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                   ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                   ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                   ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                    ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                    ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                    ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                    ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                    ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][42]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][44]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][45]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                   ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                   ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                   ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][18]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][18]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                             ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                      ; Merged with pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                                      ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][34]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][33]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][32]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][31]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][30]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][29]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][28]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][27]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][26]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][24]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][23]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][22]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][21]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][20]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[17]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[16]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[15]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[14]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[17]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[16]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[15]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[14]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][31]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[13]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][30]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[12]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][29]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[11]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][28]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[10]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][27]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[9]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][26]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[8]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][25]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[7]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][24]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[6]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][23]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[5]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][22]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[4]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][21]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[3]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][20]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[2]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 568                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][35],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][34],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][33],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][32],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][31],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][30],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][29],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][28],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][26],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][25],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][24],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][22],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][21],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][20],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][35],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[17],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][34],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[16],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][33],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[15],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][32],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[14],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][31],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[13],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][30],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[12],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][29],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[11],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][28],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[10],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[9],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][26],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[8],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][25],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[7],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][24],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[6],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[5],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][22],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[4],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][21],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[3],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][20],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[2]                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[17],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[16],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[14],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                  ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                             ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                           ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][36],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][18],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                         ; Lost Fanouts                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                           ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                  ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                 ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                                ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                               ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                               ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                               ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                               ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                               ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                               ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                               ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                               ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                    ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                    ; Lost Fanouts                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ; Lost Fanouts                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                      ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                 ; Lost Fanouts                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                              ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|address_reg[0]                                                                                                                                                       ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][18]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                              ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                               ; Stuck at GND                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                 ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                  ; Stuck at GND                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                         ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                 ; Lost Fanouts                   ; pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2769  ;
; Number of registers using Synchronous Clear  ; 145   ;
; Number of registers using Synchronous Load   ; 228   ;
; Number of registers using Asynchronous Clear ; 1010  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 908   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                              ; 13      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 69      ;
; pd1_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                      ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                  ; 1       ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                           ; 37      ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                   ; 5       ;
; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                         ; 1       ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                 ; 2       ;
; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                 ; 2       ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 99      ;
; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                          ; 2       ;
; pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                          ; 2       ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                        ; 11      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                               ; 4       ;
; altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                  ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; pd1_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                               ; 3       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                            ; 3       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 39                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO_elements[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|data_reg[7]                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[8]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pd1|pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_alu_result[31]                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pd1|pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ;
; 16:1               ; 16 bits   ; 160 LEs       ; 112 LEs              ; 48 LEs                 ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO_output_buff[6]                                                                                                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO[9][6]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO[8][12]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO[7][4]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO[6][4]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO[5][9]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO[4][4]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO[3][14]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO[2][10]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO[1][13]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pd1|AXI_FIFO:axi_fifo_0|FIFO[0][4]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |pd1|pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pd1|pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo|mem                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|E_logic_result[2]                                                                                                                                                                                                                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pd1|pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_8mg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_FIFO:axi_fifo_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; FIFO_WIDTH     ; 2     ; Signed Integer                          ;
; FIFO_DEPTH     ; 10    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; FIFO_WIDTH     ; 2     ; Signed Integer                                                             ;
; FIFO_DEPTH     ; 10    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+----------------------------------------+
; Parameter Name ; Value                    ; Type                                   ;
+----------------+--------------------------+----------------------------------------+
; INIT_FILE      ; pd1_onchip_memory2_0.hex ; String                                 ;
+----------------+--------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+----------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                         ;
+------------------------------------+--------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                      ;
; WIDTH_A                            ; 16                       ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                       ; Signed Integer                               ;
; NUMWORDS_A                         ; 8192                     ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                      ;
; WIDTH_B                            ; 1                        ; Untyped                                      ;
; WIDTHAD_B                          ; 1                        ; Untyped                                      ;
; NUMWORDS_B                         ; 1                        ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 2                        ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                      ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                      ;
; INIT_FILE                          ; pd1_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 8192                     ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_8mg1          ; Untyped                                      ;
+------------------------------------+--------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 55    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 35    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 40    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 37    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 38    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 39    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 58    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 57    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 60    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 59    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 47    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 45    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 64    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 62    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 70    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 69    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 71    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 73    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 74    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 75    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 75    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 75    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 55    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 35    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 40    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 37    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 38    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 39    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 58    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 57    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 60    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 59    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 47    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 45    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 64    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 62    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 70    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 69    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 71    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 73    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 74    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 75    ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 75    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 75    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router:router|pd1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_001:router_001|pd1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_002:router_002|pd1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_003:router_003|pd1_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_004:router_004|pd1_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_005:router_005|pd1_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 55    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 35    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 47    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 45    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 38    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 39    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 52    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 51    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 74    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 47    ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 44    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L ; 42    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_DATA_W      ; 74    ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_CHANNEL_W   ; 4     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 55    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 35    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 47    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 45    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 38    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 39    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 52    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 51    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 74    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                 ;
; OUT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                 ;
; OUT_BURSTWRAP_H           ; 47    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 44    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L ; 42    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                      ;
; ST_DATA_W      ; 74    ; Signed Integer                                                                                                                                                                                                                      ;
; ST_CHANNEL_W   ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 35    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 36    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 42    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 44    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 45    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 47    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 48    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 50    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 69    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 70    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 41    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 51    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 52    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 71    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 73    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 38    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 74    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                 ;
; IN_PKT_ADDR_H                 ; 35    ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 36    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 42    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 44    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 45    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 47    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 48    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 50    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 69    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 70    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 41    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 51    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 52    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 71    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 73    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 38    ; Signed Integer                                                                                                 ;
; IN_ST_DATA_W                  ; 74    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                 ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 53    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 54    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 60    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 65    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 66    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 68    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 87    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 88    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 59    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 69    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 70    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 89    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 91    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 56    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 35    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 69    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 70    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 41    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 51    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 52    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 71    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 73    ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 74    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                 ;
; IN_PKT_ADDR_H                 ; 53    ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 54    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 60    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 65    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 66    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 68    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 87    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 88    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 59    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 69    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 70    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 89    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 91    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 56    ; Signed Integer                                                                                                 ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_H                ; 35    ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 69    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 70    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 41    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 51    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 52    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 71    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 73    ; Signed Integer                                                                                                 ;
; OUT_ST_DATA_W                 ; 74    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                               ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                      ; Type           ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                              ; String         ;
; sld_node_info                                   ; 805334528                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                          ; Signed Integer ;
; sld_data_bits                                   ; 205                                                        ; Untyped        ;
; sld_trigger_bits                                ; 1                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                          ; Untyped        ;
; sld_sample_depth                                ; 128                                                        ; Untyped        ;
; sld_segment_size                                ; 128                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                          ; Signed Integer ;
; sld_trigger_level                               ; 2                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686,basic,1, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                       ; String         ;
; sld_inversion_mask_length                       ; 24                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000                                   ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 205                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                          ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                              ;
; Entity Instance            ; pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                   ;
;     -- lpm_width           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                            ;
;     -- USE_EAB             ; ON                                                                                             ;
; Entity Instance            ; pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                   ;
;     -- lpm_width           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                            ;
;     -- USE_EAB             ; ON                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_in1      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                         ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_005:router_005|pd1_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_004:router_004|pd1_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_003:router_003|pd1_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_002:router_002|pd1_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_001:router_001|pd1_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router:router|pd1_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_pib:the_pd1_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace|pd1_nios2_gen2_0_cpu_nios2_oci_td_mode:pd1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_itrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                            ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_test_bench:the_pd1_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "pd1_nios2_gen2_0:nios2_gen2_0"  ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic"                                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pd1_jtag_uart_0:jtag_uart_0"                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0"                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iAXI_aclk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oAXI_aclk ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "AXI_FIFO:axi_fifo_0"        ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; oAXI_aclk ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 205              ; 128          ; 1        ; continuous             ; sequential           ; 2                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 247                         ;
; cycloneiii_ff         ; 1138                        ;
;     CLR               ; 257                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 78                          ;
;     ENA               ; 317                         ;
;     ENA CLR           ; 232                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 16                          ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 10                          ;
;     plain             ; 130                         ;
; cycloneiii_lcell_comb ; 1906                        ;
;     arith             ; 119                         ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 45                          ;
;     normal            ; 1787                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 196                         ;
;         3 data inputs ; 646                         ;
;         4 data inputs ; 920                         ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                               ; Details ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AXI_FIFO:axi_fifo_0|FIFO[0][0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][0]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][10]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][11]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][12]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][13]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][14]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][15]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][1]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][2]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][3]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][4]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][5]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][6]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][7]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][8]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[0][9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[0][9]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][0]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][10]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][11]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][12]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][13]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][14]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][15]                                                                                                                 ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][1]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][2]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][3]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][4]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][5]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][6]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][7]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][8]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO[1][9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO[1][9]                                                                                                                  ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO_elements[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO_elements[0]                                                                                                            ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO_elements[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO_elements[1]                                                                                                            ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO_elements[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO_elements[2]                                                                                                            ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO_elements[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO_elements[3]                                                                                                            ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO_elements[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO_elements[4]                                                                                                            ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO_elements[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO_elements[5]                                                                                                            ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO_elements[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO_elements[6]                                                                                                            ; N/A     ;
; AXI_FIFO:axi_fifo_0|FIFO_elements[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|FIFO_elements[7]                                                                                                            ; N/A     ;
; AXI_FIFO:axi_fifo_0|aclk                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_clk                                                                                                                                         ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|currState[0]                                                                                                                ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[16]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[17]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[18]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[19]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|currState[1]                                                                                                                ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[20]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[21]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[22]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[23]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[24]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[25]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[26]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[27]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[28]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[29]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[30]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[31]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|currState_iAXI[0]                                                                                                           ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|currState_iAXI[1]                                                                                                           ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_iAXI[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|currState_oAXI[0]                                                                                                           ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[18]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[19]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|currState_oAXI[1]                                                                                                           ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[20]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[21]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[22]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[23]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[24]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[25]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[26]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[27]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[28]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[29]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|currState_oAXI[2]                                                                                                           ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[30]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[31]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|currState_oAXI[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[0]~0  ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[10]~1 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[11]~2 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[12]~3 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[13]~4 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[14]~5 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[15]~6 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[1]~7  ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[2]~8  ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[3]~9  ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[4]~10 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[5]~11 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[6]~12 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[7]~13 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[8]~14 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_data[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[9]~15 ; N/A     ;
; AXI_FIFO:axi_fifo_0|iAXI_valid                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|m0_write~0                   ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[0]~0                                                                                                              ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[10]~1                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[11]~2                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[12]~3                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[13]~4                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[14]~5                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[15]~6                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[1]~7                                                                                                              ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[2]~8                                                                                                              ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[3]~9                                                                                                              ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[4]~10                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[5]~11                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[6]~12                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[7]~13                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[8]~14                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_data[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[9]~15                                                                                                             ; N/A     ;
; AXI_FIFO:axi_fifo_0|oAXI_ready                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|m0_read~0                    ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|read          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|m0_read~0                    ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[0]~0                                                                                                              ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[10]~1                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[11]~2                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[12]~3                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[13]~4                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[14]~5                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[15]~6                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[1]~7                                                                                                              ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[2]~8                                                                                                              ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[3]~9                                                                                                              ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[4]~10                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[5]~11                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[6]~12                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[7]~13                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[8]~14                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|readdata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_FIFO:axi_fifo_0|oAXI_data[9]~15                                                                                                             ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|waitrequest   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|waitrequest~2                                                                            ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|m0_write~0                   ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|m0_write~0                   ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[0]~0  ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[10]~1 ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[11]~2 ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[12]~3 ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[13]~4 ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[14]~5 ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[15]~6 ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[1]~7  ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[2]~8  ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[3]~9  ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[4]~10 ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[5]~11 ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[6]~12 ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[7]~13 ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[8]~14 ; N/A     ;
; avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0|writedata[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter|out_data[9]~15 ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                             ; N/A     ;
+----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Jun 21 20:49:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDUP_PROJEKT -c SDUP_PROJEKT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file avalonst_axi4stream/avalon-axi4stream-interconnect.sv
    Info (12023): Found entity 1: avalon_axi4stream_bridge File: D:/intelFPGA_lite/SDUP_PROJ/AvalonST_AXI4Stream/avalon-axi4stream-interconnect.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/pd1.v
    Info (12023): Found entity 1: pd1 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_irq_mapper.sv
    Info (12023): Found entity 1: pd1_irq_mapper File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0.v
    Info (12023): Found entity 1: pd1_mm_interconnect_0 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter_001 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_rsp_mux_001 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_rsp_mux File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_rsp_demux File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_cmd_mux_002 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_cmd_mux File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_cmd_demux_001 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_cmd_demux File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_router_005_default_decode File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: pd1_mm_interconnect_0_router_005 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_router_004_default_decode File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: pd1_mm_interconnect_0_router_004 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_router_003_default_decode File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: pd1_mm_interconnect_0_router_003 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_router_002_default_decode File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: pd1_mm_interconnect_0_router_002 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_router_001_default_decode File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: pd1_mm_interconnect_0_router_001 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: pd1_mm_interconnect_0_router_default_decode File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: pd1_mm_interconnect_0_router File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_onchip_memory2_0.v
    Info (12023): Found entity 1: pd1_onchip_memory2_0 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0.v
    Info (12023): Found entity 1: pd1_nios2_gen2_0 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: pd1_nios2_gen2_0_cpu_register_bank_a_module File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: pd1_nios2_gen2_0_cpu_register_bank_b_module File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: pd1_nios2_gen2_0_cpu_nios2_oci_debug File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: pd1_nios2_gen2_0_cpu_nios2_oci_break File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 308
    Info (12023): Found entity 5: pd1_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 601
    Info (12023): Found entity 6: pd1_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 808
    Info (12023): Found entity 7: pd1_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 995
    Info (12023): Found entity 8: pd1_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1128
    Info (12023): Found entity 9: pd1_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1196
    Info (12023): Found entity 10: pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1278
    Info (12023): Found entity 11: pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1350
    Info (12023): Found entity 12: pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1393
    Info (12023): Found entity 13: pd1_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1440
    Info (12023): Found entity 14: pd1_nios2_gen2_0_cpu_nios2_oci_pib File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1926
    Info (12023): Found entity 15: pd1_nios2_gen2_0_cpu_nios2_oci_im File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1949
    Info (12023): Found entity 16: pd1_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2019
    Info (12023): Found entity 17: pd1_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2036
    Info (12023): Found entity 18: pd1_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2129
    Info (12023): Found entity 19: pd1_nios2_gen2_0_cpu_nios2_ocimem File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2194
    Info (12023): Found entity 20: pd1_nios2_gen2_0_cpu_nios2_oci File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2375
    Info (12023): Found entity 21: pd1_nios2_gen2_0_cpu File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2847
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: pd1_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: pd1_nios2_gen2_0_cpu_debug_slave_tck File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: pd1_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: pd1_nios2_gen2_0_cpu_test_bench File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file pd1/synthesis/submodules/pd1_jtag_uart_0.v
    Info (12023): Found entity 1: pd1_jtag_uart_0_sim_scfifo_w File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: pd1_jtag_uart_0_scfifo_w File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: pd1_jtag_uart_0_sim_scfifo_r File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: pd1_jtag_uart_0_scfifo_r File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: pd1_jtag_uart_0 File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv
    Info (12023): Found entity 1: avalon_axi4stream_bridge File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/fifo.sv
    Info (12023): Found entity 1: AXI_FIFO File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv Line: 23
Info (12127): Elaborating entity "pd1" for the top level hierarchy
Info (12128): Elaborating entity "AXI_FIFO" for hierarchy "AXI_FIFO:axi_fifo_0" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v Line: 80
Warning (10230): Verilog HDL assignment warning at FIFO.sv(106): truncated value with size 32 to match size of target (8) File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv Line: 106
Warning (10230): Verilog HDL assignment warning at FIFO.sv(112): truncated value with size 32 to match size of target (8) File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv Line: 112
Warning (10230): Verilog HDL assignment warning at FIFO.sv(117): truncated value with size 32 to match size of target (8) File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv Line: 117
Warning (10270): Verilog HDL Case Statement warning at FIFO.sv(134): incomplete case statement has no default case item File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv Line: 134
Warning (10270): Verilog HDL Case Statement warning at FIFO.sv(189): incomplete case statement has no default case item File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv Line: 189
Info (12128): Elaborating entity "avalon_axi4stream_bridge" for hierarchy "avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v Line: 101
Warning (10034): Output port "iAXI_aclk" at avalon-axi4stream-interconnect.sv(18) has no driver File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv Line: 18
Warning (10034): Output port "iAXI_tuser" at avalon-axi4stream-interconnect.sv(22) has no driver File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv Line: 22
Info (12128): Elaborating entity "pd1_jtag_uart_0" for hierarchy "pd1_jtag_uart_0:jtag_uart_0" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v Line: 114
Info (12128): Elaborating entity "pd1_jtag_uart_0_scfifo_w" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/intelFPGA_lite/SDUP_PROJ/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/intelFPGA_lite/SDUP_PROJ/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/intelFPGA_lite/SDUP_PROJ/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: D:/intelFPGA_lite/SDUP_PROJ/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: D:/intelFPGA_lite/SDUP_PROJ/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/intelFPGA_lite/SDUP_PROJ/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "pd1_jtag_uart_0_scfifo_r" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "pd1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "pd1_nios2_gen2_0" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v Line: 143
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_test_bench" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_test_bench:the_pd1_nios2_gen2_0_cpu_test_bench" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 3558
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 4074
Info (12128): Elaborating entity "altsyncram" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 4092
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 4588
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2544
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 222
Info (12130): Elaborated megafunction instantiation "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 222
Info (12133): Instantiated megafunction "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 222
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2574
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2595
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2621
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_itrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2637
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2652
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace|pd1_nios2_gen2_0_cpu_nios2_oci_td_mode:pd1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1246
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2667
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo|pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1559
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1568
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 1577
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_pib:the_pd1_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2672
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_oci_im:the_pd1_nios2_gen2_0_cpu_nios2_oci_im" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2686
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2705
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2725
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2345
Info (12128): Elaborating entity "altsyncram" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2169
Info (12130): Elaborated megafunction instantiation "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2169
Info (12133): Instantiated megafunction "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2169
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v Line: 2827
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "pd1_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy" File: d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "pd1_nios2_gen2_0:nios2_gen2_0|pd1_nios2_gen2_0_cpu:cpu|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "pd1_onchip_memory2_0" for hierarchy "pd1_onchip_memory2_0:onchip_memory2_0" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "pd1_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8mg1.tdf
    Info (12023): Found entity 1: altsyncram_8mg1 File: D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_8mg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8mg1" for hierarchy "pd1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_8mg1:auto_generated" File: d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pd1_mm_interconnect_0" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v Line: 204
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 459
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 519
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 583
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 647
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 711
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 775
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 856
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 937
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1021
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1062
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1146
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1187
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router:router" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1453
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router_default_decode" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router:router|pd1_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router_001" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_001:router_001" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1469
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router_001_default_decode" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_001:router_001|pd1_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router_002" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_002:router_002" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1485
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router_002_default_decode" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_002:router_002|pd1_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router_003" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_003:router_003" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1501
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router_003_default_decode" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_003:router_003|pd1_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router_004" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_004:router_004" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1517
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router_004_default_decode" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_004:router_004|pd1_mm_interconnect_0_router_004_default_decode:the_default_decode" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router_005" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_005:router_005" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1533
Info (12128): Elaborating entity "pd1_mm_interconnect_0_router_005_default_decode" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_router_005:router_005|pd1_mm_interconnect_0_router_005_default_decode:the_default_decode" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1583
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1633
Info (12128): Elaborating entity "pd1_mm_interconnect_0_cmd_demux" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1668
Info (12128): Elaborating entity "pd1_mm_interconnect_0_cmd_demux_001" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1691
Info (12128): Elaborating entity "pd1_mm_interconnect_0_cmd_mux" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1708
Info (12128): Elaborating entity "pd1_mm_interconnect_0_cmd_mux_002" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1748
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "pd1_mm_interconnect_0_rsp_demux" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1788
Info (12128): Elaborating entity "pd1_mm_interconnect_0_rsp_mux" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1886
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "pd1_mm_interconnect_0_rsp_mux_001" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1909
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 1975
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 2107
Info (12128): Elaborating entity "pd1_mm_interconnect_0_avalon_st_adapter" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 2202
Info (12128): Elaborating entity "pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "pd1_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v Line: 2231
Info (12128): Elaborating entity "pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "pd1_mm_interconnect_0:mm_interconnect_0|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "pd1_irq_mapper" for hierarchy "pd1_irq_mapper:irq_mapper" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v Line: 210
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v Line: 273
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v Line: 336
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_002" File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v Line: 399
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_epp.tdf
    Info (12023): Found entity 1: sld_ela_trigger_epp File: D:/intelFPGA_lite/SDUP_PROJ/db/sld_ela_trigger_epp.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v
    Info (12023): Found entity 1: sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686 File: D:/intelFPGA_lite/SDUP_PROJ/db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5824.tdf
    Info (12023): Found entity 1: altsyncram_5824 File: D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_5824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: D:/intelFPGA_lite/SDUP_PROJ/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/intelFPGA_lite/SDUP_PROJ/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf
    Info (12023): Found entity 1: cntr_4ii File: D:/intelFPGA_lite/SDUP_PROJ/db/cntr_4ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: D:/intelFPGA_lite/SDUP_PROJ/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: D:/intelFPGA_lite/SDUP_PROJ/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/intelFPGA_lite/SDUP_PROJ/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.06.21.20:49:32 Progress: Loading sldb850d593/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 168 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/intelFPGA_lite/SDUP_PROJ/output_files/SDUP_PROJEKT.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 239 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4328 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 3988 logic cells
    Info (21064): Implemented 333 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Tue Jun 21 20:49:48 2022
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/intelFPGA_lite/SDUP_PROJ/output_files/SDUP_PROJEKT.map.smsg.


