$date
	Sun Mar 27 16:13:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ahb_top_tb $end
$var wire 32 ! dout [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 32 # dina [31:0] $end
$var reg 32 $ dinb [31:0] $end
$var reg 1 % enable $end
$var reg 1 & hclk $end
$var reg 1 ' hresetn $end
$var reg 2 ( slave_sel [1:0] $end
$var reg 1 ) wr $end
$scope module dut $end
$var wire 32 * addr [31:0] $end
$var wire 32 + dina [31:0] $end
$var wire 32 , dinb [31:0] $end
$var wire 1 % enable $end
$var wire 1 & hclk $end
$var wire 1 - hmastlock $end
$var wire 4 . hprot [3:0] $end
$var wire 1 ' hresetn $end
$var wire 2 / slave_sel [1:0] $end
$var wire 1 ) wr $end
$var wire 2 0 sel [1:0] $end
$var wire 1 1 hwrite $end
$var wire 32 2 hwdata [31:0] $end
$var wire 2 3 htrans [1:0] $end
$var wire 3 4 hsize [2:0] $end
$var wire 1 5 hsel_4 $end
$var wire 1 6 hsel_3 $end
$var wire 1 7 hsel_2 $end
$var wire 1 8 hsel_1 $end
$var wire 1 9 hresp_4 $end
$var wire 1 : hresp_3 $end
$var wire 1 ; hresp_2 $end
$var wire 1 < hresp_1 $end
$var wire 1 = hresp $end
$var wire 1 > hreadyout_4 $end
$var wire 1 ? hreadyout_3 $end
$var wire 1 @ hreadyout_2 $end
$var wire 1 A hreadyout_1 $end
$var wire 1 B hreadyout $end
$var wire 1 C hready $end
$var wire 32 D hrdata_4 [31:0] $end
$var wire 32 E hrdata_3 [31:0] $end
$var wire 32 F hrdata_2 [31:0] $end
$var wire 32 G hrdata_1 [31:0] $end
$var wire 32 H hrdata [31:0] $end
$var wire 3 I hburst [2:0] $end
$var wire 32 J haddr [31:0] $end
$var wire 32 K dout [31:0] $end
$scope module deco $end
$var wire 2 L sel [1:0] $end
$var reg 1 8 hsel_1 $end
$var reg 1 7 hsel_2 $end
$var reg 1 6 hsel_3 $end
$var reg 1 5 hsel_4 $end
$upscope $end
$scope module master $end
$var wire 32 M addr [31:0] $end
$var wire 32 N dina [31:0] $end
$var wire 32 O dinb [31:0] $end
$var wire 1 % enable $end
$var wire 1 & hclk $end
$var wire 1 ' hresetn $end
$var wire 2 P slave_sel [1:0] $end
$var wire 1 ) wr $end
$var wire 1 = hresp $end
$var wire 1 B hreadyout $end
$var wire 32 Q hrdata [31:0] $end
$var reg 32 R dout [31:0] $end
$var reg 32 S haddr [31:0] $end
$var reg 3 T hburst [2:0] $end
$var reg 1 C hready $end
$var reg 3 U hsize [2:0] $end
$var reg 2 V htrans [1:0] $end
$var reg 32 W hwdata [31:0] $end
$var reg 1 1 hwrite $end
$var reg 2 X next_state [1:0] $end
$var reg 2 Y sel [1:0] $end
$var reg 2 Z state [1:0] $end
$upscope $end
$scope module multip $end
$var wire 2 [ sel [1:0] $end
$var wire 1 9 hresp_4 $end
$var wire 1 : hresp_3 $end
$var wire 1 ; hresp_2 $end
$var wire 1 < hresp_1 $end
$var wire 1 > hreadyout_4 $end
$var wire 1 ? hreadyout_3 $end
$var wire 1 @ hreadyout_2 $end
$var wire 1 A hreadyout_1 $end
$var wire 32 \ hrdata_4 [31:0] $end
$var wire 32 ] hrdata_3 [31:0] $end
$var wire 32 ^ hrdata_2 [31:0] $end
$var wire 32 _ hrdata_1 [31:0] $end
$var reg 32 ` hrdata [31:0] $end
$var reg 1 B hreadyout $end
$var reg 1 = hresp $end
$upscope $end
$scope module slave1 $end
$var wire 32 a haddr [31:0] $end
$var wire 3 b hburst [2:0] $end
$var wire 1 & hclk $end
$var wire 1 - hmastlock $end
$var wire 4 c hprot [3:0] $end
$var wire 1 C hready $end
$var wire 1 ' hresetn $end
$var wire 1 8 hsel $end
$var wire 3 d hsize [2:0] $end
$var wire 2 e htrans [1:0] $end
$var wire 32 f hwdata [31:0] $end
$var wire 1 1 hwrite $end
$var reg 32 g hrdata [31:0] $end
$var reg 1 A hreadyout $end
$var reg 1 < hresp $end
$var reg 1 h incr16_flag $end
$var reg 1 i incr4_flag $end
$var reg 1 j incr8_flag $end
$var reg 1 k incr_flag $end
$var reg 2 l next_state [1:0] $end
$var reg 5 m raddr [4:0] $end
$var reg 1 n single_flag $end
$var reg 2 o state [1:0] $end
$var reg 5 p waddr [4:0] $end
$var reg 1 q wrap16_flag $end
$var reg 1 r wrap4_flag $end
$var reg 1 s wrap8_flag $end
$upscope $end
$scope module slave2 $end
$var wire 32 t haddr [31:0] $end
$var wire 3 u hburst [2:0] $end
$var wire 1 & hclk $end
$var wire 1 - hmastlock $end
$var wire 4 v hprot [3:0] $end
$var wire 1 C hready $end
$var wire 1 ' hresetn $end
$var wire 1 7 hsel $end
$var wire 3 w hsize [2:0] $end
$var wire 2 x htrans [1:0] $end
$var wire 32 y hwdata [31:0] $end
$var wire 1 1 hwrite $end
$var reg 32 z hrdata [31:0] $end
$var reg 1 @ hreadyout $end
$var reg 1 ; hresp $end
$var reg 1 { incr16_flag $end
$var reg 1 | incr4_flag $end
$var reg 1 } incr8_flag $end
$var reg 1 ~ incr_flag $end
$var reg 2 !" next_state [1:0] $end
$var reg 5 "" raddr [4:0] $end
$var reg 1 #" single_flag $end
$var reg 2 $" state [1:0] $end
$var reg 5 %" waddr [4:0] $end
$var reg 1 &" wrap16_flag $end
$var reg 1 '" wrap4_flag $end
$var reg 1 (" wrap8_flag $end
$upscope $end
$scope module slave3 $end
$var wire 32 )" haddr [31:0] $end
$var wire 3 *" hburst [2:0] $end
$var wire 1 & hclk $end
$var wire 1 - hmastlock $end
$var wire 4 +" hprot [3:0] $end
$var wire 1 C hready $end
$var wire 1 ' hresetn $end
$var wire 1 6 hsel $end
$var wire 3 ," hsize [2:0] $end
$var wire 2 -" htrans [1:0] $end
$var wire 32 ." hwdata [31:0] $end
$var wire 1 1 hwrite $end
$var reg 32 /" hrdata [31:0] $end
$var reg 1 ? hreadyout $end
$var reg 1 : hresp $end
$var reg 1 0" incr16_flag $end
$var reg 1 1" incr4_flag $end
$var reg 1 2" incr8_flag $end
$var reg 1 3" incr_flag $end
$var reg 2 4" next_state [1:0] $end
$var reg 5 5" raddr [4:0] $end
$var reg 1 6" single_flag $end
$var reg 2 7" state [1:0] $end
$var reg 5 8" waddr [4:0] $end
$var reg 1 9" wrap16_flag $end
$var reg 1 :" wrap4_flag $end
$var reg 1 ;" wrap8_flag $end
$upscope $end
$scope module slave4 $end
$var wire 32 <" haddr [31:0] $end
$var wire 3 =" hburst [2:0] $end
$var wire 1 & hclk $end
$var wire 1 - hmastlock $end
$var wire 4 >" hprot [3:0] $end
$var wire 1 C hready $end
$var wire 1 ' hresetn $end
$var wire 1 5 hsel $end
$var wire 3 ?" hsize [2:0] $end
$var wire 2 @" htrans [1:0] $end
$var wire 32 A" hwdata [31:0] $end
$var wire 1 1 hwrite $end
$var reg 32 B" hrdata [31:0] $end
$var reg 1 > hreadyout $end
$var reg 1 9 hresp $end
$var reg 1 C" incr16_flag $end
$var reg 1 D" incr4_flag $end
$var reg 1 E" incr8_flag $end
$var reg 1 F" incr_flag $end
$var reg 2 G" next_state [1:0] $end
$var reg 5 H" raddr [4:0] $end
$var reg 1 I" single_flag $end
$var reg 2 J" state [1:0] $end
$var reg 5 K" waddr [4:0] $end
$var reg 1 L" wrap16_flag $end
$var reg 1 M" wrap4_flag $end
$var reg 1 N" wrap8_flag $end
$upscope $end
$upscope $end
$scope task read $end
$var reg 32 O" address [31:0] $end
$var reg 2 P" sel [1:0] $end
$upscope $end
$scope task write $end
$var reg 32 Q" a [31:0] $end
$var reg 32 R" address [31:0] $end
$var reg 32 S" b [31:0] $end
$var reg 2 T" sel [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
xN"
xM"
xL"
bx K"
bx J"
xI"
bx H"
bx G"
xF"
xE"
xD"
xC"
bx B"
bx A"
bx @"
bx ?"
bz >"
bx ="
bx <"
x;"
x:"
x9"
bx 8"
bx 7"
x6"
bx 5"
bx 4"
x3"
x2"
x1"
x0"
bx /"
bx ."
bx -"
bx ,"
bz +"
bx *"
bx )"
x("
x'"
x&"
bx %"
bx $"
x#"
bx ""
bx !"
x~
x}
x|
x{
bx z
bx y
bx x
bx w
bz v
bx u
bx t
xs
xr
xq
bx p
bx o
xn
bx m
bx l
xk
xj
xi
xh
bx g
bx f
bx e
bx d
bz c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
b0 X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
b0 P
b0 O
b0 N
b0 M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
bx 4
bx 3
bx 2
x1
bx 0
b0 /
bz .
z-
b0 ,
b0 +
b0 *
0)
b0 (
1'
0&
0%
b0 $
b0 #
b0 "
bx !
$end
#2
b0 l
b0 !"
b0 4"
b0 G"
05
06
07
18
0=
0B
b0 Z
0C
b0 J
b0 S
b0 a
b0 t
b0 )"
b0 <"
b0 0
b0 L
b0 Y
b0 [
0<
0A
0;
0@
0:
0?
09
0>
1&
#4
0&
#6
0C"
0L"
0E"
0N"
0D"
0M"
0F"
0I"
00"
09"
02"
0;"
01"
0:"
03"
06"
0{
0&"
0}
0("
0|
0'"
0~
0#"
b1 l
0h
0q
0j
0s
0i
0r
0k
0n
b0 J"
b0 7"
b0 $"
b0 o
1&
#8
0&
#10
b0 H
b0 Q
b0 `
b0 !
b0 K
b0 R
b0 2
b0 W
b0 f
b0 y
b0 ."
b0 A"
b0 3
b0 V
b0 e
b0 x
b0 -"
b0 @"
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
b0 4
b0 U
b0 d
b0 w
b0 ,"
b0 ?"
01
b0 m
b0 p
b0 G
b0 _
b0 g
b0 ""
b0 %"
b0 F
b0 ^
b0 z
b0 5"
b0 8"
b0 E
b0 ]
b0 /"
b0 H"
b0 K"
b0 D
b0 \
b0 B"
1&
0'
#12
0&
#14
1&
#16
0&
#18
1&
#20
0&
b10 S"
b1 Q"
b1 R"
b0 T"
1'
#22
1n
b1 J
b1 S
b1 a
b1 t
b1 )"
b1 <"
b1 o
b1 X
b1 "
b1 *
b1 M
1%
1&
#24
0&
#26
b10 l
b10 X
b1 m
b1 p
b11 2
b11 W
b11 f
b11 y
b11 ."
b11 A"
1C
11
b1 Z
1)
b10 $
b10 ,
b10 O
b1 #
b1 +
b1 N
1&
#28
0&
#30
b0 X
1B
b10 Z
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b10 o
1A
b1 O"
b0 P"
0%
1&
#32
0&
#34
0C
b0 Z
b1 X
1%
1&
#36
0&
#38
b11 X
b1 l
b1 Z
1C
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
01
0)
1&
#40
0&
#42
0B
b11 l
1k
0n
b1 X
0A
b1 o
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b11 Z
1&
#44
0&
#46
b11 X
b1 l
1B
b11 H
b11 Q
b11 `
b1 Z
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
b11 o
b10 m
b11 G
b11 _
b11 g
1A
1&
#48
0&
#50
0B
b11 l
b1 X
b1 m
0A
b1 o
b11 !
b11 K
b11 R
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b11 Z
1&
#52
0&
#54
b1 l
1B
b1 Z
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
b11 o
b10 m
1A
b11 X
b100 S"
b11 Q"
b10 R"
b1 T"
0%
1&
#56
0&
#58
0B
b11 l
b1 X
b1 m
0A
b1 o
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b10 J
b10 S
b10 a
b10 t
b10 )"
b10 <"
b11 Z
b10 "
b10 *
b10 M
1%
b1 (
b1 /
b1 P
1&
#60
0&
#62
b10 X
b1 !"
17
08
b0 l
b0 H
b0 Q
b0 `
b1 Z
b111 2
b111 W
b111 f
b111 y
b111 ."
b111 A"
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
11
b1 0
b1 L
b1 Y
b1 [
b11 o
b10 m
1A
1)
b100 $
b100 ,
b100 O
b11 #
b11 +
b11 N
1&
#64
0&
#66
0k
b10 !"
1~
b0 X
b10 ""
b10 %"
b1 $"
0A
b0 o
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b10 Z
b10 O"
b1 P"
0%
1&
#68
0&
#70
1B
b0 Z
0C
b10 $"
b11 %"
1@
b1 X
1%
1&
#72
0&
#74
b1 !"
b11 X
b100 %"
1C
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
01
b1 Z
0)
1&
#76
0&
#78
b1 X
b11 !"
0B
b11 Z
b0 !
b0 K
b0 R
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b1 $"
b10 %"
0@
1&
#80
0&
#82
1B
b111 H
b111 Q
b111 `
b1 !"
b11 X
b11 ""
b111 F
b111 ^
b111 z
1@
b11 $"
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
b1 Z
1&
#84
0&
#86
b1 X
b11 !"
0B
b11 Z
b111 !
b111 K
b111 R
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b1 $"
b10 ""
0@
1&
#88
0&
#90
1B
b1 !"
b11 ""
1@
b11 $"
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
b1 Z
b11 X
b110 S"
b101 Q"
b11 R"
b10 T"
0%
1&
#92
0&
#94
b1 X
b11 !"
0B
b11 Z
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b11 J
b11 S
b11 a
b11 t
b11 )"
b11 <"
b1 $"
b10 ""
0@
b11 "
b11 *
b11 M
1%
b10 (
b10 /
b10 P
1&
#96
0&
#98
b0 !"
b1 4"
16
07
b0 H
b0 Q
b0 `
b10 X
b11 ""
1@
b11 $"
b1011 2
b1011 W
b1011 f
b1011 y
b1011 ."
b1011 A"
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
11
b10 0
b10 L
b10 Y
b10 [
b1 Z
1)
b110 $
b110 ,
b110 O
b101 #
b101 +
b101 N
1&
#100
0&
#102
b0 X
0~
b10 4"
13"
b10 Z
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b0 $"
0@
b1 7"
b11 5"
b11 8"
b11 O"
b10 P"
0%
1&
#104
0&
#106
1B
b100 8"
1?
b10 7"
0C
b0 Z
b1 X
1%
1&
#108
0&
#110
b11 X
b1 4"
b1 Z
1C
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
01
b101 8"
0)
1&
#112
0&
#114
0B
b11 4"
b1 X
b11 8"
0?
b1 7"
b0 !
b0 K
b0 R
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b11 Z
1&
#116
0&
#118
b11 X
b1 4"
1B
b1011 H
b1011 Q
b1011 `
b1 Z
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
b11 7"
b100 5"
b1011 E
b1011 ]
b1011 /"
1?
1&
#120
0&
#122
0B
b11 4"
b1 X
b11 5"
0?
b1 7"
b1011 !
b1011 K
b1011 R
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b11 Z
1&
#124
0&
#126
b1 4"
1B
b1 Z
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
b11 7"
b100 5"
1?
b11 X
b1000 S"
b111 Q"
b100 R"
b11 T"
0%
1&
#128
0&
#130
0B
b11 4"
b1 X
b11 5"
0?
b1 7"
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b100 J
b100 S
b100 a
b100 t
b100 )"
b100 <"
b11 Z
b100 "
b100 *
b100 M
1%
b11 (
b11 /
b11 P
1&
#132
0&
#134
b10 X
b1 G"
15
06
b0 4"
b0 H
b0 Q
b0 `
b1 Z
b1111 2
b1111 W
b1111 f
b1111 y
b1111 ."
b1111 A"
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
11
b11 0
b11 L
b11 Y
b11 [
b11 7"
b100 5"
1?
1)
b1000 $
b1000 ,
b1000 O
b111 #
b111 +
b111 N
1&
#136
0&
#138
03"
b10 G"
1F"
b0 X
b100 H"
b100 K"
b1 J"
0?
b0 7"
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b10 Z
b100 O"
b11 P"
0%
1&
#140
0&
#142
1B
b0 Z
0C
b10 J"
b101 K"
1>
b1 X
1%
1&
#144
0&
#146
b1 G"
b11 X
b110 K"
1C
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
01
b1 Z
0)
1&
#148
0&
#150
b1 X
b11 G"
0B
b11 Z
b0 !
b0 K
b0 R
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b1 J"
b100 K"
0>
1&
#152
0&
#154
1B
b1111 H
b1111 Q
b1111 `
b1 G"
b11 X
b101 H"
b1111 D
b1111 \
b1111 B"
1>
b11 J"
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
b1 Z
1&
#156
0&
#158
b1 X
b11 G"
0B
b11 Z
b1111 !
b1111 K
b1111 R
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b1 J"
b100 H"
0>
1&
#160
0&
#162
1B
b1 G"
b101 H"
1>
b11 J"
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
b1 Z
b11 X
b1010 S"
b1001 Q"
b101 R"
0%
1&
#164
0&
#166
b1 X
b11 G"
0B
b11 Z
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b101 J
b101 S
b101 a
b101 t
b101 )"
b101 <"
b1 J"
b100 H"
0>
b101 "
b101 *
b101 M
1%
1&
#168
0&
#170
1B
b1 G"
b10 X
b101 H"
1>
b11 J"
b10011 2
b10011 W
b10011 f
b10011 y
b10011 ."
b10011 A"
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
11
b1 Z
1)
b1010 $
b1010 ,
b1010 O
b1001 #
b1001 +
b1001 N
1&
#172
0&
#174
b0 X
b10 G"
0B
b10 Z
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b1 J"
b101 K"
0>
b101 O"
0%
1&
#176
0&
#178
1B
b110 K"
1>
b10 J"
0C
b0 Z
b1 X
1%
1&
#180
0&
#182
b11 X
b1 G"
b1 Z
1C
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
01
b111 K"
0)
1&
#184
0&
#186
0B
b11 G"
b1 X
b101 K"
0>
b1 J"
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b11 Z
1&
#188
0&
#190
b11 X
b1 G"
1B
b10011 H
b10011 Q
b10011 `
b1 Z
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
b11 J"
b110 H"
b10011 D
b10011 \
b10011 B"
1>
1&
#192
0&
#194
0B
b11 G"
b1 X
b101 H"
0>
b1 J"
b10011 !
b10011 K
b10011 R
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b11 Z
1&
#196
0&
#198
b1 G"
1B
b1 Z
b0 I
b0 T
b0 b
b0 u
b0 *"
b0 ="
b11 J"
b110 H"
1>
b11 X
0%
1&
#200
0&
#202
0B
b11 G"
b0 X
b101 H"
0>
b1 J"
b1 I
b1 T
b1 b
b1 u
b1 *"
b1 ="
b11 Z
1&
#204
0&
#206
1B
b0 Z
0C
b11 J"
b110 H"
1>
1&
#208
0&
#210
b111 H"
1&
#212
0&
#214
bx H
bx Q
bx `
b1000 H"
bx D
bx \
bx B"
1&
#216
0&
#218
b1001 H"
1&
#220
0&
#222
b1010 H"
1&
#224
0&
#226
b1011 H"
1&
#228
0&
#230
b1100 H"
1&
#232
0&
#234
b1101 H"
1&
#236
0&
#238
b1110 H"
1&
#240
0&
#242
b1111 H"
1&
#244
0&
#246
b10000 H"
1&
#248
0&
#250
b10001 H"
1&
#252
0&
#254
b10010 H"
1&
#256
0&
#258
b10011 H"
1&
