#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Mar 05 04:06:34 2024
# Process ID: 23220
# Current directory: D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20396 D:\Downloads\Downloads\Notes\ENGG 3380\Lab 4 - ALU\Lab 4 - ALU.xpr
# Log file: D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/vivado.log
# Journal file: D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/Lab 4 - ALU.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/Lab 4 - ALU.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ALU_16Bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 08:19:03 . Memory (MB): peak = 848.441 ; gain = 639.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_16Bit' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:16]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu00' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:31]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:16]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/full_adder.vhd:4' bound to instance 'C1' of component 'full_adder' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:62]
INFO: [Synth 8-638] synthesizing module 'full_adder' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/full_adder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/full_adder.vhd:9]
INFO: [Synth 8-3491] module 'and_gate' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd:5' bound to instance 'C2' of component 'and_gate' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:70]
INFO: [Synth 8-638] synthesizing module 'and_gate' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'and_gate' (2#1) [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd:13]
INFO: [Synth 8-3491] module 'or_gate' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd:5' bound to instance 'C3' of component 'or_gate' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:76]
INFO: [Synth 8-638] synthesizing module 'or_gate' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'or_gate' (3#1) [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd:13]
INFO: [Synth 8-3491] module 'MUX31' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd:5' bound to instance 'C4' of component 'MUX31' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:82]
INFO: [Synth 8-638] synthesizing module 'MUX31' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'MUX31' (4#1) [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:16]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu01' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:32]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu02' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:33]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu03' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:34]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu04' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:36]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu05' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:37]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu06' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:38]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu07' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu08' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:41]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu09' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:42]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu10' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:43]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu11' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu12' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:46]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu13' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu14' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:48]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu15' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ALU_16Bit' (6#1) [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 08:19:04 . Memory (MB): peak = 885.848 ; gain = 676.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:43 ; elapsed = 08:19:04 . Memory (MB): peak = 885.848 ; gain = 676.484
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:55 ; elapsed = 08:19:13 . Memory (MB): peak = 1195.133 ; gain = 985.770
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.133 ; gain = 385.609
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd" into library xil_defaultlib [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd" into library xil_defaultlib [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd" into library xil_defaultlib [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd" into library xil_defaultlib [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/full_adder.vhd" into library xil_defaultlib [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/full_adder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd" into library xil_defaultlib [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd:1]
[Tue Mar 05 12:54:51 2024] Launched synth_1...
Run output will be captured here: D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/Lab 4 - ALU.runs/synth_1/runme.log
close_design
launch_runs impl_1
[Tue Mar 05 12:55:17 2024] Launched impl_1...
Run output will be captured here: D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/Lab 4 - ALU.runs/impl_1/runme.log
ls
ambiguous command name "ls": lsearch lset lsort
cd
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ALU_16Bit_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/Lab 4 - ALU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ALU_16Bit_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX31
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_16Bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_16Bit_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/Lab 4 - ALU.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ac5672e02ed46779ae6e5371e983211 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_16Bit_test_behav xil_defaultlib.ALU_16Bit_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavior of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavior of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX31 [mux31_default]
Compiling architecture behavior of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.ALU_16Bit [alu_16bit_default]
Compiling architecture behavior of entity xil_defaultlib.alu_16bit_test
Built simulation snapshot ALU_16Bit_test_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/Lab 4 - ALU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_16Bit_test_behav -key {Behavioral:sim_1:Functional:ALU_16Bit_test} -tclbatch {ALU_16Bit_test.tcl} -view {D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
open_wave_config D:/Downloads/Downloads/Notes/ENGG
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Downloads/Downloads/Notes/ENGG.wcfg'.
open_wave_config 3380/Lab
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/Lab 4 - ALU.sim/sim_1/behav/3380/Lab.wcfg'.
open_wave_config 4
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/Lab 4 - ALU.sim/sim_1/behav/4.wcfg'.
open_wave_config -
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/Lab 4 - ALU.sim/sim_1/behav/-.wcfg'.
open_wave_config ALU/ALU_16Bit_test_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/Lab 4 - ALU.sim/sim_1/behav/ALU/ALU_16Bit_test_behav.wcfg'.
source ALU_16Bit_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_16Bit_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1198.605 ; gain = 0.000
create_project StructuralALU {D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU} -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
set_property target_language VHDL [current_project]
file mkdir D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new
can't create directory "D:/Downloads/Downloads/Notes/ENGG": file already exists
file mkdir D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new
can't create directory "D:/Downloads/Downloads/Notes/ENGG": file already exists
file mkdir D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new
can't create directory "D:/Downloads/Downloads/Notes/ENGG": file already exists
file mkdir D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new
can't create directory "D:/Downloads/Downloads/Notes/ENGG": file already exists
file mkdir D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new
can't create directory "D:/Downloads/Downloads/Notes/ENGG": file already exists
file mkdir D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new
can't create directory "D:/Downloads/Downloads/Notes/ENGG": file already exists
file mkdir {D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new}
close [ open {D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/StructuralALU.vhd} w ]
add_files {{D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/StructuralALU.vhd}}
set_property file_type {VHDL 2008} [get_files  {{D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/StructuralALU.vhd}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project {Lab 4 - ALU}
current_project StructuralALU
add_files -norecurse {{D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd} {D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd} {D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd}}
close [ open {D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/full_adder.vhd} w ]
add_files {{D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/full_adder.vhd}}
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/full_adder.vhd:1]
[Tue Mar 05 13:57:48 2024] Launched synth_1...
Run output will be captured here: D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {{D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
close [ open {D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/xor_gate.vhd} w ]
add_files {{D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/xor_gate.vhd}}
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
close [ open {D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd} w ]
add_files {{D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files  {{D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/StructuralALU.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: StructuralALU
ERROR: [Synth 8-2715] syntax error near { [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:90]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:41 ; elapsed = 10:33:03 . Memory (MB): peak = 1198.605 ; gain = 989.242
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near { [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:90]
ERROR: [Synth 8-2715] syntax error near { [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:90]
INFO: [Synth 8-2810] unit behavior ignored due to previous errors [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:42 ; elapsed = 10:33:03 . Memory (MB): peak = 1198.605 ; gain = 989.242
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
current_project {Lab 4 - ALU}
current_project StructuralALU
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: StructuralALU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:48 ; elapsed = 10:33:48 . Memory (MB): peak = 1199.191 ; gain = 989.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'StructuralALU' [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd:16]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu00' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:16]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'C1' of component 'full_adder' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:62]
INFO: [Synth 8-638] synthesizing module 'full_adder' [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/full_adder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/full_adder.vhd:9]
INFO: [Synth 8-3491] module 'and_gate' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd:5' bound to instance 'C2' of component 'and_gate' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:70]
INFO: [Synth 8-638] synthesizing module 'and_gate' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'and_gate' (2#1) [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd:13]
INFO: [Synth 8-3491] module 'or_gate' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd:5' bound to instance 'C3' of component 'or_gate' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:76]
INFO: [Synth 8-638] synthesizing module 'or_gate' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'or_gate' (3#1) [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd:13]
INFO: [Synth 8-3491] module 'MUX31' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd:5' bound to instance 'C4' of component 'MUX31' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:82]
INFO: [Synth 8-638] synthesizing module 'MUX31' [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'MUX31' (4#1) [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:16]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu01' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd:35]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu02' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd:36]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu03' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd:37]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu04' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu05' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd:40]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu06' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd:41]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd:5' bound to instance 'alu07' of component 'ALU' [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'StructuralALU' (6#1) [D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd:16]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port Sout[15]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port Sout[14]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port Sout[13]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port Sout[12]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port Sout[11]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port Sout[10]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port Sout[9]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port Sout[8]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port A[15]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port A[14]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port A[13]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port A[12]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port A[11]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port A[10]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port A[9]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port A[8]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port B[15]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port B[14]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port B[13]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port B[12]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port B[11]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port B[10]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port B[9]
WARNING: [Synth 8-3331] design StructuralALU has unconnected port B[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:49 ; elapsed = 10:33:49 . Memory (MB): peak = 1199.191 ; gain = 989.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:49 ; elapsed = 10:33:49 . Memory (MB): peak = 1199.191 ; gain = 989.828
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:54 ; elapsed = 10:33:52 . Memory (MB): peak = 1318.508 ; gain = 1109.145
27 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.508 ; gain = 119.902
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
current_project StructuralALU
current_project {Lab 4 - ALU}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StructuralALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj StructuralALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/xor_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor_gate
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX31
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.srcs/sources_1/new/lol.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity StructuralALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 03679fce953343788669f9867db01a74 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot StructuralALU_behav xil_defaultlib.StructuralALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavior of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavior of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavior of entity xil_defaultlib.xor_gate [xor_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX31 [mux31_default]
Compiling architecture behavior of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.structuralalu
Built simulation snapshot StructuralALU_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Downloads/Downloads/Notes/ENGG -notrace
invalid command name "Common"
    while executing
"Common 17-165"
    invoked from within
"ERROR: [Common 17-165] Too many positional options when parsing 'ALU.hw/webtalk/labtool_webtalk.log', please type 'webtalk -help' for usage info."
    (file "D:/Downloads/Downloads/Notes/ENGG" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 05 15:22:52 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Downloads/Downloads/Notes/ENGG 3380/StructuralALU/StructuralALU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "StructuralALU_behav -key {Behavioral:sim_1:Functional:StructuralALU} -tclbatch {StructuralALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source StructuralALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StructuralALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1318.508 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 05 23:40:43 2024...
