0.7
2020.2
May 21 2025
22:59:56
/home/Sol/Digital-System-Design-II/alu32/alu32.sim/sim_1/impl/timing/xsim/alu32TB_time_impl.v,1757126182,verilog,,,,alu32;glbl,,,../../../../../../../Xilinx/Vivado/2025.1/data/rsb/busdef,,,,,
/home/Sol/Digital-System-Design-II/alu32/alu32.srcs/sim_1/new/alu32TB.vhd,1756825331,vhdl,,,,alu32tb,,,,,,,,
/home/Sol/Digital-System-Design-II/alu32/alu32.srcs/sources_1/new/globals.vhd,1756594213,vhdl,/home/Sol/Digital-System-Design-II/alu32/alu32.srcs/sim_1/new/alu32TB.vhd,,,globals,,,,,,,,
