--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml toplvl.twx toplvl.ncd -o toplvl.twr toplvl.pcf -ucf exam1.ucf

Design file:              toplvl.ncd
Physical constraint file: toplvl.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: OFFSET = OUT 5.667 ns AFTER COMP "d_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 2 failing endpoints
 2 timing errors detected.
 Minimum allowable offset is   9.788ns.
--------------------------------------------------------------------------------

Paths for end point oe_l (P57.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -4.121ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd12 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      6.147ns (Levels of Logic = 2)
  Clock Path Delay:     3.616ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y3.CLK      net (fanout=44)       1.463   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.246ns logic, 2.370ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd12 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.BQ       Tcko                  0.430   controlModule/state_FSM_FFd2
                                                       controlModule/state_FSM_FFd12
    SLICE_X17Y2.D2       net (fanout=6)        0.739   controlModule/state_FSM_FFd12
    SLICE_X17Y2.D        Tilo                  0.259   oe_l_OBUF
                                                       controlModule/state_oe_l1
    P57.O                net (fanout=1)        2.377   oe_l_OBUF
    P57.PAD              Tioop                 2.342   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      6.147ns (3.031ns logic, 3.116ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -3.880ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd1 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      5.906ns (Levels of Logic = 2)
  Clock Path Delay:     3.616ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y3.CLK      net (fanout=44)       1.463   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.246ns logic, 2.370ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd1 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.AQ       Tcko                  0.430   controlModule/state_FSM_FFd2
                                                       controlModule/state_FSM_FFd1
    SLICE_X17Y2.D4       net (fanout=5)        0.498   controlModule/state_FSM_FFd1
    SLICE_X17Y2.D        Tilo                  0.259   oe_l_OBUF
                                                       controlModule/state_oe_l1
    P57.O                net (fanout=1)        2.377   oe_l_OBUF
    P57.PAD              Tioop                 2.342   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (3.031ns logic, 2.875ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -3.723ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd11 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      5.747ns (Levels of Logic = 2)
  Clock Path Delay:     3.618ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y2.CLK      net (fanout=44)       1.465   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.246ns logic, 2.372ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd11 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.CQ       Tcko                  0.525   controlModule/state_FSM_FFd11
                                                       controlModule/state_FSM_FFd11
    SLICE_X17Y2.D5       net (fanout=3)        0.244   controlModule/state_FSM_FFd11
    SLICE_X17Y2.D        Tilo                  0.259   oe_l_OBUF
                                                       controlModule/state_oe_l1
    P57.O                net (fanout=1)        2.377   oe_l_OBUF
    P57.PAD              Tioop                 2.342   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (3.126ns logic, 2.621ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point rd_l (P58.PAD), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -4.115ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd9 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      6.141ns (Levels of Logic = 2)
  Clock Path Delay:     3.616ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y3.CLK      net (fanout=44)       1.463   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.246ns logic, 2.370ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd9 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y3.CQ       Tcko                  0.525   controlModule/state_FSM_FFd10
                                                       controlModule/state_FSM_FFd9
    SLICE_X17Y2.D1       net (fanout=5)        0.745   controlModule/state_FSM_FFd9
    SLICE_X17Y2.DMUX     Tilo                  0.337   oe_l_OBUF
                                                       controlModule/state__n01191
    P58.O                net (fanout=1)        2.192   rd_l_OBUF
    P58.PAD              Tioop                 2.342   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (3.204ns logic, 2.937ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -4.014ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd12 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      6.040ns (Levels of Logic = 2)
  Clock Path Delay:     3.616ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y3.CLK      net (fanout=44)       1.463   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.246ns logic, 2.370ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd12 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.BQ       Tcko                  0.430   controlModule/state_FSM_FFd2
                                                       controlModule/state_FSM_FFd12
    SLICE_X17Y2.D2       net (fanout=6)        0.739   controlModule/state_FSM_FFd12
    SLICE_X17Y2.DMUX     Tilo                  0.337   oe_l_OBUF
                                                       controlModule/state__n01191
    P58.O                net (fanout=1)        2.192   rd_l_OBUF
    P58.PAD              Tioop                 2.342   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (3.109ns logic, 2.931ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -3.962ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd10 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      5.988ns (Levels of Logic = 2)
  Clock Path Delay:     3.616ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y3.CLK      net (fanout=44)       1.463   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.246ns logic, 2.370ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd10 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y3.DQ       Tcko                  0.525   controlModule/state_FSM_FFd10
                                                       controlModule/state_FSM_FFd10
    SLICE_X17Y2.D3       net (fanout=3)        0.592   controlModule/state_FSM_FFd10
    SLICE_X17Y2.DMUX     Tilo                  0.337   oe_l_OBUF
                                                       controlModule/state__n01191
    P58.O                net (fanout=1)        2.192   rd_l_OBUF
    P58.PAD              Tioop                 2.342   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      5.988ns (3.204ns logic, 2.784ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP "d_clk";
--------------------------------------------------------------------------------

Paths for end point rd_l (P58.PAD), 5 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.993ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd10 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.785ns (Levels of Logic = 2)
  Clock Path Delay:     1.233ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y3.CLK      net (fanout=44)       0.520   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.380ns logic, 0.853ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd10 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y3.DQ       Tcko                  0.234   controlModule/state_FSM_FFd10
                                                       controlModule/state_FSM_FFd10
    SLICE_X17Y2.D3       net (fanout=3)        0.284   controlModule/state_FSM_FFd10
    SLICE_X17Y2.DMUX     Tilo                  0.203   oe_l_OBUF
                                                       controlModule/state__n01191
    P58.O                net (fanout=1)        1.026   rd_l_OBUF
    P58.PAD              Tioop                 1.038   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (1.475ns logic, 1.310ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.897ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd1 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.689ns (Levels of Logic = 2)
  Clock Path Delay:     1.233ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y3.CLK      net (fanout=44)       0.520   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.380ns logic, 0.853ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd1 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.AQ       Tcko                  0.198   controlModule/state_FSM_FFd2
                                                       controlModule/state_FSM_FFd1
    SLICE_X17Y2.D4       net (fanout=5)        0.224   controlModule/state_FSM_FFd1
    SLICE_X17Y2.DMUX     Tilo                  0.203   oe_l_OBUF
                                                       controlModule/state__n01191
    P58.O                net (fanout=1)        1.026   rd_l_OBUF
    P58.PAD              Tioop                 1.038   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (1.439ns logic, 1.250ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.774ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd11 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.564ns (Levels of Logic = 2)
  Clock Path Delay:     1.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y2.CLK      net (fanout=44)       0.522   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.380ns logic, 0.855ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd11 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.CQ       Tcko                  0.234   controlModule/state_FSM_FFd11
                                                       controlModule/state_FSM_FFd11
    SLICE_X17Y2.D5       net (fanout=3)        0.063   controlModule/state_FSM_FFd11
    SLICE_X17Y2.DMUX     Tilo                  0.203   oe_l_OBUF
                                                       controlModule/state__n01191
    P58.O                net (fanout=1)        1.026   rd_l_OBUF
    P58.PAD              Tioop                 1.038   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (1.475ns logic, 1.089ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point oe_l (P57.PAD), 3 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.095ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd12 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.887ns (Levels of Logic = 2)
  Clock Path Delay:     1.233ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y3.CLK      net (fanout=44)       0.520   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.380ns logic, 0.853ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd12 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.BQ       Tcko                  0.198   controlModule/state_FSM_FFd2
                                                       controlModule/state_FSM_FFd12
    SLICE_X17Y2.D2       net (fanout=6)        0.374   controlModule/state_FSM_FFd12
    SLICE_X17Y2.D        Tilo                  0.156   oe_l_OBUF
                                                       controlModule/state_oe_l1
    P57.O                net (fanout=1)        1.121   oe_l_OBUF
    P57.PAD              Tioop                 1.038   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (1.392ns logic, 1.495ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.945ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd1 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.737ns (Levels of Logic = 2)
  Clock Path Delay:     1.233ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y3.CLK      net (fanout=44)       0.520   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.380ns logic, 0.853ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd1 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.AQ       Tcko                  0.198   controlModule/state_FSM_FFd2
                                                       controlModule/state_FSM_FFd1
    SLICE_X17Y2.D4       net (fanout=5)        0.224   controlModule/state_FSM_FFd1
    SLICE_X17Y2.D        Tilo                  0.156   oe_l_OBUF
                                                       controlModule/state_oe_l1
    P57.O                net (fanout=1)        1.121   oe_l_OBUF
    P57.PAD              Tioop                 1.038   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (1.392ns logic, 1.345ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.822ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd11 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Delay:     1.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y2.CLK      net (fanout=44)       0.522   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.380ns logic, 0.855ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd11 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.CQ       Tcko                  0.234   controlModule/state_FSM_FFd11
                                                       controlModule/state_FSM_FFd11
    SLICE_X17Y2.D5       net (fanout=3)        0.063   controlModule/state_FSM_FFd11
    SLICE_X17Y2.D        Tilo                  0.156   oe_l_OBUF
                                                       controlModule/state_oe_l1
    P57.O                net (fanout=1)        1.121   oe_l_OBUF
    P57.PAD              Tioop                 1.038   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (1.428ns logic, 1.184ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "d_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (0 setup errors, 3 hold errors)
 Minimum allowable offset is   1.960ns.
--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd1 (SLICE_X17Y3.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.040ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_h (PAD)
  Destination:          controlModule/state_FSM_FFd1 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          9.000ns
  Data Path Delay:      4.629ns (Levels of Logic = 3)
  Clock Path Delay:     2.694ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_h to controlModule/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P69.I                Tiopi                 1.037   reset_h
                                                       reset_h
                                                       reset_h_IBUF
                                                       ProtoComp1.IMUX
    SLICE_X17Y3.B6       net (fanout=44)       2.730   reset_h_IBUF
    SLICE_X17Y3.B        Tilo                  0.259   controlModule/state_FSM_FFd2
                                                       controlModule/reset_ext_crap_OR_1_o1
    SLICE_X17Y3.A5       net (fanout=1)        0.230   controlModule/state_FSM_FFd12_rstpot
    SLICE_X17Y3.CLK      Tas                   0.373   controlModule/state_FSM_FFd2
                                                       controlModule/state_FSM_FFd1_rstpot
                                                       controlModule/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.629ns (1.669ns logic, 2.960ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.902   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.716   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y3.CLK      net (fanout=44)       0.879   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (1.099ns logic, 1.595ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd5 (SLICE_X14Y4.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.287ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_h (PAD)
  Destination:          controlModule/state_FSM_FFd5 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          9.000ns
  Data Path Delay:      4.380ns (Levels of Logic = 2)
  Clock Path Delay:     2.692ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_h to controlModule/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P69.I                Tiopi                 1.037   reset_h
                                                       reset_h
                                                       reset_h_IBUF
                                                       ProtoComp1.IMUX
    SLICE_X14Y4.C4       net (fanout=44)       2.994   reset_h_IBUF
    SLICE_X14Y4.CLK      Tas                   0.349   controlModule/state_FSM_FFd6
                                                       controlModule/state_FSM_FFd5_rstpot
                                                       controlModule/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      4.380ns (1.386ns logic, 2.994ns route)
                                                       (31.6% logic, 68.4% route)

  Minimum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.902   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.716   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X14Y4.CLK      net (fanout=44)       0.877   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (1.099ns logic, 1.593ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd2 (SLICE_X17Y3.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.314ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_h (PAD)
  Destination:          controlModule/state_FSM_FFd2 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          9.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 2)
  Clock Path Delay:     2.694ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_h to controlModule/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P69.I                Tiopi                 1.037   reset_h
                                                       reset_h
                                                       reset_h_IBUF
                                                       ProtoComp1.IMUX
    SLICE_X17Y3.C3       net (fanout=44)       2.945   reset_h_IBUF
    SLICE_X17Y3.CLK      Tas                   0.373   controlModule/state_FSM_FFd2
                                                       controlModule/state_FSM_FFd2_rstpot
                                                       controlModule/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (1.410ns logic, 2.945ns route)
                                                       (32.4% logic, 67.6% route)

  Minimum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.902   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.716   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y3.CLK      net (fanout=44)       0.879   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (1.099ns logic, 1.595ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "d_clk";
--------------------------------------------------------------------------------

Paths for end point controlModule/d_lower_4 (SLICE_X3Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.135ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               data<4> (PAD)
  Destination:          controlModule/d_lower_4 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          0.500ns
  Data Path Delay:      3.051ns (Levels of Logic = 1)
  Clock Path Delay:     3.661ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: data<4> to controlModule/d_lower_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 0.902   data<4>
                                                       data<4>
                                                       data_4_IBUF
                                                       ProtoComp1.IMUX.5
    SLICE_X3Y2.AX        net (fanout=1)        2.103   data_4_IBUF
    SLICE_X3Y2.CLK       Tckdi       (-Th)    -0.046   controlModule/d_lower<7>
                                                       controlModule/d_lower_4
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (0.948ns logic, 2.103ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/d_lower_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X3Y2.CLK       net (fanout=44)       1.508   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.246ns logic, 2.415ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/d_lower_0 (SLICE_X5Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.128ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               data<0> (PAD)
  Destination:          controlModule/d_lower_0 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          0.500ns
  Data Path Delay:      3.051ns (Levels of Logic = 1)
  Clock Path Delay:     3.654ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: data<0> to controlModule/d_lower_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P47.I                Tiopi                 0.902   data<0>
                                                       data<0>
                                                       data_0_IBUF
                                                       ProtoComp1.IMUX.1
    SLICE_X5Y2.AX        net (fanout=1)        2.103   data_0_IBUF
    SLICE_X5Y2.CLK       Tckdi       (-Th)    -0.046   controlModule/d_lower<3>
                                                       controlModule/d_lower_0
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (0.948ns logic, 2.103ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/d_lower_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X5Y2.CLK       net (fanout=44)       1.501   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (1.246ns logic, 2.408ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/d_lower_6 (SLICE_X3Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.028ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               data<6> (PAD)
  Destination:          controlModule/d_lower_6 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          0.500ns
  Data Path Delay:      3.158ns (Levels of Logic = 1)
  Clock Path Delay:     3.661ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: data<6> to controlModule/d_lower_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P38.I                Tiopi                 0.902   data<6>
                                                       data<6>
                                                       data_6_IBUF
                                                       ProtoComp1.IMUX.7
    SLICE_X3Y2.CX        net (fanout=1)        2.210   data_6_IBUF
    SLICE_X3Y2.CLK       Tckdi       (-Th)    -0.046   controlModule/d_lower<7>
                                                       controlModule/d_lower_6
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.948ns logic, 2.210ns route)
                                                       (30.0% logic, 70.0% route)

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/d_lower_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X3Y2.CLK       net (fanout=44)       1.508   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.246ns logic, 2.415ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock d_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data<0>     |    0.670(R)|      SLOW  |    0.628(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<1>     |    0.854(R)|      SLOW  |    0.458(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<2>     |    1.025(R)|      SLOW  |    0.293(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<3>     |    1.296(R)|      SLOW  |    0.027(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<4>     |    0.663(R)|      SLOW  |    0.635(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<5>     |    1.020(R)|      SLOW  |    0.297(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<6>     |    0.779(R)|      SLOW  |    0.528(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<7>     |    0.845(R)|      SLOW  |    0.466(R)|      SLOW  |d_clk_BUFGP       |   0.000|
reset_h     |    1.960(R)|      SLOW  |   -0.013(R)|      SLOW  |d_clk_BUFGP       |   0.000|
rxf_l       |    1.643(R)|      SLOW  |    0.348(R)|      SLOW  |d_clk_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock d_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
oe_l        |         9.788(R)|      SLOW  |         3.822(R)|      FAST  |d_clk_BUFGP       |   0.000|
rd_l        |         9.782(R)|      SLOW  |         3.774(R)|      FAST  |d_clk_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "d_clk";
Worst Case Data Window 2.595; Ideal Clock Offset To Actual Clock -3.588; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
data<0>           |    0.670(R)|      SLOW  |    0.628(R)|      SLOW  |    8.330|   -0.128|        4.229|
data<1>           |    0.854(R)|      SLOW  |    0.458(R)|      SLOW  |    8.146|    0.042|        4.052|
data<2>           |    1.025(R)|      SLOW  |    0.293(R)|      SLOW  |    7.975|    0.207|        3.884|
data<3>           |    1.296(R)|      SLOW  |    0.027(R)|      SLOW  |    7.704|    0.473|        3.616|
data<4>           |    0.663(R)|      SLOW  |    0.635(R)|      SLOW  |    8.337|   -0.135|        4.236|
data<5>           |    1.020(R)|      SLOW  |    0.297(R)|      SLOW  |    7.980|    0.203|        3.889|
data<6>           |    0.779(R)|      SLOW  |    0.528(R)|      SLOW  |    8.221|   -0.028|        4.125|
data<7>           |    0.845(R)|      SLOW  |    0.466(R)|      SLOW  |    8.155|    0.034|        4.060|
reset_h           |    1.960(R)|      SLOW  |   -0.013(R)|      SLOW  |    7.040|    0.513|        3.264|
rxf_l             |    1.643(R)|      SLOW  |    0.348(R)|      SLOW  |    7.357|    0.152|        3.603|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.960|         -  |       0.635|         -  |    7.040|   -0.135|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 5.667 ns AFTER COMP "d_clk";
Bus Skew: 0.006 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
oe_l                                           |        9.788|      SLOW  |        3.822|      FAST  |         0.006|
rd_l                                           |        9.782|      SLOW  |        3.774|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 5  Score: 8527  (Setup/Max: 8236, Hold: 291)

Constraints cover 40 paths, 0 nets, and 46 connections

Design statistics:
   Minimum input required time before clock:   1.960ns
   Minimum output required time after clock:   9.788ns


Analysis completed Thu Feb 25 15:28:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



