{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 15:33:32 2019 " "Info: Processing started: Thu May 16 15:33:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project2 -c project2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project2 -c project2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 280 -8 160 296 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.900 ns + Longest register register " "Info: + Longest register to register delay is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X56_Y34_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y34_N21; Fanout = 3; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.275 ns) 0.591 ns Adder8_4bits:inst\|fulladder2:inst2\|inst7~0 2 COMB LCCOMB_X56_Y34_N0 2 " "Info: 2: + IC(0.316 ns) + CELL(0.275 ns) = 0.591 ns; Loc. = LCCOMB_X56_Y34_N0; Fanout = 2; COMB Node = 'Adder8_4bits:inst\|fulladder2:inst2\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] Adder8_4bits:inst|fulladder2:inst2|inst7~0 } "NODE_NAME" } } { "fulladder2.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/fulladder2.bdf" { { 224 632 696 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 1.003 ns Adder8_4bits:inst\|fulladder2:inst1\|inst7~0 3 COMB LCCOMB_X56_Y34_N18 3 " "Info: 3: + IC(0.262 ns) + CELL(0.150 ns) = 1.003 ns; Loc. = LCCOMB_X56_Y34_N18; Fanout = 3; COMB Node = 'Adder8_4bits:inst\|fulladder2:inst1\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Adder8_4bits:inst|fulladder2:inst2|inst7~0 Adder8_4bits:inst|fulladder2:inst1|inst7~0 } "NODE_NAME" } } { "fulladder2.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/fulladder2.bdf" { { 224 632 696 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 1.408 ns Adder8_4bits:inst\|halfadder:inst6\|inst4 4 COMB LCCOMB_X56_Y34_N12 3 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 1.408 ns; Loc. = LCCOMB_X56_Y34_N12; Fanout = 3; COMB Node = 'Adder8_4bits:inst\|halfadder:inst6\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Adder8_4bits:inst|fulladder2:inst1|inst7~0 Adder8_4bits:inst|halfadder:inst6|inst4 } "NODE_NAME" } } { "halfadder.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/halfadder.bdf" { { 136 392 456 184 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.816 ns Adder8_4bits:inst\|halfadder:inst9\|inst 5 COMB LCCOMB_X56_Y34_N24 1 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 1.816 ns; Loc. = LCCOMB_X56_Y34_N24; Fanout = 1; COMB Node = 'Adder8_4bits:inst\|halfadder:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Adder8_4bits:inst|halfadder:inst6|inst4 Adder8_4bits:inst|halfadder:inst9|inst } "NODE_NAME" } } { "halfadder.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/halfadder.bdf" { { 40 392 456 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.900 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 6 REG LCFF_X56_Y34_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.900 ns; Loc. = LCFF_X56_Y34_N25; Fanout = 2; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Adder8_4bits:inst|halfadder:inst9|inst lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.809 ns ( 42.58 % ) " "Info: Total cell delay = 0.809 ns ( 42.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 57.42 % ) " "Info: Total interconnect delay = 1.091 ns ( 57.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] Adder8_4bits:inst|fulladder2:inst2|inst7~0 Adder8_4bits:inst|fulladder2:inst1|inst7~0 Adder8_4bits:inst|halfadder:inst6|inst4 Adder8_4bits:inst|halfadder:inst9|inst lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} Adder8_4bits:inst|fulladder2:inst2|inst7~0 {} Adder8_4bits:inst|fulladder2:inst1|inst7~0 {} Adder8_4bits:inst|halfadder:inst6|inst4 {} Adder8_4bits:inst|halfadder:inst9|inst {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.316ns 0.262ns 0.255ns 0.258ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.691 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 280 -8 160 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 280 -8 160 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X56_Y34_N25 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X56_Y34_N25; Fanout = 2; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.691 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 280 -8 160 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 280 -8 160 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X56_Y34_N21 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X56_Y34_N21; Fanout = 3; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] Adder8_4bits:inst|fulladder2:inst2|inst7~0 Adder8_4bits:inst|fulladder2:inst1|inst7~0 Adder8_4bits:inst|halfadder:inst6|inst4 Adder8_4bits:inst|halfadder:inst9|inst lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} Adder8_4bits:inst|fulladder2:inst2|inst7~0 {} Adder8_4bits:inst|fulladder2:inst1|inst7~0 {} Adder8_4bits:inst|halfadder:inst6|inst4 {} Adder8_4bits:inst|halfadder:inst9|inst {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.316ns 0.262ns 0.255ns 0.258ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] I\[0\] clk 4.718 ns register " "Info: tsu for register \"lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"I\[0\]\", clock pin = \"clk\") is 4.718 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.445 ns + Longest pin register " "Info: + Longest pin to register delay is 7.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns I\[0\] 1 PIN PIN_B20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B20; Fanout = 3; PIN Node = 'I\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[0] } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 56 -16 152 72 "I\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.849 ns) + CELL(0.437 ns) 6.136 ns Adder8_4bits:inst\|fulladder2:inst2\|inst7~0 2 COMB LCCOMB_X56_Y34_N0 2 " "Info: 2: + IC(4.849 ns) + CELL(0.437 ns) = 6.136 ns; Loc. = LCCOMB_X56_Y34_N0; Fanout = 2; COMB Node = 'Adder8_4bits:inst\|fulladder2:inst2\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { I[0] Adder8_4bits:inst|fulladder2:inst2|inst7~0 } "NODE_NAME" } } { "fulladder2.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/fulladder2.bdf" { { 224 632 696 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 6.548 ns Adder8_4bits:inst\|fulladder2:inst1\|inst7~0 3 COMB LCCOMB_X56_Y34_N18 3 " "Info: 3: + IC(0.262 ns) + CELL(0.150 ns) = 6.548 ns; Loc. = LCCOMB_X56_Y34_N18; Fanout = 3; COMB Node = 'Adder8_4bits:inst\|fulladder2:inst1\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Adder8_4bits:inst|fulladder2:inst2|inst7~0 Adder8_4bits:inst|fulladder2:inst1|inst7~0 } "NODE_NAME" } } { "fulladder2.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/fulladder2.bdf" { { 224 632 696 272 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 6.953 ns Adder8_4bits:inst\|halfadder:inst6\|inst4 4 COMB LCCOMB_X56_Y34_N12 3 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 6.953 ns; Loc. = LCCOMB_X56_Y34_N12; Fanout = 3; COMB Node = 'Adder8_4bits:inst\|halfadder:inst6\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Adder8_4bits:inst|fulladder2:inst1|inst7~0 Adder8_4bits:inst|halfadder:inst6|inst4 } "NODE_NAME" } } { "halfadder.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/halfadder.bdf" { { 136 392 456 184 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 7.361 ns Adder8_4bits:inst\|halfadder:inst9\|inst 5 COMB LCCOMB_X56_Y34_N24 1 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 7.361 ns; Loc. = LCCOMB_X56_Y34_N24; Fanout = 1; COMB Node = 'Adder8_4bits:inst\|halfadder:inst9\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Adder8_4bits:inst|halfadder:inst6|inst4 Adder8_4bits:inst|halfadder:inst9|inst } "NODE_NAME" } } { "halfadder.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/halfadder.bdf" { { 40 392 456 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.445 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 6 REG LCFF_X56_Y34_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 7.445 ns; Loc. = LCFF_X56_Y34_N25; Fanout = 2; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Adder8_4bits:inst|halfadder:inst9|inst lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.821 ns ( 24.46 % ) " "Info: Total cell delay = 1.821 ns ( 24.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.624 ns ( 75.54 % ) " "Info: Total interconnect delay = 5.624 ns ( 75.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.445 ns" { I[0] Adder8_4bits:inst|fulladder2:inst2|inst7~0 Adder8_4bits:inst|fulladder2:inst1|inst7~0 Adder8_4bits:inst|halfadder:inst6|inst4 Adder8_4bits:inst|halfadder:inst9|inst lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.445 ns" { I[0] {} I[0]~combout {} Adder8_4bits:inst|fulladder2:inst2|inst7~0 {} Adder8_4bits:inst|fulladder2:inst1|inst7~0 {} Adder8_4bits:inst|halfadder:inst6|inst4 {} Adder8_4bits:inst|halfadder:inst9|inst {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.849ns 0.262ns 0.255ns 0.258ns 0.000ns } { 0.000ns 0.850ns 0.437ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.691 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 280 -8 160 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 280 -8 160 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X56_Y34_N25 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X56_Y34_N25; Fanout = 2; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.445 ns" { I[0] Adder8_4bits:inst|fulladder2:inst2|inst7~0 Adder8_4bits:inst|fulladder2:inst1|inst7~0 Adder8_4bits:inst|halfadder:inst6|inst4 Adder8_4bits:inst|halfadder:inst9|inst lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.445 ns" { I[0] {} I[0]~combout {} Adder8_4bits:inst|fulladder2:inst2|inst7~0 {} Adder8_4bits:inst|fulladder2:inst1|inst7~0 {} Adder8_4bits:inst|halfadder:inst6|inst4 {} Adder8_4bits:inst|halfadder:inst9|inst {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.849ns 0.262ns 0.255ns 0.258ns 0.000ns } { 0.000ns 0.850ns 0.437ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ACC\[1\] lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 9.057 ns register " "Info: tco from clock \"clk\" to destination pin \"ACC\[1\]\" through register \"lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 9.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.691 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 280 -8 160 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 280 -8 160 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X56_Y34_N21 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X56_Y34_N21; Fanout = 3; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.116 ns + Longest register pin " "Info: + Longest register to pin delay is 6.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X56_Y34_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y34_N21; Fanout = 3; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.308 ns) + CELL(2.808 ns) 6.116 ns ACC\[1\] 2 PIN PIN_AF21 0 " "Info: 2: + IC(3.308 ns) + CELL(2.808 ns) = 6.116 ns; Loc. = PIN_AF21; Fanout = 0; PIN Node = 'ACC\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.116 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ACC[1] } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 64 952 1128 80 "ACC\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 45.91 % ) " "Info: Total cell delay = 2.808 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.308 ns ( 54.09 % ) " "Info: Total interconnect delay = 3.308 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.116 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ACC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.116 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} ACC[1] {} } { 0.000ns 3.308ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.116 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ACC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.116 ns" { lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] {} ACC[1] {} } { 0.000ns 3.308ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] I\[2\] clk 0.338 ns register " "Info: th for register \"lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"I\[2\]\", clock pin = \"clk\") is 0.338 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.691 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 280 -8 160 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 280 -8 160 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X56_Y34_N27 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X56_Y34_N27; Fanout = 3; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.619 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns I\[2\] 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'I\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[2] } "NODE_NAME" } } { "Accumulator.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/Accumulator.bdf" { { 56 -16 152 72 "I\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.150 ns) 2.535 ns Adder8_4bits:inst\|fulladder2:inst1\|inst1~0 2 COMB LCCOMB_X56_Y34_N26 1 " "Info: 2: + IC(1.406 ns) + CELL(0.150 ns) = 2.535 ns; Loc. = LCCOMB_X56_Y34_N26; Fanout = 1; COMB Node = 'Adder8_4bits:inst\|fulladder2:inst1\|inst1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { I[2] Adder8_4bits:inst|fulladder2:inst1|inst1~0 } "NODE_NAME" } } { "fulladder2.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex2 psifiaki 2/fulladder2.bdf" { { 40 600 664 88 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.619 ns lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X56_Y34_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.619 ns; Loc. = LCFF_X56_Y34_N27; Fanout = 3; REG Node = 'lpm_ff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Adder8_4bits:inst|fulladder2:inst1|inst1~0 lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 46.32 % ) " "Info: Total cell delay = 1.213 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.406 ns ( 53.68 % ) " "Info: Total interconnect delay = 1.406 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { I[2] Adder8_4bits:inst|fulladder2:inst1|inst1~0 lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { I[2] {} I[2]~combout {} Adder8_4bits:inst|fulladder2:inst1|inst1~0 {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.406ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk~clkctrl lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { I[2] Adder8_4bits:inst|fulladder2:inst1|inst1~0 lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { I[2] {} I[2]~combout {} Adder8_4bits:inst|fulladder2:inst1|inst1~0 {} lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.406ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:33:32 2019 " "Info: Processing ended: Thu May 16 15:33:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
