
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= LIMMEXT.Out=>B_EX.In                                   Premise(F9)
	S12= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F10)
	S13= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F12)
	S15= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F13)
	S16= FU.Bub_ID=>CU_ID.Bub                                   Premise(F14)
	S17= FU.Halt_ID=>CU_ID.Halt                                 Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F17)
	S20= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S21= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S22= ICache.Hit=>CU_IF.ICacheHit                            Premise(F20)
	S23= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F21)
	S24= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F22)
	S25= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S28= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F28)
	S31= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F29)
	S32= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F30)
	S33= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F31)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S35= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F33)
	S36= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F34)
	S37= IR_EX.Out=>FU.IR_EX                                    Premise(F35)
	S38= IR_ID.Out=>FU.IR_ID                                    Premise(F36)
	S39= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F37)
	S40= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F38)
	S41= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F39)
	S42= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F40)
	S43= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F41)
	S44= ALU.Out=>FU.InEX                                       Premise(F42)
	S45= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F43)
	S46= GPR.Rdata1=>FU.InID1                                   Premise(F44)
	S47= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F45)
	S48= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F46)
	S49= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F47)
	S50= IR_ID.Out25_21=>GPR.RReg1                              Premise(F48)
	S51= IR_WB.Out20_16=>GPR.WReg                               Premise(F49)
	S52= IMMU.Addr=>IAddrReg.In                                 Premise(F50)
	S53= PC.Out=>ICache.IEA                                     Premise(F51)
	S54= ICache.IEA=addr                                        Path(S4,S53)
	S55= ICache.Hit=ICacheHit(addr)                             ICache-Search(S54)
	S56= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S55,S22)
	S57= FU.ICacheHit=ICacheHit(addr)                           Path(S55,S34)
	S58= PC.Out=>ICache.IEA                                     Premise(F52)
	S59= IMem.MEM8WordOut=>ICache.WData                         Premise(F53)
	S60= ICache.Out=>ICacheReg.In                               Premise(F54)
	S61= PC.Out=>IMMU.IEA                                       Premise(F55)
	S62= IMMU.IEA=addr                                          Path(S4,S61)
	S63= CP0.ASID=>IMMU.PID                                     Premise(F56)
	S64= IMMU.PID=pid                                           Path(S3,S63)
	S65= IMMU.Addr={pid,addr}                                   IMMU-Search(S64,S62)
	S66= IAddrReg.In={pid,addr}                                 Path(S65,S52)
	S67= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S64,S62)
	S68= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S67,S23)
	S69= IAddrReg.Out=>IMem.RAddr                               Premise(F57)
	S70= ICacheReg.Out=>IRMux.CacheData                         Premise(F58)
	S71= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F59)
	S72= IMem.Out=>IRMux.MemData                                Premise(F60)
	S73= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F61)
	S74= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F62)
	S75= IR_ID.Out=>IR_EX.In                                    Premise(F63)
	S76= ICache.Out=>IR_ID.In                                   Premise(F64)
	S77= IRMux.Out=>IR_ID.In                                    Premise(F65)
	S78= ICache.Out=>IR_IMMU.In                                 Premise(F66)
	S79= IR_EX.Out=>IR_MEM.In                                   Premise(F67)
	S80= IR_DMMU2.Out=>IR_WB.In                                 Premise(F68)
	S81= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F69)
	S82= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F70)
	S83= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F71)
	S84= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F72)
	S85= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F73)
	S86= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F74)
	S87= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F75)
	S88= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F76)
	S89= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F77)
	S90= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F78)
	S91= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F79)
	S92= IR_EX.Out31_26=>CU_EX.Op                               Premise(F80)
	S93= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F81)
	S94= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F82)
	S95= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F83)
	S96= IR_ID.Out31_26=>CU_ID.Op                               Premise(F84)
	S97= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F85)
	S98= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F86)
	S99= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F87)
	S100= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F88)
	S101= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F89)
	S102= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F90)
	S103= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F91)
	S104= IR_WB.Out31_26=>CU_WB.Op                              Premise(F92)
	S105= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F93)
	S106= CtrlA_EX=0                                            Premise(F94)
	S107= CtrlB_EX=0                                            Premise(F95)
	S108= CtrlALUOut_MEM=0                                      Premise(F96)
	S109= CtrlALUOut_DMMU1=0                                    Premise(F97)
	S110= CtrlALUOut_DMMU2=0                                    Premise(F98)
	S111= CtrlALUOut_WB=0                                       Premise(F99)
	S112= CtrlA_MEM=0                                           Premise(F100)
	S113= CtrlA_WB=0                                            Premise(F101)
	S114= CtrlB_MEM=0                                           Premise(F102)
	S115= CtrlB_WB=0                                            Premise(F103)
	S116= CtrlICache=0                                          Premise(F104)
	S117= CtrlIMMU=0                                            Premise(F105)
	S118= CtrlIR_DMMU1=0                                        Premise(F106)
	S119= CtrlIR_DMMU2=0                                        Premise(F107)
	S120= CtrlIR_EX=0                                           Premise(F108)
	S121= CtrlIR_ID=0                                           Premise(F109)
	S122= CtrlIR_IMMU=1                                         Premise(F110)
	S123= CtrlIR_MEM=0                                          Premise(F111)
	S124= CtrlIR_WB=0                                           Premise(F112)
	S125= CtrlGPR=0                                             Premise(F113)
	S126= CtrlIAddrReg=1                                        Premise(F114)
	S127= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S66,S126)
	S128= CtrlPC=0                                              Premise(F115)
	S129= CtrlPCInc=0                                           Premise(F116)
	S130= PC[Out]=addr                                          PC-Hold(S1,S128,S129)
	S131= CtrlIMem=0                                            Premise(F117)
	S132= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S131)
	S133= CtrlICacheReg=1                                       Premise(F118)
	S134= CtrlASIDIn=0                                          Premise(F119)
	S135= CtrlCP0=0                                             Premise(F120)
	S136= CP0[ASID]=pid                                         CP0-Hold(S0,S135)
	S137= CtrlEPCIn=0                                           Premise(F121)
	S138= CtrlExCodeIn=0                                        Premise(F122)
	S139= CtrlIRMux=0                                           Premise(F123)
	S140= GPR[rS]=a                                             Premise(F124)

IMMU	S141= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S127)
	S142= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S127)
	S143= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S127)
	S144= PC.Out=addr                                           PC-Out(S130)
	S145= CP0.ASID=pid                                          CP0-Read-ASID(S136)
	S146= A_EX.Out=>ALU.A                                       Premise(F125)
	S147= B_EX.Out=>ALU.B                                       Premise(F126)
	S148= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F127)
	S149= ALU.Out=>ALUOut_MEM.In                                Premise(F128)
	S150= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F129)
	S151= FU.OutID1=>A_EX.In                                    Premise(F130)
	S152= LIMMEXT.Out=>B_EX.In                                  Premise(F131)
	S153= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F132)
	S154= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F133)
	S155= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F134)
	S156= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F135)
	S157= FU.Bub_ID=>CU_ID.Bub                                  Premise(F136)
	S158= FU.Halt_ID=>CU_ID.Halt                                Premise(F137)
	S159= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F138)
	S160= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F139)
	S161= FU.Bub_IF=>CU_IF.Bub                                  Premise(F140)
	S162= FU.Halt_IF=>CU_IF.Halt                                Premise(F141)
	S163= ICache.Hit=>CU_IF.ICacheHit                           Premise(F142)
	S164= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F143)
	S165= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F144)
	S166= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F145)
	S167= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F146)
	S168= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F147)
	S169= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F148)
	S170= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F149)
	S171= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F150)
	S172= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F151)
	S173= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F152)
	S174= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F153)
	S175= ICache.Hit=>FU.ICacheHit                              Premise(F154)
	S176= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F155)
	S177= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F156)
	S178= IR_EX.Out=>FU.IR_EX                                   Premise(F157)
	S179= IR_ID.Out=>FU.IR_ID                                   Premise(F158)
	S180= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F159)
	S181= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F160)
	S182= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F161)
	S183= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F162)
	S184= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F163)
	S185= ALU.Out=>FU.InEX                                      Premise(F164)
	S186= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F165)
	S187= GPR.Rdata1=>FU.InID1                                  Premise(F166)
	S188= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F167)
	S189= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F168)
	S190= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F169)
	S191= IR_ID.Out25_21=>GPR.RReg1                             Premise(F170)
	S192= IR_WB.Out20_16=>GPR.WReg                              Premise(F171)
	S193= IMMU.Addr=>IAddrReg.In                                Premise(F172)
	S194= PC.Out=>ICache.IEA                                    Premise(F173)
	S195= ICache.IEA=addr                                       Path(S144,S194)
	S196= ICache.Hit=ICacheHit(addr)                            ICache-Search(S195)
	S197= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S196,S163)
	S198= FU.ICacheHit=ICacheHit(addr)                          Path(S196,S175)
	S199= PC.Out=>ICache.IEA                                    Premise(F174)
	S200= IMem.MEM8WordOut=>ICache.WData                        Premise(F175)
	S201= ICache.Out=>ICacheReg.In                              Premise(F176)
	S202= PC.Out=>IMMU.IEA                                      Premise(F177)
	S203= IMMU.IEA=addr                                         Path(S144,S202)
	S204= CP0.ASID=>IMMU.PID                                    Premise(F178)
	S205= IMMU.PID=pid                                          Path(S145,S204)
	S206= IMMU.Addr={pid,addr}                                  IMMU-Search(S205,S203)
	S207= IAddrReg.In={pid,addr}                                Path(S206,S193)
	S208= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S205,S203)
	S209= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S208,S164)
	S210= IAddrReg.Out=>IMem.RAddr                              Premise(F179)
	S211= IMem.RAddr={pid,addr}                                 Path(S141,S210)
	S212= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S211,S132)
	S213= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S211,S132)
	S214= ICache.WData=IMemGet8Word({pid,addr})                 Path(S213,S200)
	S215= ICacheReg.Out=>IRMux.CacheData                        Premise(F180)
	S216= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F181)
	S217= IMem.Out=>IRMux.MemData                               Premise(F182)
	S218= IRMux.MemData={12,rS,rD,UIMM}                         Path(S212,S217)
	S219= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S218)
	S220= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F183)
	S221= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F184)
	S222= IR_ID.Out=>IR_EX.In                                   Premise(F185)
	S223= ICache.Out=>IR_ID.In                                  Premise(F186)
	S224= IRMux.Out=>IR_ID.In                                   Premise(F187)
	S225= IR_ID.In={12,rS,rD,UIMM}                              Path(S219,S224)
	S226= ICache.Out=>IR_IMMU.In                                Premise(F188)
	S227= IR_EX.Out=>IR_MEM.In                                  Premise(F189)
	S228= IR_DMMU2.Out=>IR_WB.In                                Premise(F190)
	S229= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F191)
	S230= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F192)
	S231= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F193)
	S232= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F194)
	S233= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F195)
	S234= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F196)
	S235= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F197)
	S236= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F198)
	S237= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F199)
	S238= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F200)
	S239= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F201)
	S240= IR_EX.Out31_26=>CU_EX.Op                              Premise(F202)
	S241= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F203)
	S242= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F204)
	S243= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F205)
	S244= IR_ID.Out31_26=>CU_ID.Op                              Premise(F206)
	S245= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F207)
	S246= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F208)
	S247= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F209)
	S248= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F210)
	S249= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F211)
	S250= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F212)
	S251= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F213)
	S252= IR_WB.Out31_26=>CU_WB.Op                              Premise(F214)
	S253= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F215)
	S254= CtrlA_EX=0                                            Premise(F216)
	S255= CtrlB_EX=0                                            Premise(F217)
	S256= CtrlALUOut_MEM=0                                      Premise(F218)
	S257= CtrlALUOut_DMMU1=0                                    Premise(F219)
	S258= CtrlALUOut_DMMU2=0                                    Premise(F220)
	S259= CtrlALUOut_WB=0                                       Premise(F221)
	S260= CtrlA_MEM=0                                           Premise(F222)
	S261= CtrlA_WB=0                                            Premise(F223)
	S262= CtrlB_MEM=0                                           Premise(F224)
	S263= CtrlB_WB=0                                            Premise(F225)
	S264= CtrlICache=1                                          Premise(F226)
	S265= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S195,S214,S264)
	S266= CtrlIMMU=0                                            Premise(F227)
	S267= CtrlIR_DMMU1=0                                        Premise(F228)
	S268= CtrlIR_DMMU2=0                                        Premise(F229)
	S269= CtrlIR_EX=0                                           Premise(F230)
	S270= CtrlIR_ID=1                                           Premise(F231)
	S271= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S225,S270)
	S272= CtrlIR_IMMU=0                                         Premise(F232)
	S273= CtrlIR_MEM=0                                          Premise(F233)
	S274= CtrlIR_WB=0                                           Premise(F234)
	S275= CtrlGPR=0                                             Premise(F235)
	S276= GPR[rS]=a                                             GPR-Hold(S140,S275)
	S277= CtrlIAddrReg=0                                        Premise(F236)
	S278= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S127,S277)
	S279= CtrlPC=0                                              Premise(F237)
	S280= CtrlPCInc=1                                           Premise(F238)
	S281= PC[Out]=addr+4                                        PC-Inc(S130,S279,S280)
	S282= PC[CIA]=addr                                          PC-Inc(S130,S279,S280)
	S283= CtrlIMem=0                                            Premise(F239)
	S284= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S132,S283)
	S285= CtrlICacheReg=0                                       Premise(F240)
	S286= CtrlASIDIn=0                                          Premise(F241)
	S287= CtrlCP0=0                                             Premise(F242)
	S288= CP0[ASID]=pid                                         CP0-Hold(S136,S287)
	S289= CtrlEPCIn=0                                           Premise(F243)
	S290= CtrlExCodeIn=0                                        Premise(F244)
	S291= CtrlIRMux=0                                           Premise(F245)

ID	S292= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S271)
	S293= IR_ID.Out31_26=12                                     IR-Out(S271)
	S294= IR_ID.Out25_21=rS                                     IR-Out(S271)
	S295= IR_ID.Out20_16=rD                                     IR-Out(S271)
	S296= IR_ID.Out15_0=UIMM                                    IR-Out(S271)
	S297= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S278)
	S298= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S278)
	S299= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S278)
	S300= PC.Out=addr+4                                         PC-Out(S281)
	S301= PC.CIA=addr                                           PC-Out(S282)
	S302= PC.CIA31_28=addr[31:28]                               PC-Out(S282)
	S303= CP0.ASID=pid                                          CP0-Read-ASID(S288)
	S304= A_EX.Out=>ALU.A                                       Premise(F246)
	S305= B_EX.Out=>ALU.B                                       Premise(F247)
	S306= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F248)
	S307= ALU.Out=>ALUOut_MEM.In                                Premise(F249)
	S308= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F250)
	S309= FU.OutID1=>A_EX.In                                    Premise(F251)
	S310= LIMMEXT.Out=>B_EX.In                                  Premise(F252)
	S311= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F253)
	S312= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F254)
	S313= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F255)
	S314= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F256)
	S315= FU.Bub_ID=>CU_ID.Bub                                  Premise(F257)
	S316= FU.Halt_ID=>CU_ID.Halt                                Premise(F258)
	S317= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F259)
	S318= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F260)
	S319= FU.Bub_IF=>CU_IF.Bub                                  Premise(F261)
	S320= FU.Halt_IF=>CU_IF.Halt                                Premise(F262)
	S321= ICache.Hit=>CU_IF.ICacheHit                           Premise(F263)
	S322= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F264)
	S323= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F265)
	S324= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F266)
	S325= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F267)
	S326= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F268)
	S327= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F269)
	S328= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F270)
	S329= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F271)
	S330= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F272)
	S331= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F273)
	S332= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F274)
	S333= ICache.Hit=>FU.ICacheHit                              Premise(F275)
	S334= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F276)
	S335= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F277)
	S336= IR_EX.Out=>FU.IR_EX                                   Premise(F278)
	S337= IR_ID.Out=>FU.IR_ID                                   Premise(F279)
	S338= FU.IR_ID={12,rS,rD,UIMM}                              Path(S292,S337)
	S339= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F280)
	S340= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F281)
	S341= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F282)
	S342= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F283)
	S343= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F284)
	S344= ALU.Out=>FU.InEX                                      Premise(F285)
	S345= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F286)
	S346= GPR.Rdata1=>FU.InID1                                  Premise(F287)
	S347= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F288)
	S348= FU.InID1_RReg=rS                                      Path(S294,S347)
	S349= FU.InID2_RReg=5'b00000                                Premise(F289)
	S350= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F290)
	S351= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F291)
	S352= IR_ID.Out25_21=>GPR.RReg1                             Premise(F292)
	S353= GPR.RReg1=rS                                          Path(S294,S352)
	S354= GPR.Rdata1=a                                          GPR-Read(S353,S276)
	S355= FU.InID1=a                                            Path(S354,S346)
	S356= FU.OutID1=FU(a)                                       FU-Forward(S355)
	S357= A_EX.In=FU(a)                                         Path(S356,S309)
	S358= IR_WB.Out20_16=>GPR.WReg                              Premise(F293)
	S359= IMMU.Addr=>IAddrReg.In                                Premise(F294)
	S360= PC.Out=>ICache.IEA                                    Premise(F295)
	S361= ICache.IEA=addr+4                                     Path(S300,S360)
	S362= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S361)
	S363= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S362,S321)
	S364= FU.ICacheHit=ICacheHit(addr+4)                        Path(S362,S333)
	S365= PC.Out=>ICache.IEA                                    Premise(F296)
	S366= IMem.MEM8WordOut=>ICache.WData                        Premise(F297)
	S367= ICache.Out=>ICacheReg.In                              Premise(F298)
	S368= PC.Out=>IMMU.IEA                                      Premise(F299)
	S369= IMMU.IEA=addr+4                                       Path(S300,S368)
	S370= CP0.ASID=>IMMU.PID                                    Premise(F300)
	S371= IMMU.PID=pid                                          Path(S303,S370)
	S372= IMMU.Addr={pid,addr+4}                                IMMU-Search(S371,S369)
	S373= IAddrReg.In={pid,addr+4}                              Path(S372,S359)
	S374= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S371,S369)
	S375= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S374,S322)
	S376= IAddrReg.Out=>IMem.RAddr                              Premise(F301)
	S377= IMem.RAddr={pid,addr}                                 Path(S297,S376)
	S378= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S377,S284)
	S379= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S377,S284)
	S380= ICache.WData=IMemGet8Word({pid,addr})                 Path(S379,S366)
	S381= ICacheReg.Out=>IRMux.CacheData                        Premise(F302)
	S382= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F303)
	S383= IMem.Out=>IRMux.MemData                               Premise(F304)
	S384= IRMux.MemData={12,rS,rD,UIMM}                         Path(S378,S383)
	S385= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S384)
	S386= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F305)
	S387= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F306)
	S388= IR_ID.Out=>IR_EX.In                                   Premise(F307)
	S389= IR_EX.In={12,rS,rD,UIMM}                              Path(S292,S388)
	S390= ICache.Out=>IR_ID.In                                  Premise(F308)
	S391= IRMux.Out=>IR_ID.In                                   Premise(F309)
	S392= IR_ID.In={12,rS,rD,UIMM}                              Path(S385,S391)
	S393= ICache.Out=>IR_IMMU.In                                Premise(F310)
	S394= IR_EX.Out=>IR_MEM.In                                  Premise(F311)
	S395= IR_DMMU2.Out=>IR_WB.In                                Premise(F312)
	S396= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F313)
	S397= LIMMEXT.In=UIMM                                       Path(S296,S396)
	S398= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S397)
	S399= B_EX.In={16{0},UIMM}                                  Path(S398,S310)
	S400= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F314)
	S401= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F315)
	S402= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F316)
	S403= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F317)
	S404= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F318)
	S405= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F319)
	S406= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F320)
	S407= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F321)
	S408= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F322)
	S409= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F323)
	S410= IR_EX.Out31_26=>CU_EX.Op                              Premise(F324)
	S411= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F325)
	S412= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F326)
	S413= CU_ID.IRFunc1=rD                                      Path(S295,S412)
	S414= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F327)
	S415= CU_ID.IRFunc2=rS                                      Path(S294,S414)
	S416= IR_ID.Out31_26=>CU_ID.Op                              Premise(F328)
	S417= CU_ID.Op=12                                           Path(S293,S416)
	S418= CU_ID.Func=alu_add                                    CU_ID(S417)
	S419= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F329)
	S420= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F330)
	S421= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F331)
	S422= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F332)
	S423= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F333)
	S424= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F334)
	S425= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F335)
	S426= IR_WB.Out31_26=>CU_WB.Op                              Premise(F336)
	S427= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F337)
	S428= CtrlA_EX=1                                            Premise(F338)
	S429= [A_EX]=FU(a)                                          A_EX-Write(S357,S428)
	S430= CtrlB_EX=1                                            Premise(F339)
	S431= [B_EX]={16{0},UIMM}                                   B_EX-Write(S399,S430)
	S432= CtrlALUOut_MEM=0                                      Premise(F340)
	S433= CtrlALUOut_DMMU1=0                                    Premise(F341)
	S434= CtrlALUOut_DMMU2=0                                    Premise(F342)
	S435= CtrlALUOut_WB=0                                       Premise(F343)
	S436= CtrlA_MEM=0                                           Premise(F344)
	S437= CtrlA_WB=0                                            Premise(F345)
	S438= CtrlB_MEM=0                                           Premise(F346)
	S439= CtrlB_WB=0                                            Premise(F347)
	S440= CtrlICache=0                                          Premise(F348)
	S441= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S265,S440)
	S442= CtrlIMMU=0                                            Premise(F349)
	S443= CtrlIR_DMMU1=0                                        Premise(F350)
	S444= CtrlIR_DMMU2=0                                        Premise(F351)
	S445= CtrlIR_EX=1                                           Premise(F352)
	S446= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S389,S445)
	S447= CtrlIR_ID=0                                           Premise(F353)
	S448= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S271,S447)
	S449= CtrlIR_IMMU=0                                         Premise(F354)
	S450= CtrlIR_MEM=0                                          Premise(F355)
	S451= CtrlIR_WB=0                                           Premise(F356)
	S452= CtrlGPR=0                                             Premise(F357)
	S453= GPR[rS]=a                                             GPR-Hold(S276,S452)
	S454= CtrlIAddrReg=0                                        Premise(F358)
	S455= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S278,S454)
	S456= CtrlPC=0                                              Premise(F359)
	S457= CtrlPCInc=0                                           Premise(F360)
	S458= PC[CIA]=addr                                          PC-Hold(S282,S457)
	S459= PC[Out]=addr+4                                        PC-Hold(S281,S456,S457)
	S460= CtrlIMem=0                                            Premise(F361)
	S461= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S284,S460)
	S462= CtrlICacheReg=0                                       Premise(F362)
	S463= CtrlASIDIn=0                                          Premise(F363)
	S464= CtrlCP0=0                                             Premise(F364)
	S465= CP0[ASID]=pid                                         CP0-Hold(S288,S464)
	S466= CtrlEPCIn=0                                           Premise(F365)
	S467= CtrlExCodeIn=0                                        Premise(F366)
	S468= CtrlIRMux=0                                           Premise(F367)

EX	S469= A_EX.Out=FU(a)                                        A_EX-Out(S429)
	S470= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S429)
	S471= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S429)
	S472= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S431)
	S473= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S431)
	S474= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S431)
	S475= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S446)
	S476= IR_EX.Out31_26=12                                     IR_EX-Out(S446)
	S477= IR_EX.Out25_21=rS                                     IR_EX-Out(S446)
	S478= IR_EX.Out20_16=rD                                     IR_EX-Out(S446)
	S479= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S446)
	S480= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S448)
	S481= IR_ID.Out31_26=12                                     IR-Out(S448)
	S482= IR_ID.Out25_21=rS                                     IR-Out(S448)
	S483= IR_ID.Out20_16=rD                                     IR-Out(S448)
	S484= IR_ID.Out15_0=UIMM                                    IR-Out(S448)
	S485= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S455)
	S486= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S455)
	S487= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S455)
	S488= PC.CIA=addr                                           PC-Out(S458)
	S489= PC.CIA31_28=addr[31:28]                               PC-Out(S458)
	S490= PC.Out=addr+4                                         PC-Out(S459)
	S491= CP0.ASID=pid                                          CP0-Read-ASID(S465)
	S492= A_EX.Out=>ALU.A                                       Premise(F368)
	S493= ALU.A=FU(a)                                           Path(S469,S492)
	S494= B_EX.Out=>ALU.B                                       Premise(F369)
	S495= ALU.B={16{0},UIMM}                                    Path(S472,S494)
	S496= ALU.Func=6'b000000                                    Premise(F370)
	S497= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S493,S495)
	S498= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S493,S495)
	S499= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S493,S495)
	S500= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S493,S495)
	S501= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S493,S495)
	S502= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F371)
	S503= ALU.Out=>ALUOut_MEM.In                                Premise(F372)
	S504= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S497,S503)
	S505= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F373)
	S506= FU.OutID1=>A_EX.In                                    Premise(F374)
	S507= LIMMEXT.Out=>B_EX.In                                  Premise(F375)
	S508= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F376)
	S509= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F377)
	S510= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F378)
	S511= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F379)
	S512= FU.Bub_ID=>CU_ID.Bub                                  Premise(F380)
	S513= FU.Halt_ID=>CU_ID.Halt                                Premise(F381)
	S514= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F382)
	S515= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F383)
	S516= FU.Bub_IF=>CU_IF.Bub                                  Premise(F384)
	S517= FU.Halt_IF=>CU_IF.Halt                                Premise(F385)
	S518= ICache.Hit=>CU_IF.ICacheHit                           Premise(F386)
	S519= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F387)
	S520= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F388)
	S521= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F389)
	S522= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F390)
	S523= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F391)
	S524= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F392)
	S525= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F393)
	S526= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F394)
	S527= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F395)
	S528= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F396)
	S529= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F397)
	S530= ICache.Hit=>FU.ICacheHit                              Premise(F398)
	S531= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F399)
	S532= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F400)
	S533= IR_EX.Out=>FU.IR_EX                                   Premise(F401)
	S534= FU.IR_EX={12,rS,rD,UIMM}                              Path(S475,S533)
	S535= IR_ID.Out=>FU.IR_ID                                   Premise(F402)
	S536= FU.IR_ID={12,rS,rD,UIMM}                              Path(S480,S535)
	S537= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F403)
	S538= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F404)
	S539= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F405)
	S540= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F406)
	S541= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F407)
	S542= ALU.Out=>FU.InEX                                      Premise(F408)
	S543= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S497,S542)
	S544= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F409)
	S545= FU.InEX_WReg=rD                                       Path(S478,S544)
	S546= GPR.Rdata1=>FU.InID1                                  Premise(F410)
	S547= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F411)
	S548= FU.InID1_RReg=rS                                      Path(S482,S547)
	S549= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F412)
	S550= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F413)
	S551= IR_ID.Out25_21=>GPR.RReg1                             Premise(F414)
	S552= GPR.RReg1=rS                                          Path(S482,S551)
	S553= GPR.Rdata1=a                                          GPR-Read(S552,S453)
	S554= FU.InID1=a                                            Path(S553,S546)
	S555= FU.OutID1=FU(a)                                       FU-Forward(S554)
	S556= A_EX.In=FU(a)                                         Path(S555,S506)
	S557= IR_WB.Out20_16=>GPR.WReg                              Premise(F415)
	S558= IMMU.Addr=>IAddrReg.In                                Premise(F416)
	S559= PC.Out=>ICache.IEA                                    Premise(F417)
	S560= ICache.IEA=addr+4                                     Path(S490,S559)
	S561= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S560)
	S562= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S561,S518)
	S563= FU.ICacheHit=ICacheHit(addr+4)                        Path(S561,S530)
	S564= PC.Out=>ICache.IEA                                    Premise(F418)
	S565= IMem.MEM8WordOut=>ICache.WData                        Premise(F419)
	S566= ICache.Out=>ICacheReg.In                              Premise(F420)
	S567= PC.Out=>IMMU.IEA                                      Premise(F421)
	S568= IMMU.IEA=addr+4                                       Path(S490,S567)
	S569= CP0.ASID=>IMMU.PID                                    Premise(F422)
	S570= IMMU.PID=pid                                          Path(S491,S569)
	S571= IMMU.Addr={pid,addr+4}                                IMMU-Search(S570,S568)
	S572= IAddrReg.In={pid,addr+4}                              Path(S571,S558)
	S573= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S570,S568)
	S574= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S573,S519)
	S575= IAddrReg.Out=>IMem.RAddr                              Premise(F423)
	S576= IMem.RAddr={pid,addr}                                 Path(S485,S575)
	S577= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S576,S461)
	S578= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S576,S461)
	S579= ICache.WData=IMemGet8Word({pid,addr})                 Path(S578,S565)
	S580= ICacheReg.Out=>IRMux.CacheData                        Premise(F424)
	S581= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F425)
	S582= IMem.Out=>IRMux.MemData                               Premise(F426)
	S583= IRMux.MemData={12,rS,rD,UIMM}                         Path(S577,S582)
	S584= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S583)
	S585= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F427)
	S586= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F428)
	S587= IR_ID.Out=>IR_EX.In                                   Premise(F429)
	S588= IR_EX.In={12,rS,rD,UIMM}                              Path(S480,S587)
	S589= ICache.Out=>IR_ID.In                                  Premise(F430)
	S590= IRMux.Out=>IR_ID.In                                   Premise(F431)
	S591= IR_ID.In={12,rS,rD,UIMM}                              Path(S584,S590)
	S592= ICache.Out=>IR_IMMU.In                                Premise(F432)
	S593= IR_EX.Out=>IR_MEM.In                                  Premise(F433)
	S594= IR_MEM.In={12,rS,rD,UIMM}                             Path(S475,S593)
	S595= IR_DMMU2.Out=>IR_WB.In                                Premise(F434)
	S596= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F435)
	S597= LIMMEXT.In=UIMM                                       Path(S484,S596)
	S598= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S597)
	S599= B_EX.In={16{0},UIMM}                                  Path(S598,S507)
	S600= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F436)
	S601= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F437)
	S602= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F438)
	S603= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F439)
	S604= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F440)
	S605= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F441)
	S606= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F442)
	S607= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F443)
	S608= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F444)
	S609= CU_EX.IRFunc1=rD                                      Path(S478,S608)
	S610= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F445)
	S611= CU_EX.IRFunc2=rS                                      Path(S477,S610)
	S612= IR_EX.Out31_26=>CU_EX.Op                              Premise(F446)
	S613= CU_EX.Op=12                                           Path(S476,S612)
	S614= CU_EX.Func=alu_add                                    CU_EX(S613)
	S615= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F447)
	S616= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F448)
	S617= CU_ID.IRFunc1=rD                                      Path(S483,S616)
	S618= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F449)
	S619= CU_ID.IRFunc2=rS                                      Path(S482,S618)
	S620= IR_ID.Out31_26=>CU_ID.Op                              Premise(F450)
	S621= CU_ID.Op=12                                           Path(S481,S620)
	S622= CU_ID.Func=alu_add                                    CU_ID(S621)
	S623= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F451)
	S624= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F452)
	S625= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F453)
	S626= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F454)
	S627= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F455)
	S628= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F456)
	S629= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F457)
	S630= IR_WB.Out31_26=>CU_WB.Op                              Premise(F458)
	S631= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F459)
	S632= CtrlA_EX=0                                            Premise(F460)
	S633= [A_EX]=FU(a)                                          A_EX-Hold(S429,S632)
	S634= CtrlB_EX=0                                            Premise(F461)
	S635= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S431,S634)
	S636= CtrlALUOut_MEM=1                                      Premise(F462)
	S637= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S504,S636)
	S638= CtrlALUOut_DMMU1=0                                    Premise(F463)
	S639= CtrlALUOut_DMMU2=0                                    Premise(F464)
	S640= CtrlALUOut_WB=0                                       Premise(F465)
	S641= CtrlA_MEM=0                                           Premise(F466)
	S642= CtrlA_WB=0                                            Premise(F467)
	S643= CtrlB_MEM=0                                           Premise(F468)
	S644= CtrlB_WB=0                                            Premise(F469)
	S645= CtrlICache=0                                          Premise(F470)
	S646= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S441,S645)
	S647= CtrlIMMU=0                                            Premise(F471)
	S648= CtrlIR_DMMU1=0                                        Premise(F472)
	S649= CtrlIR_DMMU2=0                                        Premise(F473)
	S650= CtrlIR_EX=0                                           Premise(F474)
	S651= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S446,S650)
	S652= CtrlIR_ID=0                                           Premise(F475)
	S653= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S448,S652)
	S654= CtrlIR_IMMU=0                                         Premise(F476)
	S655= CtrlIR_MEM=1                                          Premise(F477)
	S656= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S594,S655)
	S657= CtrlIR_WB=0                                           Premise(F478)
	S658= CtrlGPR=0                                             Premise(F479)
	S659= GPR[rS]=a                                             GPR-Hold(S453,S658)
	S660= CtrlIAddrReg=0                                        Premise(F480)
	S661= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S455,S660)
	S662= CtrlPC=0                                              Premise(F481)
	S663= CtrlPCInc=0                                           Premise(F482)
	S664= PC[CIA]=addr                                          PC-Hold(S458,S663)
	S665= PC[Out]=addr+4                                        PC-Hold(S459,S662,S663)
	S666= CtrlIMem=0                                            Premise(F483)
	S667= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S461,S666)
	S668= CtrlICacheReg=0                                       Premise(F484)
	S669= CtrlASIDIn=0                                          Premise(F485)
	S670= CtrlCP0=0                                             Premise(F486)
	S671= CP0[ASID]=pid                                         CP0-Hold(S465,S670)
	S672= CtrlEPCIn=0                                           Premise(F487)
	S673= CtrlExCodeIn=0                                        Premise(F488)
	S674= CtrlIRMux=0                                           Premise(F489)

MEM	S675= A_EX.Out=FU(a)                                        A_EX-Out(S633)
	S676= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S633)
	S677= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S633)
	S678= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S635)
	S679= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S635)
	S680= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S635)
	S681= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S637)
	S682= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S637)
	S683= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S637)
	S684= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S651)
	S685= IR_EX.Out31_26=12                                     IR_EX-Out(S651)
	S686= IR_EX.Out25_21=rS                                     IR_EX-Out(S651)
	S687= IR_EX.Out20_16=rD                                     IR_EX-Out(S651)
	S688= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S651)
	S689= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S653)
	S690= IR_ID.Out31_26=12                                     IR-Out(S653)
	S691= IR_ID.Out25_21=rS                                     IR-Out(S653)
	S692= IR_ID.Out20_16=rD                                     IR-Out(S653)
	S693= IR_ID.Out15_0=UIMM                                    IR-Out(S653)
	S694= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S656)
	S695= IR_MEM.Out31_26=12                                    IR_MEM-Out(S656)
	S696= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S656)
	S697= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S656)
	S698= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S656)
	S699= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S661)
	S700= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S661)
	S701= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S661)
	S702= PC.CIA=addr                                           PC-Out(S664)
	S703= PC.CIA31_28=addr[31:28]                               PC-Out(S664)
	S704= PC.Out=addr+4                                         PC-Out(S665)
	S705= CP0.ASID=pid                                          CP0-Read-ASID(S671)
	S706= A_EX.Out=>ALU.A                                       Premise(F490)
	S707= ALU.A=FU(a)                                           Path(S675,S706)
	S708= B_EX.Out=>ALU.B                                       Premise(F491)
	S709= ALU.B={16{0},UIMM}                                    Path(S678,S708)
	S710= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F492)
	S711= ALU.Out=>ALUOut_MEM.In                                Premise(F493)
	S712= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F494)
	S713= FU.OutID1=>A_EX.In                                    Premise(F495)
	S714= LIMMEXT.Out=>B_EX.In                                  Premise(F496)
	S715= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F497)
	S716= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F498)
	S717= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F499)
	S718= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F500)
	S719= FU.Bub_ID=>CU_ID.Bub                                  Premise(F501)
	S720= FU.Halt_ID=>CU_ID.Halt                                Premise(F502)
	S721= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F503)
	S722= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F504)
	S723= FU.Bub_IF=>CU_IF.Bub                                  Premise(F505)
	S724= FU.Halt_IF=>CU_IF.Halt                                Premise(F506)
	S725= ICache.Hit=>CU_IF.ICacheHit                           Premise(F507)
	S726= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F508)
	S727= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F509)
	S728= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F510)
	S729= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F511)
	S730= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F512)
	S731= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F513)
	S732= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F514)
	S733= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F515)
	S734= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F516)
	S735= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F517)
	S736= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F518)
	S737= ICache.Hit=>FU.ICacheHit                              Premise(F519)
	S738= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F520)
	S739= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F521)
	S740= IR_EX.Out=>FU.IR_EX                                   Premise(F522)
	S741= FU.IR_EX={12,rS,rD,UIMM}                              Path(S684,S740)
	S742= IR_ID.Out=>FU.IR_ID                                   Premise(F523)
	S743= FU.IR_ID={12,rS,rD,UIMM}                              Path(S689,S742)
	S744= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F524)
	S745= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F525)
	S746= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F526)
	S747= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F527)
	S748= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F528)
	S749= ALU.Out=>FU.InEX                                      Premise(F529)
	S750= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F530)
	S751= FU.InEX_WReg=rD                                       Path(S687,S750)
	S752= GPR.Rdata1=>FU.InID1                                  Premise(F531)
	S753= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F532)
	S754= FU.InID1_RReg=rS                                      Path(S691,S753)
	S755= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F533)
	S756= FU.InMEM_WReg=rD                                      Path(S697,S755)
	S757= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F534)
	S758= IR_ID.Out25_21=>GPR.RReg1                             Premise(F535)
	S759= GPR.RReg1=rS                                          Path(S691,S758)
	S760= GPR.Rdata1=a                                          GPR-Read(S759,S659)
	S761= FU.InID1=a                                            Path(S760,S752)
	S762= FU.OutID1=FU(a)                                       FU-Forward(S761)
	S763= A_EX.In=FU(a)                                         Path(S762,S713)
	S764= IR_WB.Out20_16=>GPR.WReg                              Premise(F536)
	S765= IMMU.Addr=>IAddrReg.In                                Premise(F537)
	S766= PC.Out=>ICache.IEA                                    Premise(F538)
	S767= ICache.IEA=addr+4                                     Path(S704,S766)
	S768= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S767)
	S769= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S768,S725)
	S770= FU.ICacheHit=ICacheHit(addr+4)                        Path(S768,S737)
	S771= PC.Out=>ICache.IEA                                    Premise(F539)
	S772= IMem.MEM8WordOut=>ICache.WData                        Premise(F540)
	S773= ICache.Out=>ICacheReg.In                              Premise(F541)
	S774= PC.Out=>IMMU.IEA                                      Premise(F542)
	S775= IMMU.IEA=addr+4                                       Path(S704,S774)
	S776= CP0.ASID=>IMMU.PID                                    Premise(F543)
	S777= IMMU.PID=pid                                          Path(S705,S776)
	S778= IMMU.Addr={pid,addr+4}                                IMMU-Search(S777,S775)
	S779= IAddrReg.In={pid,addr+4}                              Path(S778,S765)
	S780= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S777,S775)
	S781= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S780,S726)
	S782= IAddrReg.Out=>IMem.RAddr                              Premise(F544)
	S783= IMem.RAddr={pid,addr}                                 Path(S699,S782)
	S784= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S783,S667)
	S785= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S783,S667)
	S786= ICache.WData=IMemGet8Word({pid,addr})                 Path(S785,S772)
	S787= ICacheReg.Out=>IRMux.CacheData                        Premise(F545)
	S788= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F546)
	S789= IMem.Out=>IRMux.MemData                               Premise(F547)
	S790= IRMux.MemData={12,rS,rD,UIMM}                         Path(S784,S789)
	S791= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S790)
	S792= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F548)
	S793= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F549)
	S794= IR_ID.Out=>IR_EX.In                                   Premise(F550)
	S795= IR_EX.In={12,rS,rD,UIMM}                              Path(S689,S794)
	S796= ICache.Out=>IR_ID.In                                  Premise(F551)
	S797= IRMux.Out=>IR_ID.In                                   Premise(F552)
	S798= IR_ID.In={12,rS,rD,UIMM}                              Path(S791,S797)
	S799= ICache.Out=>IR_IMMU.In                                Premise(F553)
	S800= IR_EX.Out=>IR_MEM.In                                  Premise(F554)
	S801= IR_MEM.In={12,rS,rD,UIMM}                             Path(S684,S800)
	S802= IR_DMMU2.Out=>IR_WB.In                                Premise(F555)
	S803= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F556)
	S804= LIMMEXT.In=UIMM                                       Path(S693,S803)
	S805= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S804)
	S806= B_EX.In={16{0},UIMM}                                  Path(S805,S714)
	S807= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F557)
	S808= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F558)
	S809= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F559)
	S810= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F560)
	S811= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F561)
	S812= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F562)
	S813= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F563)
	S814= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F564)
	S815= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F565)
	S816= CU_EX.IRFunc1=rD                                      Path(S687,S815)
	S817= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F566)
	S818= CU_EX.IRFunc2=rS                                      Path(S686,S817)
	S819= IR_EX.Out31_26=>CU_EX.Op                              Premise(F567)
	S820= CU_EX.Op=12                                           Path(S685,S819)
	S821= CU_EX.Func=alu_add                                    CU_EX(S820)
	S822= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F568)
	S823= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F569)
	S824= CU_ID.IRFunc1=rD                                      Path(S692,S823)
	S825= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F570)
	S826= CU_ID.IRFunc2=rS                                      Path(S691,S825)
	S827= IR_ID.Out31_26=>CU_ID.Op                              Premise(F571)
	S828= CU_ID.Op=12                                           Path(S690,S827)
	S829= CU_ID.Func=alu_add                                    CU_ID(S828)
	S830= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F572)
	S831= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F573)
	S832= CU_MEM.IRFunc1=rD                                     Path(S697,S831)
	S833= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F574)
	S834= CU_MEM.IRFunc2=rS                                     Path(S696,S833)
	S835= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F575)
	S836= CU_MEM.Op=12                                          Path(S695,S835)
	S837= CU_MEM.Func=alu_add                                   CU_MEM(S836)
	S838= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F576)
	S839= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F577)
	S840= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F578)
	S841= IR_WB.Out31_26=>CU_WB.Op                              Premise(F579)
	S842= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F580)
	S843= CtrlA_EX=0                                            Premise(F581)
	S844= [A_EX]=FU(a)                                          A_EX-Hold(S633,S843)
	S845= CtrlB_EX=0                                            Premise(F582)
	S846= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S635,S845)
	S847= CtrlALUOut_MEM=0                                      Premise(F583)
	S848= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S637,S847)
	S849= CtrlALUOut_DMMU1=1                                    Premise(F584)
	S850= CtrlALUOut_DMMU2=0                                    Premise(F585)
	S851= CtrlALUOut_WB=1                                       Premise(F586)
	S852= CtrlA_MEM=0                                           Premise(F587)
	S853= CtrlA_WB=1                                            Premise(F588)
	S854= CtrlB_MEM=0                                           Premise(F589)
	S855= CtrlB_WB=1                                            Premise(F590)
	S856= CtrlICache=0                                          Premise(F591)
	S857= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S646,S856)
	S858= CtrlIMMU=0                                            Premise(F592)
	S859= CtrlIR_DMMU1=1                                        Premise(F593)
	S860= CtrlIR_DMMU2=0                                        Premise(F594)
	S861= CtrlIR_EX=0                                           Premise(F595)
	S862= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S651,S861)
	S863= CtrlIR_ID=0                                           Premise(F596)
	S864= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S653,S863)
	S865= CtrlIR_IMMU=0                                         Premise(F597)
	S866= CtrlIR_MEM=0                                          Premise(F598)
	S867= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S656,S866)
	S868= CtrlIR_WB=1                                           Premise(F599)
	S869= CtrlGPR=0                                             Premise(F600)
	S870= GPR[rS]=a                                             GPR-Hold(S659,S869)
	S871= CtrlIAddrReg=0                                        Premise(F601)
	S872= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S661,S871)
	S873= CtrlPC=0                                              Premise(F602)
	S874= CtrlPCInc=0                                           Premise(F603)
	S875= PC[CIA]=addr                                          PC-Hold(S664,S874)
	S876= PC[Out]=addr+4                                        PC-Hold(S665,S873,S874)
	S877= CtrlIMem=0                                            Premise(F604)
	S878= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S667,S877)
	S879= CtrlICacheReg=0                                       Premise(F605)
	S880= CtrlASIDIn=0                                          Premise(F606)
	S881= CtrlCP0=0                                             Premise(F607)
	S882= CP0[ASID]=pid                                         CP0-Hold(S671,S881)
	S883= CtrlEPCIn=0                                           Premise(F608)
	S884= CtrlExCodeIn=0                                        Premise(F609)
	S885= CtrlIRMux=0                                           Premise(F610)

WB	S886= A_EX.Out=FU(a)                                        A_EX-Out(S844)
	S887= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S844)
	S888= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S844)
	S889= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S846)
	S890= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S846)
	S891= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S846)
	S892= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S848)
	S893= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S848)
	S894= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S848)
	S895= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S862)
	S896= IR_EX.Out31_26=12                                     IR_EX-Out(S862)
	S897= IR_EX.Out25_21=rS                                     IR_EX-Out(S862)
	S898= IR_EX.Out20_16=rD                                     IR_EX-Out(S862)
	S899= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S862)
	S900= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S864)
	S901= IR_ID.Out31_26=12                                     IR-Out(S864)
	S902= IR_ID.Out25_21=rS                                     IR-Out(S864)
	S903= IR_ID.Out20_16=rD                                     IR-Out(S864)
	S904= IR_ID.Out15_0=UIMM                                    IR-Out(S864)
	S905= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S867)
	S906= IR_MEM.Out31_26=12                                    IR_MEM-Out(S867)
	S907= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S867)
	S908= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S867)
	S909= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S867)
	S910= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S872)
	S911= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S872)
	S912= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S872)
	S913= PC.CIA=addr                                           PC-Out(S875)
	S914= PC.CIA31_28=addr[31:28]                               PC-Out(S875)
	S915= PC.Out=addr+4                                         PC-Out(S876)
	S916= CP0.ASID=pid                                          CP0-Read-ASID(S882)
	S917= A_EX.Out=>ALU.A                                       Premise(F853)
	S918= ALU.A=FU(a)                                           Path(S886,S917)
	S919= B_EX.Out=>ALU.B                                       Premise(F854)
	S920= ALU.B={16{0},UIMM}                                    Path(S889,S919)
	S921= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F855)
	S922= ALU.Out=>ALUOut_MEM.In                                Premise(F856)
	S923= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F857)
	S924= FU.OutID1=>A_EX.In                                    Premise(F858)
	S925= LIMMEXT.Out=>B_EX.In                                  Premise(F859)
	S926= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F860)
	S927= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F861)
	S928= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F862)
	S929= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F863)
	S930= FU.Bub_ID=>CU_ID.Bub                                  Premise(F864)
	S931= FU.Halt_ID=>CU_ID.Halt                                Premise(F865)
	S932= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F866)
	S933= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F867)
	S934= FU.Bub_IF=>CU_IF.Bub                                  Premise(F868)
	S935= FU.Halt_IF=>CU_IF.Halt                                Premise(F869)
	S936= ICache.Hit=>CU_IF.ICacheHit                           Premise(F870)
	S937= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F871)
	S938= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F872)
	S939= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F873)
	S940= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F874)
	S941= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F875)
	S942= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F876)
	S943= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F877)
	S944= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F878)
	S945= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F879)
	S946= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F880)
	S947= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F881)
	S948= ICache.Hit=>FU.ICacheHit                              Premise(F882)
	S949= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F883)
	S950= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F884)
	S951= IR_EX.Out=>FU.IR_EX                                   Premise(F885)
	S952= FU.IR_EX={12,rS,rD,UIMM}                              Path(S895,S951)
	S953= IR_ID.Out=>FU.IR_ID                                   Premise(F886)
	S954= FU.IR_ID={12,rS,rD,UIMM}                              Path(S900,S953)
	S955= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F887)
	S956= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F888)
	S957= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F889)
	S958= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F890)
	S959= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F891)
	S960= ALU.Out=>FU.InEX                                      Premise(F892)
	S961= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F893)
	S962= FU.InEX_WReg=rD                                       Path(S898,S961)
	S963= GPR.Rdata1=>FU.InID1                                  Premise(F894)
	S964= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F895)
	S965= FU.InID1_RReg=rS                                      Path(S902,S964)
	S966= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F896)
	S967= FU.InMEM_WReg=rD                                      Path(S908,S966)
	S968= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F897)
	S969= IR_ID.Out25_21=>GPR.RReg1                             Premise(F898)
	S970= GPR.RReg1=rS                                          Path(S902,S969)
	S971= GPR.Rdata1=a                                          GPR-Read(S970,S870)
	S972= FU.InID1=a                                            Path(S971,S963)
	S973= FU.OutID1=FU(a)                                       FU-Forward(S972)
	S974= A_EX.In=FU(a)                                         Path(S973,S924)
	S975= IR_WB.Out20_16=>GPR.WReg                              Premise(F899)
	S976= IMMU.Addr=>IAddrReg.In                                Premise(F900)
	S977= PC.Out=>ICache.IEA                                    Premise(F901)
	S978= ICache.IEA=addr+4                                     Path(S915,S977)
	S979= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S978)
	S980= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S979,S936)
	S981= FU.ICacheHit=ICacheHit(addr+4)                        Path(S979,S948)
	S982= PC.Out=>ICache.IEA                                    Premise(F902)
	S983= IMem.MEM8WordOut=>ICache.WData                        Premise(F903)
	S984= ICache.Out=>ICacheReg.In                              Premise(F904)
	S985= PC.Out=>IMMU.IEA                                      Premise(F905)
	S986= IMMU.IEA=addr+4                                       Path(S915,S985)
	S987= CP0.ASID=>IMMU.PID                                    Premise(F906)
	S988= IMMU.PID=pid                                          Path(S916,S987)
	S989= IMMU.Addr={pid,addr+4}                                IMMU-Search(S988,S986)
	S990= IAddrReg.In={pid,addr+4}                              Path(S989,S976)
	S991= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S988,S986)
	S992= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S991,S937)
	S993= IAddrReg.Out=>IMem.RAddr                              Premise(F907)
	S994= IMem.RAddr={pid,addr}                                 Path(S910,S993)
	S995= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S994,S878)
	S996= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S994,S878)
	S997= ICache.WData=IMemGet8Word({pid,addr})                 Path(S996,S983)
	S998= ICacheReg.Out=>IRMux.CacheData                        Premise(F908)
	S999= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F909)
	S1000= IMem.Out=>IRMux.MemData                              Premise(F910)
	S1001= IRMux.MemData={12,rS,rD,UIMM}                        Path(S995,S1000)
	S1002= IRMux.Out={12,rS,rD,UIMM}                            IRMux-Select2(S1001)
	S1003= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F911)
	S1004= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F912)
	S1005= IR_ID.Out=>IR_EX.In                                  Premise(F913)
	S1006= IR_EX.In={12,rS,rD,UIMM}                             Path(S900,S1005)
	S1007= ICache.Out=>IR_ID.In                                 Premise(F914)
	S1008= IRMux.Out=>IR_ID.In                                  Premise(F915)
	S1009= IR_ID.In={12,rS,rD,UIMM}                             Path(S1002,S1008)
	S1010= ICache.Out=>IR_IMMU.In                               Premise(F916)
	S1011= IR_EX.Out=>IR_MEM.In                                 Premise(F917)
	S1012= IR_MEM.In={12,rS,rD,UIMM}                            Path(S895,S1011)
	S1013= IR_DMMU2.Out=>IR_WB.In                               Premise(F918)
	S1014= IR_ID.Out15_0=>LIMMEXT.In                            Premise(F919)
	S1015= LIMMEXT.In=UIMM                                      Path(S904,S1014)
	S1016= LIMMEXT.Out={16{0},UIMM}                             LIMMEXT(S1015)
	S1017= B_EX.In={16{0},UIMM}                                 Path(S1016,S925)
	S1018= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F920)
	S1019= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F921)
	S1020= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F922)
	S1021= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F923)
	S1022= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F924)
	S1023= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F925)
	S1024= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F926)
	S1025= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F927)
	S1026= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F928)
	S1027= CU_EX.IRFunc1=rD                                     Path(S898,S1026)
	S1028= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F929)
	S1029= CU_EX.IRFunc2=rS                                     Path(S897,S1028)
	S1030= IR_EX.Out31_26=>CU_EX.Op                             Premise(F930)
	S1031= CU_EX.Op=12                                          Path(S896,S1030)
	S1032= CU_EX.Func=alu_add                                   CU_EX(S1031)
	S1033= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F931)
	S1034= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F932)
	S1035= CU_ID.IRFunc1=rD                                     Path(S903,S1034)
	S1036= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F933)
	S1037= CU_ID.IRFunc2=rS                                     Path(S902,S1036)
	S1038= IR_ID.Out31_26=>CU_ID.Op                             Premise(F934)
	S1039= CU_ID.Op=12                                          Path(S901,S1038)
	S1040= CU_ID.Func=alu_add                                   CU_ID(S1039)
	S1041= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F935)
	S1042= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F936)
	S1043= CU_MEM.IRFunc1=rD                                    Path(S908,S1042)
	S1044= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F937)
	S1045= CU_MEM.IRFunc2=rS                                    Path(S907,S1044)
	S1046= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F938)
	S1047= CU_MEM.Op=12                                         Path(S906,S1046)
	S1048= CU_MEM.Func=alu_add                                  CU_MEM(S1047)
	S1049= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F939)
	S1050= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F940)
	S1051= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F941)
	S1052= IR_WB.Out31_26=>CU_WB.Op                             Premise(F942)
	S1053= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F943)
	S1054= CtrlA_EX=0                                           Premise(F944)
	S1055= [A_EX]=FU(a)                                         A_EX-Hold(S844,S1054)
	S1056= CtrlB_EX=0                                           Premise(F945)
	S1057= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S846,S1056)
	S1058= CtrlALUOut_MEM=0                                     Premise(F946)
	S1059= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S848,S1058)
	S1060= CtrlALUOut_DMMU1=0                                   Premise(F947)
	S1061= CtrlALUOut_DMMU2=0                                   Premise(F948)
	S1062= CtrlALUOut_WB=0                                      Premise(F949)
	S1063= CtrlA_MEM=0                                          Premise(F950)
	S1064= CtrlA_WB=0                                           Premise(F951)
	S1065= CtrlB_MEM=0                                          Premise(F952)
	S1066= CtrlB_WB=0                                           Premise(F953)
	S1067= CtrlICache=0                                         Premise(F954)
	S1068= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S857,S1067)
	S1069= CtrlIMMU=0                                           Premise(F955)
	S1070= CtrlIR_DMMU1=0                                       Premise(F956)
	S1071= CtrlIR_DMMU2=0                                       Premise(F957)
	S1072= CtrlIR_EX=0                                          Premise(F958)
	S1073= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S862,S1072)
	S1074= CtrlIR_ID=0                                          Premise(F959)
	S1075= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S864,S1074)
	S1076= CtrlIR_IMMU=0                                        Premise(F960)
	S1077= CtrlIR_MEM=0                                         Premise(F961)
	S1078= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S867,S1077)
	S1079= CtrlIR_WB=0                                          Premise(F962)
	S1080= CtrlGPR=1                                            Premise(F963)
	S1081= CtrlIAddrReg=0                                       Premise(F964)
	S1082= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S872,S1081)
	S1083= CtrlPC=0                                             Premise(F965)
	S1084= CtrlPCInc=0                                          Premise(F966)
	S1085= PC[CIA]=addr                                         PC-Hold(S875,S1084)
	S1086= PC[Out]=addr+4                                       PC-Hold(S876,S1083,S1084)
	S1087= CtrlIMem=0                                           Premise(F967)
	S1088= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S878,S1087)
	S1089= CtrlICacheReg=0                                      Premise(F968)
	S1090= CtrlASIDIn=0                                         Premise(F969)
	S1091= CtrlCP0=0                                            Premise(F970)
	S1092= CP0[ASID]=pid                                        CP0-Hold(S882,S1091)
	S1093= CtrlEPCIn=0                                          Premise(F971)
	S1094= CtrlExCodeIn=0                                       Premise(F972)
	S1095= CtrlIRMux=0                                          Premise(F973)

POST	S1055= [A_EX]=FU(a)                                         A_EX-Hold(S844,S1054)
	S1057= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S846,S1056)
	S1059= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S848,S1058)
	S1068= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S857,S1067)
	S1073= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S862,S1072)
	S1075= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S864,S1074)
	S1078= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S867,S1077)
	S1082= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S872,S1081)
	S1085= PC[CIA]=addr                                         PC-Hold(S875,S1084)
	S1086= PC[Out]=addr+4                                       PC-Hold(S876,S1083,S1084)
	S1088= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S878,S1087)
	S1092= CP0[ASID]=pid                                        CP0-Hold(S882,S1091)

