#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000110b9f0 .scope module, "main" "main" 2 12;
 .timescale 0 0;
P_0000000001154670 .param/l "EX" 0 2 54, C4<010>;
P_00000000011546a8 .param/l "FIM" 0 2 57, C4<110>;
P_00000000011546e0 .param/l "ID" 0 2 53, C4<001>;
P_0000000001154718 .param/l "IF" 0 2 52, C4<000>;
P_0000000001154750 .param/l "MEM" 0 2 55, C4<011>;
P_0000000001154788 .param/l "WB" 0 2 56, C4<100>;
v000000000120b3e0_0 .net "PC", 31 0, v000000000120b200_0;  1 drivers
v000000000120bac0_0 .net "alucontrol", 3 0, v00000000012090e0_0;  1 drivers
v000000000120c740_0 .net "aluresult1", 31 0, v00000000011547d0_0;  1 drivers
v000000000120c420_0 .net "aluresult2", 31 0, v0000000001169380_0;  1 drivers
v000000000120b700_0 .net "alusrc", 0 0, v0000000001208780_0;  1 drivers
v000000000120af80_0 .net "branch", 0 0, v0000000001209180_0;  1 drivers
v000000000120b2a0_0 .net "clk", 0 0, v00000000012062e0_0;  1 drivers
v000000000120c2e0_0 .var "estado", 2 0;
v000000000120ad00_0 .net "funct3", 2 0, v0000000001206880_0;  1 drivers
v000000000120b020_0 .net "funct7", 6 0, v0000000001206420_0;  1 drivers
v000000000120b8e0_0 .net "immediate", 11 0, v0000000001206b00_0;  1 drivers
v000000000120bf20_0 .net "instrucao", 31 0, v0000000001206d80_0;  1 drivers
v000000000120c560_0 .net "memread", 0 0, v0000000001209220_0;  1 drivers
v000000000120bfc0_0 .net "memtoreg", 0 0, v00000000012088c0_0;  1 drivers
v000000000120b7a0_0 .net "memwrite", 0 0, v000000000120bde0_0;  1 drivers
v000000000120be80_0 .net "opcode", 6 0, v0000000001206c40_0;  1 drivers
v000000000120c060_0 .net "pcsrc", 0 0, v00000000011696a0_0;  1 drivers
v000000000120c4c0_0 .net "rd", 4 0, v00000000012069c0_0;  1 drivers
v000000000120c600_0 .net "readdata1R", 31 0, v00000000012083c0_0;  1 drivers
v000000000120c6a0_0 .net "readdata2R", 31 0, v0000000001207b00_0;  1 drivers
v000000000120c1a0_0 .net "reddataM", 31 0, v0000000001206740_0;  1 drivers
v000000000120ba20_0 .net "reg0", 31 0, v0000000001207f60_0;  1 drivers
v000000000120ae40_0 .net "reg1", 31 0, v0000000001208960_0;  1 drivers
RS_00000000011b3398 .resolv tri, v0000000001208e60_0, v0000000001209540_0;
v000000000120b340_0 .net8 "reg11", 31 0, RS_00000000011b3398;  2 drivers
v000000000120b840_0 .net "reg12", 31 0, v0000000001207d80_0;  1 drivers
v000000000120c100_0 .net "reg13", 31 0, v0000000001208be0_0;  1 drivers
v000000000120a8a0_0 .net "reg14", 31 0, v0000000001208aa0_0;  1 drivers
v000000000120b980_0 .net "reg15", 31 0, v0000000001208f00_0;  1 drivers
v000000000120b480_0 .net "reg16", 31 0, v00000000012095e0_0;  1 drivers
v000000000120abc0_0 .net "reg17", 31 0, v00000000012086e0_0;  1 drivers
v000000000120a940_0 .net "reg18", 31 0, v00000000012085a0_0;  1 drivers
v000000000120ac60_0 .net "reg19", 31 0, v00000000012081e0_0;  1 drivers
v000000000120a9e0_0 .net "reg2", 31 0, v0000000001209360_0;  1 drivers
v000000000120bb60_0 .net "reg20", 31 0, v0000000001207ec0_0;  1 drivers
v000000000120aee0_0 .net "reg21", 31 0, v0000000001208320_0;  1 drivers
v000000000120c240_0 .net "reg22", 31 0, v0000000001207ce0_0;  1 drivers
v000000000120aa80_0 .net "reg23", 31 0, v0000000001207a60_0;  1 drivers
v000000000120ab20_0 .net "reg24", 31 0, v00000000012080a0_0;  1 drivers
v000000000120b0c0_0 .net "reg25", 31 0, v0000000001208500_0;  1 drivers
v000000000120b160_0 .net "reg26", 31 0, v0000000001207920_0;  1 drivers
v000000000120b5c0_0 .net "reg27", 31 0, v0000000001209680_0;  1 drivers
v000000000120bc00_0 .net "reg28", 31 0, v0000000001207ba0_0;  1 drivers
v000000000120bca0_0 .net "reg29", 31 0, v0000000001208280_0;  1 drivers
v000000000120e570_0 .net "reg3", 31 0, v0000000001208a00_0;  1 drivers
RS_00000000011b3788 .resolv tri, v0000000001208460_0, v0000000001209720_0;
v000000000120d8f0_0 .net8 "reg30", 31 0, RS_00000000011b3788;  2 drivers
v000000000120dd50_0 .net "reg4", 31 0, v00000000012092c0_0;  1 drivers
v000000000120e430_0 .net "reg5", 31 0, v00000000012079c0_0;  1 drivers
v000000000120cd10_0 .net "reg6", 31 0, v0000000001207c40_0;  1 drivers
v000000000120db70_0 .net "reg7", 31 0, v0000000001208c80_0;  1 drivers
v000000000120da30_0 .net "reg8", 31 0, v0000000001208b40_0;  1 drivers
v000000000120ddf0_0 .net "reg9", 31 0, v0000000001208fa0_0;  1 drivers
v000000000120e390_0 .net "regiwrite", 0 0, v000000000120bd40_0;  1 drivers
v000000000120e610_0 .net "rs1", 4 0, v0000000001206ba0_0;  1 drivers
v000000000120e1b0_0 .net "rs2", 4 0, v0000000001206e20_0;  1 drivers
v000000000120d0d0_0 .net "tipo", 2 0, v0000000001206100_0;  1 drivers
S_00000000011b1260 .scope module, "alu" "alu" 2 75, 3 1 0, S_000000000110b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata1R";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /INPUT 1 "alusrc";
    .port_info 4 /INPUT 4 "alucontrol";
    .port_info 5 /INPUT 12 "immediate";
    .port_info 6 /OUTPUT 32 "aluresult1";
    .port_info 7 /OUTPUT 32 "aluresult2";
    .port_info 8 /OUTPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "branch";
v0000000001153d60_0 .net "alucontrol", 3 0, v00000000012090e0_0;  alias, 1 drivers
v00000000011547d0_0 .var "aluresult1", 31 0;
v0000000001169380_0 .var "aluresult2", 31 0;
v0000000001169420_0 .net "alusrc", 0 0, v0000000001208780_0;  alias, 1 drivers
v00000000011694c0_0 .net "branch", 0 0, v0000000001209180_0;  alias, 1 drivers
v0000000001169560_0 .net "clk", 0 0, v00000000012062e0_0;  alias, 1 drivers
v0000000001169600_0 .net "immediate", 11 0, v0000000001206b00_0;  alias, 1 drivers
v00000000011696a0_0 .var "pcsrc", 0 0;
v0000000001169740_0 .net "readdata1R", 31 0, v00000000012083c0_0;  alias, 1 drivers
v000000000115e5a0_0 .net "readdata2R", 31 0, v0000000001207b00_0;  alias, 1 drivers
E_00000000011a6940 .event posedge, v0000000001169560_0;
S_000000000115e640 .scope module, "clock" "clock" 2 69, 4 1 0, S_000000000110b9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
v00000000012062e0_0 .var "clk", 0 0;
S_000000000115e7d0 .scope module, "decodificacao" "decodificacao" 2 72, 5 1 0, S_000000000110b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instrucao";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 12 "immediate";
    .port_info 8 /OUTPUT 3 "tipo";
    .port_info 9 /INPUT 1 "clk";
v0000000001206a60_0 .net "clk", 0 0, v00000000012062e0_0;  alias, 1 drivers
v0000000001206880_0 .var "funct3", 2 0;
v0000000001206420_0 .var "funct7", 6 0;
v0000000001206b00_0 .var "immediate", 11 0;
v0000000001206ce0_0 .net "instrucao", 31 0, v0000000001206d80_0;  alias, 1 drivers
v0000000001206c40_0 .var "opcode", 6 0;
v00000000012069c0_0 .var "rd", 4 0;
v0000000001206ba0_0 .var "rs1", 4 0;
v0000000001206e20_0 .var "rs2", 4 0;
v0000000001206100_0 .var "tipo", 2 0;
S_000000000116e4d0 .scope module, "lerinstrucao" "lerinstrucao" 2 71, 6 1 0, S_000000000110b9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instrucao";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "clk";
v0000000001206560_0 .net "PC", 31 0, v000000000120b200_0;  alias, 1 drivers
v0000000001206920_0 .net "clk", 0 0, v00000000012062e0_0;  alias, 1 drivers
v0000000001206d80_0 .var "instrucao", 31 0;
v0000000001206ec0 .array "instrucoes", 11 0, 31 0;
S_000000000116e660 .scope module, "memoria" "memoria" 2 76, 7 1 0, S_000000000110b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "aluresult2";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /OUTPUT 32 "reddataM";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 1 "memread";
    .port_info 6 /INPUT 12 "immediate";
v0000000001206f60_0 .net "aluresult2", 31 0, v0000000001169380_0;  alias, 1 drivers
v0000000001206060_0 .net "clk", 0 0, v00000000012062e0_0;  alias, 1 drivers
v00000000012061a0_0 .net "immediate", 11 0, v0000000001206b00_0;  alias, 1 drivers
v0000000001206240_0 .var "immediateaux", 31 0;
v0000000001206380 .array "memoria", 31 0, 31 0;
v00000000012066a0_0 .net "memread", 0 0, v0000000001209220_0;  alias, 1 drivers
v00000000012064c0_0 .net "memwrite", 0 0, v000000000120bde0_0;  alias, 1 drivers
v0000000001206740_0 .var "reddataM", 31 0;
v0000000001206600_0 .net "rs2", 4 0, v0000000001206e20_0;  alias, 1 drivers
S_000000000116e7f0 .scope module, "registradores" "registradores" 2 74, 8 1 0, S_000000000110b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /OUTPUT 32 "readdata1R";
    .port_info 5 /OUTPUT 32 "readdata2R";
    .port_info 6 /INPUT 1 "regiwrite";
    .port_info 7 /INPUT 1 "memtoreg";
    .port_info 8 /INPUT 32 "aluresult2";
    .port_info 9 /INPUT 32 "reddataM";
    .port_info 10 /OUTPUT 32 "reg0";
    .port_info 11 /OUTPUT 32 "reg1";
    .port_info 12 /OUTPUT 32 "reg2";
    .port_info 13 /OUTPUT 32 "reg3";
    .port_info 14 /OUTPUT 32 "reg4";
    .port_info 15 /OUTPUT 32 "reg5";
    .port_info 16 /OUTPUT 32 "reg6";
    .port_info 17 /OUTPUT 32 "reg7";
    .port_info 18 /OUTPUT 32 "reg8";
    .port_info 19 /OUTPUT 32 "reg9";
    .port_info 20 /OUTPUT 32 "reg10";
    .port_info 21 /OUTPUT 32 "reg11";
    .port_info 22 /OUTPUT 32 "reg12";
    .port_info 23 /OUTPUT 32 "reg13";
    .port_info 24 /OUTPUT 32 "reg14";
    .port_info 25 /OUTPUT 32 "reg15";
    .port_info 26 /OUTPUT 32 "reg16";
    .port_info 27 /OUTPUT 32 "reg17";
    .port_info 28 /OUTPUT 32 "reg18";
    .port_info 29 /OUTPUT 32 "reg19";
    .port_info 30 /OUTPUT 32 "reg20";
    .port_info 31 /OUTPUT 32 "reg21";
    .port_info 32 /OUTPUT 32 "reg22";
    .port_info 33 /OUTPUT 32 "reg23";
    .port_info 34 /OUTPUT 32 "reg24";
    .port_info 35 /OUTPUT 32 "reg25";
    .port_info 36 /OUTPUT 32 "reg26";
    .port_info 37 /OUTPUT 32 "reg27";
    .port_info 38 /OUTPUT 32 "reg28";
    .port_info 39 /OUTPUT 32 "reg29";
    .port_info 40 /OUTPUT 32 "reg30";
    .port_info 41 /OUTPUT 32 "reg31";
v00000000012067e0_0 .net "aluresult2", 31 0, v0000000001169380_0;  alias, 1 drivers
v0000000001208dc0 .array "bancoregistradores", 31 0, 31 0;
v0000000001207880_0 .net "clk", 0 0, v00000000012062e0_0;  alias, 1 drivers
v0000000001208140_0 .net "memtoreg", 0 0, v00000000012088c0_0;  alias, 1 drivers
v0000000001209400_0 .net "rd", 4 0, v00000000012069c0_0;  alias, 1 drivers
v00000000012083c0_0 .var "readdata1R", 31 0;
v0000000001207b00_0 .var "readdata2R", 31 0;
v00000000012094a0_0 .net "reddataM", 31 0, v0000000001206740_0;  alias, 1 drivers
v0000000001207f60_0 .var "reg0", 31 0;
v0000000001208960_0 .var "reg1", 31 0;
v0000000001208e60_0 .var "reg10", 31 0;
v0000000001209540_0 .var "reg11", 31 0;
v0000000001207d80_0 .var "reg12", 31 0;
v0000000001208be0_0 .var "reg13", 31 0;
v0000000001208aa0_0 .var "reg14", 31 0;
v0000000001208f00_0 .var "reg15", 31 0;
v00000000012095e0_0 .var "reg16", 31 0;
v00000000012086e0_0 .var "reg17", 31 0;
v00000000012085a0_0 .var "reg18", 31 0;
v00000000012081e0_0 .var "reg19", 31 0;
v0000000001209360_0 .var "reg2", 31 0;
v0000000001207ec0_0 .var "reg20", 31 0;
v0000000001208320_0 .var "reg21", 31 0;
v0000000001207ce0_0 .var "reg22", 31 0;
v0000000001207a60_0 .var "reg23", 31 0;
v00000000012080a0_0 .var "reg24", 31 0;
v0000000001208500_0 .var "reg25", 31 0;
v0000000001207920_0 .var "reg26", 31 0;
v0000000001209680_0 .var "reg27", 31 0;
v0000000001207ba0_0 .var "reg28", 31 0;
v0000000001208280_0 .var "reg29", 31 0;
v0000000001208a00_0 .var "reg3", 31 0;
v0000000001208460_0 .var "reg30", 31 0;
v0000000001209720_0 .var "reg31", 31 0;
v00000000012092c0_0 .var "reg4", 31 0;
v00000000012079c0_0 .var "reg5", 31 0;
v0000000001207c40_0 .var "reg6", 31 0;
v0000000001208c80_0 .var "reg7", 31 0;
v0000000001208b40_0 .var "reg8", 31 0;
v0000000001208fa0_0 .var "reg9", 31 0;
v0000000001207e20_0 .net "regiwrite", 0 0, v000000000120bd40_0;  alias, 1 drivers
v0000000001209040_0 .net "rs1", 4 0, v0000000001206ba0_0;  alias, 1 drivers
v0000000001208d20_0 .net "rs2", 4 0, v0000000001206e20_0;  alias, 1 drivers
S_000000000116d800 .scope module, "sinaisdecontrole" "sinaisdecontrole" 2 73, 9 1 0, S_000000000110b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "tipo";
    .port_info 1 /OUTPUT 1 "regiwrite";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 4 "alucontrol";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "alusrc";
v00000000012090e0_0 .var "alucontrol", 3 0;
v0000000001208640_0 .var "aluop", 1 0;
v0000000001208780_0 .var "alusrc", 0 0;
v0000000001209180_0 .var "branch", 0 0;
v0000000001208000_0 .net "clk", 0 0, v00000000012062e0_0;  alias, 1 drivers
v0000000001208820_0 .net "funct3", 2 0, v0000000001206880_0;  alias, 1 drivers
v0000000001209220_0 .var "memread", 0 0;
v00000000012088c0_0 .var "memtoreg", 0 0;
v000000000120bde0_0 .var "memwrite", 0 0;
v000000000120bd40_0 .var "regiwrite", 0 0;
v000000000120c380_0 .net "tipo", 2 0, v0000000001206100_0;  alias, 1 drivers
S_000000000116d990 .scope module, "somapc" "somapc" 2 70, 10 1 0, S_000000000110b9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 12 "immediate";
v000000000120b200_0 .var "PC", 31 0;
v000000000120b660_0 .net "clk", 0 0, v00000000012062e0_0;  alias, 1 drivers
v000000000120b520_0 .net "immediate", 11 0, v0000000001206b00_0;  alias, 1 drivers
v000000000120ada0_0 .net "pcsrc", 0 0, v00000000011696a0_0;  alias, 1 drivers
    .scope S_000000000115e640;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012062e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000000000115e640;
T_1 ;
    %load/vec4 v00000000012062e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012062e0_0, 0;
    %jmp T_1.2;
T_1.1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012062e0_0, 0;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000116d990;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000120b200_0, 0;
    %end;
    .thread T_2;
    .scope S_000000000116d990;
T_3 ;
    %wait E_00000000011a6940;
    %load/vec4 v000000000120ada0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v000000000120b200_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000120b200_0, 0;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v000000000120b200_0;
    %load/vec4 v000000000120b520_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000000000120b200_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %load/vec4 v000000000120b200_0;
    %addi 1, 0, 32;
    %assign/vec4 v000000000120b200_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000116e4d0;
T_4 ;
    %vpi_call 6 8 "$readmemb", "entrada/teste.bin", v0000000001206ec0 {0 0 0};
    %ix/getv 4, v0000000001206560_0;
    %load/vec4a v0000000001206ec0, 4;
    %assign/vec4 v0000000001206d80_0, 0;
    %end;
    .thread T_4;
    .scope S_000000000116e4d0;
T_5 ;
    %wait E_00000000011a6940;
    %ix/getv 4, v0000000001206560_0;
    %load/vec4a v0000000001206ec0, 4;
    %assign/vec4 v0000000001206d80_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000115e7d0;
T_6 ;
    %wait E_00000000011a6940;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0000000001206c40_0, 0;
    %load/vec4 v0000000001206c40_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000012069c0_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000001206ba0_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001206880_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v0000000001206b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001206100_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001206b00_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000001206ba0_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000001206e20_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001206880_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000001206100_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0000000001206420_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000001206e20_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000001206ba0_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000012069c0_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001206880_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000001206100_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001206b00_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000000001206ba0_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000000001206e20_0, 0;
    %load/vec4 v0000000001206ce0_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001206880_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000000001206100_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000116d800;
T_7 ;
    %wait E_00000000011a6940;
    %load/vec4 v000000000120c380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000120bd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000120bde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001209220_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012090e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001209180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012088c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001208780_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000120bd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000120bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001209220_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012090e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001209180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012088c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001208780_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000000001208820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000120bd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000120bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001209220_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012090e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001209180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012088c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001208780_0, 0;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000120bd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000120bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001209220_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012090e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001209180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012088c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001208780_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000120bd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000120bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001209220_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012090e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001209180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012088c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001208780_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000120bd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000120bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001209220_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012090e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001209180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012088c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001208780_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000116e7f0;
T_8 ;
    %vpi_call 8 18 "$readmemb", "entrada/registradores.bin", v0000000001208dc0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000000000116e7f0;
T_9 ;
    %wait E_00000000011a6940;
    %load/vec4 v0000000001209040_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v00000000012083c0_0, 0;
    %load/vec4 v0000000001208d20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001207b00_0, 0;
    %load/vec4 v0000000001207e20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000001208140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v00000000012094a0_0;
    %load/vec4 v0000000001209400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001208dc0, 0, 4;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v00000000012067e0_0;
    %load/vec4 v0000000001209400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001208dc0, 0, 4;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.1 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001207f60_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208960_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001209360_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208a00_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v00000000012092c0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v00000000012079c0_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001207c40_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208c80_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208b40_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208fa0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208e60_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001209540_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001207d80_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208be0_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208aa0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208f00_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v00000000012095e0_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v00000000012086e0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v00000000012085a0_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v00000000012081e0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001207ec0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208320_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001207ce0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001207a60_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v00000000012080a0_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208500_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001207920_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001209680_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001207ba0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208280_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001208460_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001208dc0, 4;
    %assign/vec4 v0000000001209720_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000011b1260;
T_10 ;
    %wait E_00000000011a6940;
    %load/vec4 v0000000001169420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0000000001153d60_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0000000001169740_0;
    %load/vec4 v000000000115e5a0_0;
    %add;
    %assign/vec4 v0000000001169380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011547d0_0, 0;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0000000001169740_0;
    %load/vec4 v000000000115e5a0_0;
    %sub;
    %assign/vec4 v0000000001169380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011547d0_0, 0;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0000000001169740_0;
    %load/vec4 v000000000115e5a0_0;
    %xor;
    %assign/vec4 v0000000001169380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011547d0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0000000001169740_0;
    %ix/getv 4, v000000000115e5a0_0;
    %shiftr 4;
    %assign/vec4 v0000000001169380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011547d0_0, 0;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0000000001153d60_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0000000001169740_0;
    %load/vec4 v0000000001169600_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0000000001169380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011547d0_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0000000001169740_0;
    %load/vec4 v000000000115e5a0_0;
    %sub;
    %assign/vec4 v0000000001169380_0, 0;
    %load/vec4 v0000000001169380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000000011547d0_0, 0;
T_10.11 ;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %load/vec4 v00000000011547d0_0;
    %load/vec4 v00000000011694c0_0;
    %pad/u 32;
    %and;
    %pad/u 1;
    %assign/vec4 v00000000011696a0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000116e660;
T_11 ;
    %vpi_call 7 13 "$readmemb", "entrada/memoria.bin", v0000000001206380 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000000000116e660;
T_12 ;
    %wait E_00000000011a6940;
    %load/vec4 v00000000012061a0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %assign/vec4 v0000000001206240_0, 0;
    %load/vec4 v00000000012064c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000000001206600_0;
    %pad/u 32;
    %ix/getv 3, v0000000001206f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001206380, 0, 4;
T_12.0 ;
    %load/vec4 v00000000012066a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %ix/getv 4, v0000000001206f60_0;
    %load/vec4a v0000000001206380, 4;
    %assign/vec4 v0000000001206740_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000110b9f0;
T_13 ;
    %vpi_call 2 64 "$dumpfile", "wavefile.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000120c2e0_0, 0;
    %end;
    .thread T_13;
    .scope S_000000000110b9f0;
T_14 ;
    %wait E_00000000011a6940;
    %load/vec4 v000000000120c2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %jmp T_14.3;
T_14.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000120c2e0_0, 0;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v000000000120b3e0_0;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_14.4, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000120c2e0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000000000120c2e0_0, 0;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %vpi_call 2 93 "$finish" {0 0 0};
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "main.v";
    "./modulos/alu.v";
    "./modulos/clock.v";
    "./modulos/decodificacao.v";
    "./modulos/lerinstrucao.v";
    "./modulos/memoria.v";
    "./modulos/registradores.v";
    "./modulos/sinaisdecontrole.v";
    "./modulos/somapc.v";
