
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= FU.OutID1=>A_EX.In                                      Premise(F5)
	S8= FU.OutID2=>B_EX.In                                      Premise(F6)
	S9= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                     Premise(F7)
	S10= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F8)
	S11= FU.Bub_ID=>CU_ID.Bub                                   Premise(F9)
	S12= FU.Halt_ID=>CU_ID.Halt                                 Premise(F10)
	S13= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F11)
	S14= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F13)
	S16= FU.Halt_IF=>CU_IF.Halt                                 Premise(F14)
	S17= ICache.Hit=>CU_IF.ICacheHit                            Premise(F15)
	S18= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S21= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F19)
	S22= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F20)
	S23= ICache.Hit=>FU.ICacheHit                               Premise(F21)
	S24= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F22)
	S25= IR_ID.Out=>FU.IR_ID                                    Premise(F23)
	S26= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F24)
	S27= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F25)
	S28= GPR.Rdata1=>FU.InID1                                   Premise(F26)
	S29= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F27)
	S30= GPR.Rdata2=>FU.InID2                                   Premise(F28)
	S31= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F29)
	S32= IR_ID.Out25_21=>GPR.RReg1                              Premise(F30)
	S33= IR_ID.Out20_16=>GPR.RReg2                              Premise(F31)
	S34= IMMU.Addr=>IAddrReg.In                                 Premise(F32)
	S35= PC.Out=>ICache.IEA                                     Premise(F33)
	S36= ICache.IEA=addr                                        Path(S5,S35)
	S37= ICache.Hit=ICacheHit(addr)                             ICache-Search(S36)
	S38= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S36,S3)
	S39= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S37,S17)
	S40= FU.ICacheHit=ICacheHit(addr)                           Path(S37,S23)
	S41= ICache.Out=>ICacheReg.In                               Premise(F34)
	S42= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S38,S41)
	S43= PC.Out=>IMMU.IEA                                       Premise(F35)
	S44= IMMU.IEA=addr                                          Path(S5,S43)
	S45= CP0.ASID=>IMMU.PID                                     Premise(F36)
	S46= IMMU.PID=pid                                           Path(S4,S45)
	S47= IMMU.Addr={pid,addr}                                   IMMU-Search(S46,S44)
	S48= IAddrReg.In={pid,addr}                                 Path(S47,S34)
	S49= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S46,S44)
	S50= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S49,S18)
	S51= IR_ID.Out=>IR_EX.In                                    Premise(F37)
	S52= ICache.Out=>IR_ID.In                                   Premise(F38)
	S53= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S38,S52)
	S54= ICache.Out=>IR_IMMU.In                                 Premise(F39)
	S55= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S38,S54)
	S56= IR_DMMU2.Out=>IR_WB.In                                 Premise(F40)
	S57= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F41)
	S58= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F42)
	S59= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F43)
	S60= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F44)
	S61= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F45)
	S62= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F46)
	S63= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F47)
	S64= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F48)
	S65= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F49)
	S66= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F50)
	S67= IR_EX.Out31_26=>CU_EX.Op                               Premise(F51)
	S68= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F52)
	S69= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F53)
	S70= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F54)
	S71= IR_ID.Out31_26=>CU_ID.Op                               Premise(F55)
	S72= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F56)
	S73= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F57)
	S74= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F58)
	S75= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F59)
	S76= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F60)
	S77= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F61)
	S78= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F62)
	S79= IR_WB.Out31_26=>CU_WB.Op                               Premise(F63)
	S80= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F64)
	S81= CtrlA_EX=0                                             Premise(F65)
	S82= CtrlB_EX=0                                             Premise(F66)
	S83= CtrlALUOut_MEM=0                                       Premise(F67)
	S84= CtrlALUOut_DMMU1=0                                     Premise(F68)
	S85= CtrlALUOut_DMMU2=0                                     Premise(F69)
	S86= CtrlALUOut_WB=0                                        Premise(F70)
	S87= CtrlA_MEM=0                                            Premise(F71)
	S88= CtrlA_WB=0                                             Premise(F72)
	S89= CtrlB_MEM=0                                            Premise(F73)
	S90= CtrlB_WB=0                                             Premise(F74)
	S91= CtrlICache=0                                           Premise(F75)
	S92= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S91)
	S93= CtrlIMMU=0                                             Premise(F76)
	S94= CtrlIR_DMMU1=0                                         Premise(F77)
	S95= CtrlIR_DMMU2=0                                         Premise(F78)
	S96= CtrlIR_EX=0                                            Premise(F79)
	S97= CtrlIR_ID=1                                            Premise(F80)
	S98= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S53,S97)
	S99= CtrlIR_IMMU=0                                          Premise(F81)
	S100= CtrlIR_MEM=0                                          Premise(F82)
	S101= CtrlIR_WB=0                                           Premise(F83)
	S102= CtrlGPR=0                                             Premise(F84)
	S103= CtrlIAddrReg=0                                        Premise(F85)
	S104= CtrlPC=0                                              Premise(F86)
	S105= CtrlPCInc=1                                           Premise(F87)
	S106= PC[Out]=addr+4                                        PC-Inc(S1,S104,S105)
	S107= PC[CIA]=addr                                          PC-Inc(S1,S104,S105)
	S108= CtrlIMem=0                                            Premise(F88)
	S109= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S108)
	S110= CtrlICacheReg=0                                       Premise(F89)
	S111= CtrlASIDIn=0                                          Premise(F90)
	S112= CtrlCP0=0                                             Premise(F91)
	S113= CP0[ASID]=pid                                         CP0-Hold(S0,S112)
	S114= CtrlEPCIn=0                                           Premise(F92)
	S115= CtrlExCodeIn=0                                        Premise(F93)
	S116= CtrlIRMux=0                                           Premise(F94)
	S117= GPR[rS]=a                                             Premise(F95)
	S118= GPR[rT]=b                                             Premise(F96)

ID	S119= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S98)
	S120= IR_ID.Out31_26=0                                      IR-Out(S98)
	S121= IR_ID.Out25_21=rS                                     IR-Out(S98)
	S122= IR_ID.Out20_16=rT                                     IR-Out(S98)
	S123= IR_ID.Out15_11=rD                                     IR-Out(S98)
	S124= IR_ID.Out10_6=0                                       IR-Out(S98)
	S125= IR_ID.Out5_0=37                                       IR-Out(S98)
	S126= PC.Out=addr+4                                         PC-Out(S106)
	S127= PC.CIA=addr                                           PC-Out(S107)
	S128= PC.CIA31_28=addr[31:28]                               PC-Out(S107)
	S129= CP0.ASID=pid                                          CP0-Read-ASID(S113)
	S130= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F188)
	S131= FU.OutID1=>A_EX.In                                    Premise(F189)
	S132= FU.OutID2=>B_EX.In                                    Premise(F190)
	S133= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F191)
	S134= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F192)
	S135= FU.Bub_ID=>CU_ID.Bub                                  Premise(F193)
	S136= FU.Halt_ID=>CU_ID.Halt                                Premise(F194)
	S137= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F195)
	S138= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F196)
	S139= FU.Bub_IF=>CU_IF.Bub                                  Premise(F197)
	S140= FU.Halt_IF=>CU_IF.Halt                                Premise(F198)
	S141= ICache.Hit=>CU_IF.ICacheHit                           Premise(F199)
	S142= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F200)
	S143= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F201)
	S144= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F202)
	S145= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F203)
	S146= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F204)
	S147= ICache.Hit=>FU.ICacheHit                              Premise(F205)
	S148= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F206)
	S149= IR_ID.Out=>FU.IR_ID                                   Premise(F207)
	S150= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S119,S149)
	S151= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F208)
	S152= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F209)
	S153= GPR.Rdata1=>FU.InID1                                  Premise(F210)
	S154= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F211)
	S155= FU.InID1_RReg=rS                                      Path(S121,S154)
	S156= GPR.Rdata2=>FU.InID2                                  Premise(F212)
	S157= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F213)
	S158= FU.InID2_RReg=rT                                      Path(S122,S157)
	S159= IR_ID.Out25_21=>GPR.RReg1                             Premise(F214)
	S160= GPR.RReg1=rS                                          Path(S121,S159)
	S161= GPR.Rdata1=a                                          GPR-Read(S160,S117)
	S162= FU.InID1=a                                            Path(S161,S153)
	S163= FU.OutID1=FU(a)                                       FU-Forward(S162)
	S164= A_EX.In=FU(a)                                         Path(S163,S131)
	S165= IR_ID.Out20_16=>GPR.RReg2                             Premise(F215)
	S166= GPR.RReg2=rT                                          Path(S122,S165)
	S167= GPR.Rdata2=b                                          GPR-Read(S166,S118)
	S168= FU.InID2=b                                            Path(S167,S156)
	S169= FU.OutID2=FU(b)                                       FU-Forward(S168)
	S170= B_EX.In=FU(b)                                         Path(S169,S132)
	S171= IMMU.Addr=>IAddrReg.In                                Premise(F216)
	S172= PC.Out=>ICache.IEA                                    Premise(F217)
	S173= ICache.IEA=addr+4                                     Path(S126,S172)
	S174= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S173)
	S175= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S174,S141)
	S176= FU.ICacheHit=ICacheHit(addr+4)                        Path(S174,S147)
	S177= ICache.Out=>ICacheReg.In                              Premise(F218)
	S178= PC.Out=>IMMU.IEA                                      Premise(F219)
	S179= IMMU.IEA=addr+4                                       Path(S126,S178)
	S180= CP0.ASID=>IMMU.PID                                    Premise(F220)
	S181= IMMU.PID=pid                                          Path(S129,S180)
	S182= IMMU.Addr={pid,addr+4}                                IMMU-Search(S181,S179)
	S183= IAddrReg.In={pid,addr+4}                              Path(S182,S171)
	S184= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S181,S179)
	S185= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S184,S142)
	S186= IR_ID.Out=>IR_EX.In                                   Premise(F221)
	S187= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S119,S186)
	S188= ICache.Out=>IR_ID.In                                  Premise(F222)
	S189= ICache.Out=>IR_IMMU.In                                Premise(F223)
	S190= IR_DMMU2.Out=>IR_WB.In                                Premise(F224)
	S191= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F225)
	S192= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F226)
	S193= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F227)
	S194= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F228)
	S195= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F229)
	S196= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F230)
	S197= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F231)
	S198= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F232)
	S199= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F233)
	S200= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F234)
	S201= IR_EX.Out31_26=>CU_EX.Op                              Premise(F235)
	S202= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F236)
	S203= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F237)
	S204= CU_ID.IRFunc1=rT                                      Path(S122,S203)
	S205= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F238)
	S206= CU_ID.IRFunc2=rS                                      Path(S121,S205)
	S207= IR_ID.Out31_26=>CU_ID.Op                              Premise(F239)
	S208= CU_ID.Op=0                                            Path(S120,S207)
	S209= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F240)
	S210= CU_ID.IRFunc=37                                       Path(S125,S209)
	S211= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F241)
	S212= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F242)
	S213= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F243)
	S214= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F244)
	S215= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F245)
	S216= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F246)
	S217= IR_WB.Out31_26=>CU_WB.Op                              Premise(F247)
	S218= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F248)
	S219= CtrlA_EX=1                                            Premise(F249)
	S220= [A_EX]=FU(a)                                          A_EX-Write(S164,S219)
	S221= CtrlB_EX=1                                            Premise(F250)
	S222= [B_EX]=FU(b)                                          B_EX-Write(S170,S221)
	S223= CtrlALUOut_MEM=0                                      Premise(F251)
	S224= CtrlALUOut_DMMU1=0                                    Premise(F252)
	S225= CtrlALUOut_DMMU2=0                                    Premise(F253)
	S226= CtrlALUOut_WB=0                                       Premise(F254)
	S227= CtrlA_MEM=0                                           Premise(F255)
	S228= CtrlA_WB=0                                            Premise(F256)
	S229= CtrlB_MEM=0                                           Premise(F257)
	S230= CtrlB_WB=0                                            Premise(F258)
	S231= CtrlICache=0                                          Premise(F259)
	S232= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S92,S231)
	S233= CtrlIMMU=0                                            Premise(F260)
	S234= CtrlIR_DMMU1=0                                        Premise(F261)
	S235= CtrlIR_DMMU2=0                                        Premise(F262)
	S236= CtrlIR_EX=1                                           Premise(F263)
	S237= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S187,S236)
	S238= CtrlIR_ID=0                                           Premise(F264)
	S239= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S98,S238)
	S240= CtrlIR_IMMU=0                                         Premise(F265)
	S241= CtrlIR_MEM=0                                          Premise(F266)
	S242= CtrlIR_WB=0                                           Premise(F267)
	S243= CtrlGPR=0                                             Premise(F268)
	S244= GPR[rS]=a                                             GPR-Hold(S117,S243)
	S245= GPR[rT]=b                                             GPR-Hold(S118,S243)
	S246= CtrlIAddrReg=0                                        Premise(F269)
	S247= CtrlPC=0                                              Premise(F270)
	S248= CtrlPCInc=0                                           Premise(F271)
	S249= PC[CIA]=addr                                          PC-Hold(S107,S248)
	S250= PC[Out]=addr+4                                        PC-Hold(S106,S247,S248)
	S251= CtrlIMem=0                                            Premise(F272)
	S252= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S109,S251)
	S253= CtrlICacheReg=0                                       Premise(F273)
	S254= CtrlASIDIn=0                                          Premise(F274)
	S255= CtrlCP0=0                                             Premise(F275)
	S256= CP0[ASID]=pid                                         CP0-Hold(S113,S255)
	S257= CtrlEPCIn=0                                           Premise(F276)
	S258= CtrlExCodeIn=0                                        Premise(F277)
	S259= CtrlIRMux=0                                           Premise(F278)

EX	S260= A_EX.Out=FU(a)                                        A_EX-Out(S220)
	S261= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S220)
	S262= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S220)
	S263= B_EX.Out=FU(b)                                        B_EX-Out(S222)
	S264= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S222)
	S265= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S222)
	S266= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S237)
	S267= IR_EX.Out31_26=0                                      IR_EX-Out(S237)
	S268= IR_EX.Out25_21=rS                                     IR_EX-Out(S237)
	S269= IR_EX.Out20_16=rT                                     IR_EX-Out(S237)
	S270= IR_EX.Out15_11=rD                                     IR_EX-Out(S237)
	S271= IR_EX.Out10_6=0                                       IR_EX-Out(S237)
	S272= IR_EX.Out5_0=37                                       IR_EX-Out(S237)
	S273= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S239)
	S274= IR_ID.Out31_26=0                                      IR-Out(S239)
	S275= IR_ID.Out25_21=rS                                     IR-Out(S239)
	S276= IR_ID.Out20_16=rT                                     IR-Out(S239)
	S277= IR_ID.Out15_11=rD                                     IR-Out(S239)
	S278= IR_ID.Out10_6=0                                       IR-Out(S239)
	S279= IR_ID.Out5_0=37                                       IR-Out(S239)
	S280= PC.CIA=addr                                           PC-Out(S249)
	S281= PC.CIA31_28=addr[31:28]                               PC-Out(S249)
	S282= PC.Out=addr+4                                         PC-Out(S250)
	S283= CP0.ASID=pid                                          CP0-Read-ASID(S256)
	S284= ALU.Func=6'b000001                                    Premise(F279)
	S285= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F280)
	S286= FU.OutID1=>A_EX.In                                    Premise(F281)
	S287= FU.OutID2=>B_EX.In                                    Premise(F282)
	S288= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F283)
	S289= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F284)
	S290= FU.Bub_ID=>CU_ID.Bub                                  Premise(F285)
	S291= FU.Halt_ID=>CU_ID.Halt                                Premise(F286)
	S292= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F287)
	S293= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F288)
	S294= FU.Bub_IF=>CU_IF.Bub                                  Premise(F289)
	S295= FU.Halt_IF=>CU_IF.Halt                                Premise(F290)
	S296= ICache.Hit=>CU_IF.ICacheHit                           Premise(F291)
	S297= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F292)
	S298= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F293)
	S299= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F294)
	S300= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F295)
	S301= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F296)
	S302= ICache.Hit=>FU.ICacheHit                              Premise(F297)
	S303= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F298)
	S304= IR_ID.Out=>FU.IR_ID                                   Premise(F299)
	S305= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S273,S304)
	S306= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F300)
	S307= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F301)
	S308= GPR.Rdata1=>FU.InID1                                  Premise(F302)
	S309= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F303)
	S310= FU.InID1_RReg=rS                                      Path(S275,S309)
	S311= GPR.Rdata2=>FU.InID2                                  Premise(F304)
	S312= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F305)
	S313= FU.InID2_RReg=rT                                      Path(S276,S312)
	S314= IR_ID.Out25_21=>GPR.RReg1                             Premise(F306)
	S315= GPR.RReg1=rS                                          Path(S275,S314)
	S316= GPR.Rdata1=a                                          GPR-Read(S315,S244)
	S317= FU.InID1=a                                            Path(S316,S308)
	S318= FU.OutID1=FU(a)                                       FU-Forward(S317)
	S319= A_EX.In=FU(a)                                         Path(S318,S286)
	S320= IR_ID.Out20_16=>GPR.RReg2                             Premise(F307)
	S321= GPR.RReg2=rT                                          Path(S276,S320)
	S322= GPR.Rdata2=b                                          GPR-Read(S321,S245)
	S323= FU.InID2=b                                            Path(S322,S311)
	S324= FU.OutID2=FU(b)                                       FU-Forward(S323)
	S325= B_EX.In=FU(b)                                         Path(S324,S287)
	S326= IMMU.Addr=>IAddrReg.In                                Premise(F308)
	S327= PC.Out=>ICache.IEA                                    Premise(F309)
	S328= ICache.IEA=addr+4                                     Path(S282,S327)
	S329= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S328)
	S330= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S329,S296)
	S331= FU.ICacheHit=ICacheHit(addr+4)                        Path(S329,S302)
	S332= ICache.Out=>ICacheReg.In                              Premise(F310)
	S333= PC.Out=>IMMU.IEA                                      Premise(F311)
	S334= IMMU.IEA=addr+4                                       Path(S282,S333)
	S335= CP0.ASID=>IMMU.PID                                    Premise(F312)
	S336= IMMU.PID=pid                                          Path(S283,S335)
	S337= IMMU.Addr={pid,addr+4}                                IMMU-Search(S336,S334)
	S338= IAddrReg.In={pid,addr+4}                              Path(S337,S326)
	S339= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S336,S334)
	S340= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S339,S297)
	S341= IR_ID.Out=>IR_EX.In                                   Premise(F313)
	S342= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S273,S341)
	S343= ICache.Out=>IR_ID.In                                  Premise(F314)
	S344= ICache.Out=>IR_IMMU.In                                Premise(F315)
	S345= IR_DMMU2.Out=>IR_WB.In                                Premise(F316)
	S346= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F317)
	S347= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F318)
	S348= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F319)
	S349= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F320)
	S350= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F321)
	S351= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F322)
	S352= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F323)
	S353= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F324)
	S354= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F325)
	S355= CU_EX.IRFunc1=rT                                      Path(S269,S354)
	S356= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F326)
	S357= CU_EX.IRFunc2=rS                                      Path(S268,S356)
	S358= IR_EX.Out31_26=>CU_EX.Op                              Premise(F327)
	S359= CU_EX.Op=0                                            Path(S267,S358)
	S360= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F328)
	S361= CU_EX.IRFunc=37                                       Path(S272,S360)
	S362= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F329)
	S363= CU_ID.IRFunc1=rT                                      Path(S276,S362)
	S364= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F330)
	S365= CU_ID.IRFunc2=rS                                      Path(S275,S364)
	S366= IR_ID.Out31_26=>CU_ID.Op                              Premise(F331)
	S367= CU_ID.Op=0                                            Path(S274,S366)
	S368= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F332)
	S369= CU_ID.IRFunc=37                                       Path(S279,S368)
	S370= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F333)
	S371= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F334)
	S372= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F335)
	S373= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F336)
	S374= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F337)
	S375= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F338)
	S376= IR_WB.Out31_26=>CU_WB.Op                              Premise(F339)
	S377= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F340)
	S378= CtrlA_EX=0                                            Premise(F341)
	S379= [A_EX]=FU(a)                                          A_EX-Hold(S220,S378)
	S380= CtrlB_EX=0                                            Premise(F342)
	S381= [B_EX]=FU(b)                                          B_EX-Hold(S222,S380)
	S382= CtrlALUOut_MEM=1                                      Premise(F343)
	S383= CtrlALUOut_DMMU1=0                                    Premise(F344)
	S384= CtrlALUOut_DMMU2=0                                    Premise(F345)
	S385= CtrlALUOut_WB=0                                       Premise(F346)
	S386= CtrlA_MEM=0                                           Premise(F347)
	S387= CtrlA_WB=0                                            Premise(F348)
	S388= CtrlB_MEM=0                                           Premise(F349)
	S389= CtrlB_WB=0                                            Premise(F350)
	S390= CtrlICache=0                                          Premise(F351)
	S391= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S232,S390)
	S392= CtrlIMMU=0                                            Premise(F352)
	S393= CtrlIR_DMMU1=0                                        Premise(F353)
	S394= CtrlIR_DMMU2=0                                        Premise(F354)
	S395= CtrlIR_EX=0                                           Premise(F355)
	S396= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S237,S395)
	S397= CtrlIR_ID=0                                           Premise(F356)
	S398= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S239,S397)
	S399= CtrlIR_IMMU=0                                         Premise(F357)
	S400= CtrlIR_MEM=1                                          Premise(F358)
	S401= CtrlIR_WB=0                                           Premise(F359)
	S402= CtrlGPR=0                                             Premise(F360)
	S403= GPR[rS]=a                                             GPR-Hold(S244,S402)
	S404= GPR[rT]=b                                             GPR-Hold(S245,S402)
	S405= CtrlIAddrReg=0                                        Premise(F361)
	S406= CtrlPC=0                                              Premise(F362)
	S407= CtrlPCInc=0                                           Premise(F363)
	S408= PC[CIA]=addr                                          PC-Hold(S249,S407)
	S409= PC[Out]=addr+4                                        PC-Hold(S250,S406,S407)
	S410= CtrlIMem=0                                            Premise(F364)
	S411= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S252,S410)
	S412= CtrlICacheReg=0                                       Premise(F365)
	S413= CtrlASIDIn=0                                          Premise(F366)
	S414= CtrlCP0=0                                             Premise(F367)
	S415= CP0[ASID]=pid                                         CP0-Hold(S256,S414)
	S416= CtrlEPCIn=0                                           Premise(F368)
	S417= CtrlExCodeIn=0                                        Premise(F369)
	S418= CtrlIRMux=0                                           Premise(F370)

MEM	S419= A_EX.Out=FU(a)                                        A_EX-Out(S379)
	S420= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S379)
	S421= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S379)
	S422= B_EX.Out=FU(b)                                        B_EX-Out(S381)
	S423= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S381)
	S424= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S381)
	S425= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S396)
	S426= IR_EX.Out31_26=0                                      IR_EX-Out(S396)
	S427= IR_EX.Out25_21=rS                                     IR_EX-Out(S396)
	S428= IR_EX.Out20_16=rT                                     IR_EX-Out(S396)
	S429= IR_EX.Out15_11=rD                                     IR_EX-Out(S396)
	S430= IR_EX.Out10_6=0                                       IR_EX-Out(S396)
	S431= IR_EX.Out5_0=37                                       IR_EX-Out(S396)
	S432= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S398)
	S433= IR_ID.Out31_26=0                                      IR-Out(S398)
	S434= IR_ID.Out25_21=rS                                     IR-Out(S398)
	S435= IR_ID.Out20_16=rT                                     IR-Out(S398)
	S436= IR_ID.Out15_11=rD                                     IR-Out(S398)
	S437= IR_ID.Out10_6=0                                       IR-Out(S398)
	S438= IR_ID.Out5_0=37                                       IR-Out(S398)
	S439= PC.CIA=addr                                           PC-Out(S408)
	S440= PC.CIA31_28=addr[31:28]                               PC-Out(S408)
	S441= PC.Out=addr+4                                         PC-Out(S409)
	S442= CP0.ASID=pid                                          CP0-Read-ASID(S415)
	S443= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F371)
	S444= FU.OutID1=>A_EX.In                                    Premise(F372)
	S445= FU.OutID2=>B_EX.In                                    Premise(F373)
	S446= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F374)
	S447= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F375)
	S448= FU.Bub_ID=>CU_ID.Bub                                  Premise(F376)
	S449= FU.Halt_ID=>CU_ID.Halt                                Premise(F377)
	S450= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F378)
	S451= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F379)
	S452= FU.Bub_IF=>CU_IF.Bub                                  Premise(F380)
	S453= FU.Halt_IF=>CU_IF.Halt                                Premise(F381)
	S454= ICache.Hit=>CU_IF.ICacheHit                           Premise(F382)
	S455= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F383)
	S456= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F384)
	S457= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F385)
	S458= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F386)
	S459= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F387)
	S460= ICache.Hit=>FU.ICacheHit                              Premise(F388)
	S461= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F389)
	S462= IR_ID.Out=>FU.IR_ID                                   Premise(F390)
	S463= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S432,S462)
	S464= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F391)
	S465= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F392)
	S466= GPR.Rdata1=>FU.InID1                                  Premise(F393)
	S467= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F394)
	S468= FU.InID1_RReg=rS                                      Path(S434,S467)
	S469= GPR.Rdata2=>FU.InID2                                  Premise(F395)
	S470= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F396)
	S471= FU.InID2_RReg=rT                                      Path(S435,S470)
	S472= IR_ID.Out25_21=>GPR.RReg1                             Premise(F397)
	S473= GPR.RReg1=rS                                          Path(S434,S472)
	S474= GPR.Rdata1=a                                          GPR-Read(S473,S403)
	S475= FU.InID1=a                                            Path(S474,S466)
	S476= FU.OutID1=FU(a)                                       FU-Forward(S475)
	S477= A_EX.In=FU(a)                                         Path(S476,S444)
	S478= IR_ID.Out20_16=>GPR.RReg2                             Premise(F398)
	S479= GPR.RReg2=rT                                          Path(S435,S478)
	S480= GPR.Rdata2=b                                          GPR-Read(S479,S404)
	S481= FU.InID2=b                                            Path(S480,S469)
	S482= FU.OutID2=FU(b)                                       FU-Forward(S481)
	S483= B_EX.In=FU(b)                                         Path(S482,S445)
	S484= IMMU.Addr=>IAddrReg.In                                Premise(F399)
	S485= PC.Out=>ICache.IEA                                    Premise(F400)
	S486= ICache.IEA=addr+4                                     Path(S441,S485)
	S487= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S486)
	S488= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S487,S454)
	S489= FU.ICacheHit=ICacheHit(addr+4)                        Path(S487,S460)
	S490= ICache.Out=>ICacheReg.In                              Premise(F401)
	S491= PC.Out=>IMMU.IEA                                      Premise(F402)
	S492= IMMU.IEA=addr+4                                       Path(S441,S491)
	S493= CP0.ASID=>IMMU.PID                                    Premise(F403)
	S494= IMMU.PID=pid                                          Path(S442,S493)
	S495= IMMU.Addr={pid,addr+4}                                IMMU-Search(S494,S492)
	S496= IAddrReg.In={pid,addr+4}                              Path(S495,S484)
	S497= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S494,S492)
	S498= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S497,S455)
	S499= IR_ID.Out=>IR_EX.In                                   Premise(F404)
	S500= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S432,S499)
	S501= ICache.Out=>IR_ID.In                                  Premise(F405)
	S502= ICache.Out=>IR_IMMU.In                                Premise(F406)
	S503= IR_DMMU2.Out=>IR_WB.In                                Premise(F407)
	S504= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F408)
	S505= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F409)
	S506= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F410)
	S507= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F411)
	S508= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F412)
	S509= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F413)
	S510= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F414)
	S511= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F415)
	S512= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F416)
	S513= CU_EX.IRFunc1=rT                                      Path(S428,S512)
	S514= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F417)
	S515= CU_EX.IRFunc2=rS                                      Path(S427,S514)
	S516= IR_EX.Out31_26=>CU_EX.Op                              Premise(F418)
	S517= CU_EX.Op=0                                            Path(S426,S516)
	S518= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F419)
	S519= CU_EX.IRFunc=37                                       Path(S431,S518)
	S520= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F420)
	S521= CU_ID.IRFunc1=rT                                      Path(S435,S520)
	S522= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F421)
	S523= CU_ID.IRFunc2=rS                                      Path(S434,S522)
	S524= IR_ID.Out31_26=>CU_ID.Op                              Premise(F422)
	S525= CU_ID.Op=0                                            Path(S433,S524)
	S526= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F423)
	S527= CU_ID.IRFunc=37                                       Path(S438,S526)
	S528= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F424)
	S529= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F425)
	S530= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F426)
	S531= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F427)
	S532= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F428)
	S533= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F429)
	S534= IR_WB.Out31_26=>CU_WB.Op                              Premise(F430)
	S535= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F431)
	S536= CtrlA_EX=0                                            Premise(F432)
	S537= [A_EX]=FU(a)                                          A_EX-Hold(S379,S536)
	S538= CtrlB_EX=0                                            Premise(F433)
	S539= [B_EX]=FU(b)                                          B_EX-Hold(S381,S538)
	S540= CtrlALUOut_MEM=0                                      Premise(F434)
	S541= CtrlALUOut_DMMU1=1                                    Premise(F435)
	S542= CtrlALUOut_DMMU2=0                                    Premise(F436)
	S543= CtrlALUOut_WB=1                                       Premise(F437)
	S544= CtrlA_MEM=0                                           Premise(F438)
	S545= CtrlA_WB=1                                            Premise(F439)
	S546= CtrlB_MEM=0                                           Premise(F440)
	S547= CtrlB_WB=1                                            Premise(F441)
	S548= CtrlICache=0                                          Premise(F442)
	S549= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S391,S548)
	S550= CtrlIMMU=0                                            Premise(F443)
	S551= CtrlIR_DMMU1=1                                        Premise(F444)
	S552= CtrlIR_DMMU2=0                                        Premise(F445)
	S553= CtrlIR_EX=0                                           Premise(F446)
	S554= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S396,S553)
	S555= CtrlIR_ID=0                                           Premise(F447)
	S556= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S398,S555)
	S557= CtrlIR_IMMU=0                                         Premise(F448)
	S558= CtrlIR_MEM=0                                          Premise(F449)
	S559= CtrlIR_WB=1                                           Premise(F450)
	S560= CtrlGPR=0                                             Premise(F451)
	S561= GPR[rS]=a                                             GPR-Hold(S403,S560)
	S562= GPR[rT]=b                                             GPR-Hold(S404,S560)
	S563= CtrlIAddrReg=0                                        Premise(F452)
	S564= CtrlPC=0                                              Premise(F453)
	S565= CtrlPCInc=0                                           Premise(F454)
	S566= PC[CIA]=addr                                          PC-Hold(S408,S565)
	S567= PC[Out]=addr+4                                        PC-Hold(S409,S564,S565)
	S568= CtrlIMem=0                                            Premise(F455)
	S569= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S411,S568)
	S570= CtrlICacheReg=0                                       Premise(F456)
	S571= CtrlASIDIn=0                                          Premise(F457)
	S572= CtrlCP0=0                                             Premise(F458)
	S573= CP0[ASID]=pid                                         CP0-Hold(S415,S572)
	S574= CtrlEPCIn=0                                           Premise(F459)
	S575= CtrlExCodeIn=0                                        Premise(F460)
	S576= CtrlIRMux=0                                           Premise(F461)

WB	S577= A_EX.Out=FU(a)                                        A_EX-Out(S537)
	S578= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S537)
	S579= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S537)
	S580= B_EX.Out=FU(b)                                        B_EX-Out(S539)
	S581= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S539)
	S582= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S539)
	S583= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S554)
	S584= IR_EX.Out31_26=0                                      IR_EX-Out(S554)
	S585= IR_EX.Out25_21=rS                                     IR_EX-Out(S554)
	S586= IR_EX.Out20_16=rT                                     IR_EX-Out(S554)
	S587= IR_EX.Out15_11=rD                                     IR_EX-Out(S554)
	S588= IR_EX.Out10_6=0                                       IR_EX-Out(S554)
	S589= IR_EX.Out5_0=37                                       IR_EX-Out(S554)
	S590= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S556)
	S591= IR_ID.Out31_26=0                                      IR-Out(S556)
	S592= IR_ID.Out25_21=rS                                     IR-Out(S556)
	S593= IR_ID.Out20_16=rT                                     IR-Out(S556)
	S594= IR_ID.Out15_11=rD                                     IR-Out(S556)
	S595= IR_ID.Out10_6=0                                       IR-Out(S556)
	S596= IR_ID.Out5_0=37                                       IR-Out(S556)
	S597= PC.CIA=addr                                           PC-Out(S566)
	S598= PC.CIA31_28=addr[31:28]                               PC-Out(S566)
	S599= PC.Out=addr+4                                         PC-Out(S567)
	S600= CP0.ASID=pid                                          CP0-Read-ASID(S573)
	S601= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F644)
	S602= FU.OutID1=>A_EX.In                                    Premise(F645)
	S603= FU.OutID2=>B_EX.In                                    Premise(F646)
	S604= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F647)
	S605= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F648)
	S606= FU.Bub_ID=>CU_ID.Bub                                  Premise(F649)
	S607= FU.Halt_ID=>CU_ID.Halt                                Premise(F650)
	S608= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F651)
	S609= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F652)
	S610= FU.Bub_IF=>CU_IF.Bub                                  Premise(F653)
	S611= FU.Halt_IF=>CU_IF.Halt                                Premise(F654)
	S612= ICache.Hit=>CU_IF.ICacheHit                           Premise(F655)
	S613= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F656)
	S614= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F657)
	S615= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F658)
	S616= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F659)
	S617= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F660)
	S618= ICache.Hit=>FU.ICacheHit                              Premise(F661)
	S619= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F662)
	S620= IR_ID.Out=>FU.IR_ID                                   Premise(F663)
	S621= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S590,S620)
	S622= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F664)
	S623= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F665)
	S624= GPR.Rdata1=>FU.InID1                                  Premise(F666)
	S625= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F667)
	S626= FU.InID1_RReg=rS                                      Path(S592,S625)
	S627= GPR.Rdata2=>FU.InID2                                  Premise(F668)
	S628= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F669)
	S629= FU.InID2_RReg=rT                                      Path(S593,S628)
	S630= IR_ID.Out25_21=>GPR.RReg1                             Premise(F670)
	S631= GPR.RReg1=rS                                          Path(S592,S630)
	S632= GPR.Rdata1=a                                          GPR-Read(S631,S561)
	S633= FU.InID1=a                                            Path(S632,S624)
	S634= FU.OutID1=FU(a)                                       FU-Forward(S633)
	S635= A_EX.In=FU(a)                                         Path(S634,S602)
	S636= IR_ID.Out20_16=>GPR.RReg2                             Premise(F671)
	S637= GPR.RReg2=rT                                          Path(S593,S636)
	S638= GPR.Rdata2=b                                          GPR-Read(S637,S562)
	S639= FU.InID2=b                                            Path(S638,S627)
	S640= FU.OutID2=FU(b)                                       FU-Forward(S639)
	S641= B_EX.In=FU(b)                                         Path(S640,S603)
	S642= IMMU.Addr=>IAddrReg.In                                Premise(F672)
	S643= PC.Out=>ICache.IEA                                    Premise(F673)
	S644= ICache.IEA=addr+4                                     Path(S599,S643)
	S645= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S644)
	S646= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S645,S612)
	S647= FU.ICacheHit=ICacheHit(addr+4)                        Path(S645,S618)
	S648= ICache.Out=>ICacheReg.In                              Premise(F674)
	S649= PC.Out=>IMMU.IEA                                      Premise(F675)
	S650= IMMU.IEA=addr+4                                       Path(S599,S649)
	S651= CP0.ASID=>IMMU.PID                                    Premise(F676)
	S652= IMMU.PID=pid                                          Path(S600,S651)
	S653= IMMU.Addr={pid,addr+4}                                IMMU-Search(S652,S650)
	S654= IAddrReg.In={pid,addr+4}                              Path(S653,S642)
	S655= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S652,S650)
	S656= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S655,S613)
	S657= IR_ID.Out=>IR_EX.In                                   Premise(F677)
	S658= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S590,S657)
	S659= ICache.Out=>IR_ID.In                                  Premise(F678)
	S660= ICache.Out=>IR_IMMU.In                                Premise(F679)
	S661= IR_DMMU2.Out=>IR_WB.In                                Premise(F680)
	S662= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F681)
	S663= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F682)
	S664= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F683)
	S665= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F684)
	S666= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F685)
	S667= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F686)
	S668= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F687)
	S669= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F688)
	S670= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F689)
	S671= CU_EX.IRFunc1=rT                                      Path(S586,S670)
	S672= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F690)
	S673= CU_EX.IRFunc2=rS                                      Path(S585,S672)
	S674= IR_EX.Out31_26=>CU_EX.Op                              Premise(F691)
	S675= CU_EX.Op=0                                            Path(S584,S674)
	S676= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F692)
	S677= CU_EX.IRFunc=37                                       Path(S589,S676)
	S678= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F693)
	S679= CU_ID.IRFunc1=rT                                      Path(S593,S678)
	S680= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F694)
	S681= CU_ID.IRFunc2=rS                                      Path(S592,S680)
	S682= IR_ID.Out31_26=>CU_ID.Op                              Premise(F695)
	S683= CU_ID.Op=0                                            Path(S591,S682)
	S684= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F696)
	S685= CU_ID.IRFunc=37                                       Path(S596,S684)
	S686= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F697)
	S687= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F698)
	S688= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F699)
	S689= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F700)
	S690= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F701)
	S691= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F702)
	S692= IR_WB.Out31_26=>CU_WB.Op                              Premise(F703)
	S693= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F704)
	S694= CtrlA_EX=0                                            Premise(F705)
	S695= [A_EX]=FU(a)                                          A_EX-Hold(S537,S694)
	S696= CtrlB_EX=0                                            Premise(F706)
	S697= [B_EX]=FU(b)                                          B_EX-Hold(S539,S696)
	S698= CtrlALUOut_MEM=0                                      Premise(F707)
	S699= CtrlALUOut_DMMU1=0                                    Premise(F708)
	S700= CtrlALUOut_DMMU2=0                                    Premise(F709)
	S701= CtrlALUOut_WB=0                                       Premise(F710)
	S702= CtrlA_MEM=0                                           Premise(F711)
	S703= CtrlA_WB=0                                            Premise(F712)
	S704= CtrlB_MEM=0                                           Premise(F713)
	S705= CtrlB_WB=0                                            Premise(F714)
	S706= CtrlICache=0                                          Premise(F715)
	S707= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S549,S706)
	S708= CtrlIMMU=0                                            Premise(F716)
	S709= CtrlIR_DMMU1=0                                        Premise(F717)
	S710= CtrlIR_DMMU2=0                                        Premise(F718)
	S711= CtrlIR_EX=0                                           Premise(F719)
	S712= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S554,S711)
	S713= CtrlIR_ID=0                                           Premise(F720)
	S714= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S556,S713)
	S715= CtrlIR_IMMU=0                                         Premise(F721)
	S716= CtrlIR_MEM=0                                          Premise(F722)
	S717= CtrlIR_WB=0                                           Premise(F723)
	S718= CtrlGPR=1                                             Premise(F724)
	S719= CtrlIAddrReg=0                                        Premise(F725)
	S720= CtrlPC=0                                              Premise(F726)
	S721= CtrlPCInc=0                                           Premise(F727)
	S722= PC[CIA]=addr                                          PC-Hold(S566,S721)
	S723= PC[Out]=addr+4                                        PC-Hold(S567,S720,S721)
	S724= CtrlIMem=0                                            Premise(F728)
	S725= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S569,S724)
	S726= CtrlICacheReg=0                                       Premise(F729)
	S727= CtrlASIDIn=0                                          Premise(F730)
	S728= CtrlCP0=0                                             Premise(F731)
	S729= CP0[ASID]=pid                                         CP0-Hold(S573,S728)
	S730= CtrlEPCIn=0                                           Premise(F732)
	S731= CtrlExCodeIn=0                                        Premise(F733)
	S732= CtrlIRMux=0                                           Premise(F734)

POST	S695= [A_EX]=FU(a)                                          A_EX-Hold(S537,S694)
	S697= [B_EX]=FU(b)                                          B_EX-Hold(S539,S696)
	S707= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S549,S706)
	S712= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S554,S711)
	S714= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S556,S713)
	S722= PC[CIA]=addr                                          PC-Hold(S566,S721)
	S723= PC[Out]=addr+4                                        PC-Hold(S567,S720,S721)
	S725= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S569,S724)
	S729= CP0[ASID]=pid                                         CP0-Hold(S573,S728)

