=====
SETUP
1.919
11.851
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[12] 
4.370
4.828
un3_cnt_axb_12_par_0_cZ
5.667
6.766
un3_cnt_axb_12_par_1
8.540
9.585
un3_cnt_axb_16_par_1
9.585
9.642
un3_cnt_cry_19_0
9.642
9.699
un3_cnt_cry_20_0
9.699
10.262
\cnt_3_cZ[20] 
10.752
11.851
\cnt_Z[20] 
11.851
=====
SETUP
1.968
11.802
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[12] 
4.370
4.828
un3_cnt_axb_12_par_0_cZ
5.667
6.766
un3_cnt_axb_12_par_1
8.540
9.585
un3_cnt_axb_16_par_1
9.585
9.642
un3_cnt_cry_19_0
9.642
9.699
un3_cnt_cry_20_0
9.699
9.756
un3_cnt_cry_21_0
9.756
10.284
\cnt_3_cZ[21] 
10.703
11.802
\cnt_Z[21] 
11.802
=====
SETUP
1.978
11.792
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[12] 
4.370
4.828
un3_cnt_axb_12_par_0_cZ
5.667
6.766
un3_cnt_axb_12_par_1
8.540
9.585
un3_cnt_axb_16_par_1
9.585
9.642
un3_cnt_cry_19_0
9.642
9.699
un3_cnt_cry_20_0
9.699
9.756
un3_cnt_cry_21_0
9.756
9.813
un3_cnt_cry_22_0
9.813
10.341
\cnt_3_cZ[22] 
10.760
11.792
\cnt_Z[22] 
11.792
=====
SETUP
2.054
11.716
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.639
6.671
un3_cnt_axb_0_par_1
7.977
9.022
un3_cnt_axb_4_par_1
9.022
9.079
un3_cnt_cry_8_0
9.079
9.136
un3_cnt_cry_9_0
9.136
9.193
un3_cnt_cry_10_0
9.193
9.250
un3_cnt_cry_11_0
9.250
9.813
\cnt_3_cZ[11] 
10.617
11.716
\cnt_Z[11] 
11.716
=====
SETUP
2.074
11.696
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[12] 
4.370
4.828
un3_cnt_axb_12_par_0_cZ
5.667
6.766
un3_cnt_axb_12_par_1
8.540
9.585
un3_cnt_axb_16_par_1
9.585
9.642
un3_cnt_cry_19_0
9.642
9.699
un3_cnt_cry_20_0
9.699
9.756
un3_cnt_cry_21_0
9.756
9.813
un3_cnt_cry_22_0
9.813
9.870
un3_cnt_cry_23_0
9.870
9.927
un3_cnt_s_24_0
9.927
10.455
\cnt_3_cZ[24] 
10.874
11.696
\cnt_Z[24] 
11.696
=====
SETUP
2.150
11.620
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.639
6.671
un3_cnt_axb_0_par_1
7.977
9.022
un3_cnt_axb_4_par_1
9.022
9.079
un3_cnt_cry_8_0
9.079
9.136
un3_cnt_cry_9_0
9.136
9.193
un3_cnt_cry_10_0
9.193
9.250
un3_cnt_cry_11_0
9.250
9.307
un3_cnt_cry_12_0
9.307
9.364
un3_cnt_cry_13_0
9.364
9.421
un3_cnt_cry_14_0
9.421
9.478
un3_cnt_cry_15_0
9.478
9.535
un3_cnt_cry_16_0
9.535
10.098
\cnt_3_cZ[16] 
10.588
11.620
\cnt_Z[16] 
11.620
=====
SETUP
2.417
11.353
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.639
6.671
un3_cnt_axb_0_par_1
7.977
9.022
un3_cnt_axb_4_par_1
9.022
9.079
un3_cnt_cry_8_0
9.079
9.136
un3_cnt_cry_9_0
9.136
9.193
un3_cnt_cry_10_0
9.193
9.250
un3_cnt_cry_11_0
9.250
9.307
un3_cnt_cry_12_0
9.307
9.835
\cnt_3_cZ[12] 
10.254
11.353
\cnt_Z[12] 
11.353
=====
SETUP
2.427
11.343
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.639
6.671
un3_cnt_axb_0_par_1
7.977
9.022
un3_cnt_axb_4_par_1
9.022
9.079
un3_cnt_cry_8_0
9.079
9.136
un3_cnt_cry_9_0
9.136
9.193
un3_cnt_cry_10_0
9.193
9.250
un3_cnt_cry_11_0
9.250
9.307
un3_cnt_cry_12_0
9.307
9.364
un3_cnt_cry_13_0
9.364
9.892
\cnt_3_cZ[13] 
10.311
11.343
\cnt_Z[13] 
11.343
=====
SETUP
2.449
11.321
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[12] 
4.370
4.828
un3_cnt_axb_12_par_0_cZ
5.667
6.766
un3_cnt_axb_12_par_1
8.540
9.585
un3_cnt_axb_16_par_1
9.585
9.642
un3_cnt_cry_19_0
9.642
10.205
\cnt_3_cZ[19] 
10.695
11.321
\cnt_Z[19] 
11.321
=====
SETUP
2.454
11.316
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.639
6.671
un3_cnt_axb_0_par_1
7.977
9.022
un3_cnt_axb_4_par_1
9.022
9.079
un3_cnt_cry_8_0
9.079
9.136
un3_cnt_cry_9_0
9.136
9.193
un3_cnt_cry_10_0
9.193
9.250
un3_cnt_cry_11_0
9.250
9.307
un3_cnt_cry_12_0
9.307
9.364
un3_cnt_cry_13_0
9.364
9.421
un3_cnt_cry_14_0
9.421
9.478
un3_cnt_cry_15_0
9.478
9.535
un3_cnt_cry_16_0
9.535
9.592
un3_cnt_cry_17_0
9.592
9.649
un3_cnt_s_18_0
9.649
10.212
\cnt_3_cZ[18] 
10.217
11.316
\cnt_Z[18] 
11.316
=====
SETUP
2.489
11.280
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[15] 
4.370
4.828
clk_ssd13064_13_cZ
5.656
6.755
clk_ssd13064_22_cZ
7.565
8.664
\cnt_3_cZ[14] 
10.181
11.280
\cnt_Z[14] 
11.280
=====
SETUP
3.337
10.433
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[12] 
4.370
4.828
un3_cnt_axb_12_par_0_cZ
5.667
6.766
un3_cnt_axb_12_par_1
8.540
9.585
un3_cnt_axb_16_par_1
9.585
9.642
un3_cnt_cry_19_0
9.642
9.699
un3_cnt_cry_20_0
9.699
9.756
un3_cnt_cry_21_0
9.756
9.813
un3_cnt_cry_22_0
9.813
9.870
un3_cnt_cry_23_0
9.870
10.433
\cnt_Z[23] 
10.433
=====
SETUP
3.441
10.329
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[15] 
4.370
4.828
clk_ssd13064_13_cZ
5.656
6.755
clk_ssd13064_22_cZ
7.565
8.664
\cnt_3_cZ[6] 
9.507
10.329
\cnt_Z[6] 
10.329
=====
SETUP
3.615
10.155
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.639
6.671
un3_cnt_axb_0_par_1
7.977
9.022
un3_cnt_axb_4_par_1
9.022
9.079
un3_cnt_cry_8_0
9.079
9.136
un3_cnt_cry_9_0
9.136
9.193
un3_cnt_cry_10_0
9.193
9.250
un3_cnt_cry_11_0
9.250
9.307
un3_cnt_cry_12_0
9.307
9.364
un3_cnt_cry_13_0
9.364
9.421
un3_cnt_cry_14_0
9.421
9.478
un3_cnt_cry_15_0
9.478
9.535
un3_cnt_cry_16_0
9.535
9.592
un3_cnt_cry_17_0
9.592
10.155
\cnt_Z[17] 
10.155
=====
SETUP
3.729
10.041
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.639
6.671
un3_cnt_axb_0_par_1
7.977
9.022
un3_cnt_axb_4_par_1
9.022
9.079
un3_cnt_cry_8_0
9.079
9.136
un3_cnt_cry_9_0
9.136
9.193
un3_cnt_cry_10_0
9.193
9.250
un3_cnt_cry_11_0
9.250
9.307
un3_cnt_cry_12_0
9.307
9.364
un3_cnt_cry_13_0
9.364
9.421
un3_cnt_cry_14_0
9.421
9.478
un3_cnt_cry_15_0
9.478
10.041
\cnt_Z[15] 
10.041
=====
SETUP
4.007
10.119
14.126
clk_50M_ibuf
0.000
0.982
\cnt_Z[15] 
4.370
4.828
clk_ssd13064_13_cZ
5.656
6.755
clk_ssd13064_sx_cZ
7.565
8.597
clk_ssd13064_cZ
8.602
9.404
clk_ssd1306_Z
10.119
=====
SETUP
4.014
9.756
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.639
6.671
un3_cnt_axb_0_par_1
7.977
9.022
un3_cnt_axb_4_par_1
9.022
9.079
un3_cnt_cry_8_0
9.079
9.136
un3_cnt_cry_9_0
9.136
9.193
un3_cnt_cry_10_0
9.193
9.756
\cnt_Z[10] 
9.756
=====
SETUP
4.071
9.699
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.639
6.671
un3_cnt_axb_0_par_1
7.977
9.022
un3_cnt_axb_4_par_1
9.022
9.079
un3_cnt_cry_8_0
9.079
9.136
un3_cnt_cry_9_0
9.136
9.699
\cnt_Z[9] 
9.699
=====
SETUP
4.128
9.642
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_axb_0_par_0_cZ
5.639
6.671
un3_cnt_axb_0_par_1
7.977
9.022
un3_cnt_axb_4_par_1
9.022
9.079
un3_cnt_cry_8_0
9.079
9.642
\cnt_Z[8] 
9.642
=====
SETUP
5.354
8.416
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_cry_0_0
5.639
6.684
un3_cnt_cry_1_0
6.684
6.741
un3_cnt_cry_2_0
6.741
6.798
un3_cnt_cry_3_0
6.798
6.855
un3_cnt_cry_4_0
6.855
6.912
un3_cnt_cry_5_0
6.912
6.969
un3_cnt_cry_6_0
6.969
7.026
un3_cnt_s_7_0
7.026
7.589
\cnt_fast_Z[7] 
8.416
=====
SETUP
5.387
8.382
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_cry_0_0
5.639
6.684
un3_cnt_cry_1_0
6.684
7.247
\cnt_Z[1] 
8.382
=====
SETUP
5.839
7.931
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_cry_0_0
5.639
6.684
un3_cnt_cry_1_0
6.684
6.741
un3_cnt_cry_2_0
6.741
6.798
un3_cnt_cry_3_0
6.798
6.855
un3_cnt_cry_4_0
6.855
6.912
un3_cnt_cry_5_0
6.912
6.969
un3_cnt_cry_6_0
6.969
7.026
un3_cnt_s_7_0
7.026
7.589
\cnt_Z[7] 
7.931
=====
SETUP
6.295
7.475
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_cry_0_0
5.639
6.684
un3_cnt_cry_1_0
6.684
6.741
un3_cnt_cry_2_0
6.741
6.798
un3_cnt_cry_3_0
6.798
6.855
un3_cnt_cry_4_0
6.855
6.912
un3_cnt_cry_5_0
6.912
7.475
\cnt_Z[5] 
7.475
=====
SETUP
6.352
7.418
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_cry_0_0
5.639
6.684
un3_cnt_cry_1_0
6.684
6.741
un3_cnt_cry_2_0
6.741
6.798
un3_cnt_cry_3_0
6.798
6.855
un3_cnt_cry_4_0
6.855
7.418
\cnt_Z[4] 
7.418
=====
SETUP
6.409
7.361
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[0] 
4.370
4.828
un3_cnt_cry_0_0
5.639
6.684
un3_cnt_cry_1_0
6.684
6.741
un3_cnt_cry_2_0
6.741
6.798
un3_cnt_cry_3_0
6.798
7.361
\cnt_Z[3] 
7.361
=====
HOLD
0.708
4.067
3.359
clk_50M_ibuf
0.000
0.844
clk_ssd1306_Z
3.359
3.693
clk_ssd1306_i_i_cZ
3.695
4.067
clk_ssd1306_Z
4.067
=====
HOLD
0.854
4.213
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[8] 
3.359
3.693
un3_cnt_cry_8_0
3.696
4.213
\cnt_Z[8] 
4.213
=====
HOLD
0.854
4.213
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[2] 
3.359
3.693
un3_cnt_cry_2_0
3.696
4.213
\cnt_Z[2] 
4.213
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[10] 
3.359
3.693
un3_cnt_cry_10_0
3.927
4.444
\cnt_Z[10] 
4.444
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[23] 
3.359
3.693
un3_cnt_cry_23_0
3.930
4.447
\cnt_Z[23] 
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[5] 
3.359
3.693
un3_cnt_cry_5_0
3.930
4.447
\cnt_Z[5] 
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[17] 
3.359
3.693
un3_cnt_cry_17_0
3.930
4.447
\cnt_Z[17] 
4.447
=====
HOLD
1.089
4.448
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[15] 
3.359
3.693
un3_cnt_cry_15_0
3.931
4.448
\cnt_Z[15] 
4.448
=====
HOLD
1.089
4.448
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[3] 
3.359
3.693
un3_cnt_cry_3_0
3.931
4.448
\cnt_Z[3] 
4.448
=====
HOLD
1.094
4.453
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[9] 
3.359
3.693
un3_cnt_cry_9_0
3.936
4.453
\cnt_Z[9] 
4.453
=====
HOLD
1.118
4.477
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[4] 
3.359
3.693
un3_cnt_cry_4_0
3.960
4.477
\cnt_Z[4] 
4.477
=====
HOLD
1.344
4.704
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[7] 
3.359
3.693
un3_cnt_s_7_0
3.927
4.465
\cnt_Z[7] 
4.704
=====
HOLD
1.353
4.712
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[1] 
3.359
3.693
un3_cnt_cry_1_0
4.195
4.712
\cnt_fast_Z[1] 
4.712
=====
HOLD
1.608
4.967
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[7] 
3.359
3.693
un3_cnt_s_7_0
3.927
4.465
\cnt_fast_Z[7] 
4.967
=====
HOLD
1.682
5.042
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[0] 
3.359
3.693
un3_cnt_cry_0_0
4.265
4.803
\cnt_fast_Z[0] 
5.042
=====
HOLD
1.816
5.176
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[18] 
3.359
3.693
un3_cnt_s_18_0
3.930
4.447
\cnt_3_cZ[18] 
4.452
5.176
\cnt_Z[18] 
5.176
=====
HOLD
1.817
5.177
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[6] 
3.359
3.693
un3_cnt_cry_6_0
3.931
4.448
\cnt_3_cZ[6] 
4.453
5.177
\cnt_Z[6] 
5.177
=====
HOLD
1.873
5.233
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[24] 
3.359
3.693
un3_cnt_s_24_0
3.927
4.444
\cnt_3_cZ[24] 
4.677
5.233
\cnt_Z[24] 
5.233
=====
HOLD
1.876
5.236
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[14] 
3.359
3.693
un3_cnt_cry_14_0
3.930
4.447
\cnt_3_cZ[14] 
4.680
5.236
\cnt_Z[14] 
5.236
=====
HOLD
1.878
5.238
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[5] 
3.359
3.693
clk_ssd13064_17_cZ
4.223
4.595
\cnt_3_cZ[12] 
4.866
5.238
\cnt_Z[12] 
5.238
=====
HOLD
1.878
5.238
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[5] 
3.359
3.693
clk_ssd13064_17_cZ
4.223
4.595
\cnt_3_cZ[13] 
4.866
5.238
\cnt_Z[13] 
5.238
=====
HOLD
1.946
5.306
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[0] 
3.359
3.693
un3_cnt_cry_0_0
4.265
4.803
\cnt_Z[0] 
5.306
=====
HOLD
2.010
5.369
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[19] 
3.359
3.693
un3_cnt_cry_19_0
4.194
4.732
\cnt_3_cZ[19] 
4.997
5.369
\cnt_Z[19] 
5.369
=====
HOLD
2.073
5.432
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[21] 
3.359
3.693
un3_cnt_cry_21_0
3.959
4.476
\cnt_3_cZ[21] 
4.708
5.432
\cnt_Z[21] 
5.432
=====
HOLD
2.129
5.488
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[16] 
3.359
3.693
un3_cnt_cry_16_0
3.959
4.497
\cnt_3_cZ[16] 
4.762
5.488
\cnt_Z[16] 
5.488
