G_DFT_WRAPFIX_WRAP_TM 'Internal_scan'
G_FLOW_START_TIME '1547442379'
G_MIN_TLUPLUS_EMUL_FILE '/p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/milkyway/10M_3Mx_4Cx_2Kx_1Gx_LB/ICC/14lpp_10M_3Mx_4Cx_2Kx_1Gx_LB_SigRCmax_detailed.tlup'
G_STAGE_MEM '17640.0'
G_LINK_MAX_LIB 'sc9mc_ln14lpp_base_lvt_c16_ss_nominal_max_0p720v_m40c_sadhm.db sc9mc_ln14lpp_base_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm.db sc9mc_ln14lpp_rklo_rvt_c14_c16_ss_nominal_max_0p720v_m40c_sadhm.db sc9mc_ln14lpp_pmk_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm.db sc9mc_ln14lpp_base_lvt_c14_ss_nominal_max_0p720v_m40c_sadhm.db sc9mc_ln14lpp_base_rvt_c14_ss_nominal_max_0p720v_m40c_sadhm.db'
G_FIX_SET_ATTR_IN_UPF '1'
G_ENABLE_AOCVM '0'
G_SEQ_CLIP_CELL_SIZE_REGSUB_MAP ''
G_STDCELL_LIBS(b15) '/p/hdk/cad/stdcells/b15/16ww41.5_b15_0.52_atm_mig_icdg_srv_atp4_wtiming'
G_STDCELL_LIBS(e05_ndm) '/p/hdk/cad/stdcells/e05_ndm/16ww07.3_e05_ndm_g.0.p1_cnlgt_16ww08.1'
G_STDCELL_LIBS(ip10xadtshr) '/p/hdk/cad/stdcells/ip10xadtshr/16ww15.5_ip10xadtshr_r.17'
G_STDCELL_LIBS(ec0) '/p/hdk/cad/stdcells/ec0/16ww18.5_ec0_f.1.p1.cnl.sdg.mig'
G_STDCELL_LIBS(d04alphaPS) '/p/hdk/cad/stdcells/d04alphaPS/16ww16.3_d04alphaPS_prj_hdk73_SD4.1.1_alphaPS'
G_STDCELL_LIBS(hdkschtech) '/p/hdk/cad/stdcells/hdkschtech/15ww38.01_hdkschtech_prj.v1'
G_STDCELL_LIBS(fc0) '/p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1'
G_STDCELL_LIBS(e3modules) '/p/hdk/cad/stdcells/e3modules/15ww10.3_e3modules_prj.v1'
G_STDCELL_LIBS(cnldfm_ndm) '/p/hdk/cad/stdcells/cnldfm_ndm/15ww49.5_cnldfm_ndm_b.2'
G_STDCELL_LIBS(d04_ndm_alphaCOE) '/p/hdk/cad/stdcells/d04_ndm_alphaCOE/15ww08.4_d04_ndm_alphaCOE_prj_hdk73_SD2.0.0'
G_STDCELL_LIBS(g40lib) '/p/hdk/cad/stdcells/g40lib/15ww26.2_g40lib_v.2'
G_STDCELL_LIBS(ex5) '/p/hdk/cad/stdcells/ex5/16ww25.5_ex5_3.1.x75'
G_STDCELL_LIBS(g3modules) '/p/hdk/cad/stdcells/g3modules/16ww21.5_g3modules_m.1.x76'
G_STDCELL_LIBS(d04_ndm_alphaFC) '/p/hdk/cad/stdcells/d04_ndm_alphaFC/15ww10.1_d04_ndm_alphaFC_prj_hdk73_SD2.0.0'
G_STDCELL_LIBS(e8libtic) '/p/hdk/cad/stdcells/e8libtic/16ww48.1_e8libtic_v.64731'
G_STDCELL_LIBS(d8lib6idv) '/p/hdk/cad/stdcells/d8lib6idv/15ww11.1_d8lib6idv_prj_hdk73_v2.0.0'
G_STDCELL_LIBS(gx5) '/p/hdk/cad/stdcells/gx5/16ww43.5_gx5_c.3.x76'
G_STDCELL_LIBS(e6rfmodules) '/p/hdk/cad/stdcells/e6rfmodules/14ww47.5_e6rfmodules_prj.v2'
G_STDCELL_LIBS(e8ylib) '/p/hdk/cad/stdcells/e8ylib/15ww35.4_e8ylib_v.15821'
G_STDCELL_LIBS(ec0_ndm) '/p/hdk/cad/stdcells/ec0_ndm/15ww46.5_ec0_ndm_f.1.cnl.sdg.mig_16ww08.5'
G_STDCELL_LIBS(e9prim) '/p/hdk/cad/stdcells/e9prim/16ww37.5_e9prim_v.16ww37'
G_STDCELL_LIBS(ec0glbclk) '/p/hdk/cad/stdcells/ec0glbclk/15ww49.3_ec0glbclk_f.0.cnl.sdg.mig'
G_STDCELL_LIBS(d04alphaFC) '/p/hdk/cad/stdcells/d04alphaFC/16ww15.5_d04alphaFC_prj_hdk73_SD4.2.3_alphaFC'
G_STDCELL_LIBS(ec7) '/p/hdk/cad/stdcells/ec7/16ww22.5_ec7_g.0.all'
G_STDCELL_LIBS(ex0b) '/p/hdk/cad/stdcells/ex0b/16ww12.4_ex0b_3.1.x75'
G_STDCELL_LIBS(g9prim) '/p/hdk/cad/stdcells/g9prim/16ww35.3_g9prim_v.16WW35'
G_STDCELL_LIBS(d8hipind) '/p/hdk/cad/stdcells/d8hipind/15ww11.1_d8hipind_prj_hdk73_internal'
G_STDCELL_LIBS(d04) '/p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt'
G_STDCELL_LIBS(d8lib6) '/p/hdk/cad/stdcells/d8lib6/15ww11.1_d8lib6_prj_hdk73_v2.9.8'
G_STDCELL_LIBS(d8lib6tic) '/p/hdk/cad/stdcells/d8lib6tic/15ww11.1_d8lib6tic_prj_hdk73_v1.6.7'
G_STDCELL_LIBS(d04alphaTG) '/p/hdk/cad/stdcells/d04alphaTG/16ww02.2_d04alphaTG_prj_hdk73_SD4.1.0_alphaTG'
G_STDCELL_LIBS(df0) '/p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg'
G_STDCELL_LIBS(c9prim6) '/p/hdk/cad/stdcells/c9prim6/15ww11.1_c9prim6_prj_hdk73_v2014.WW49'
G_STDCELL_LIBS(e05) '/p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt'
G_STDCELL_LIBS(b9prim) '/p/hdk/cad/stdcells/b9prim/16ww32.5_b9prim_v.16ww32'
G_STDCELL_LIBS(f05) '/p/hdk/cad/stdcells/f05/15ww35.5_f05_c.0.p1_dmdsoc_newdir'
G_STDCELL_LIBS(gxm) '/p/hdk/cad/stdcells/gxm/16ww24.5_gxm_m.2.x76'
G_STDCELL_LIBS(e8lib) '/p/hdk/cad/stdcells/e8lib/16ww45.3_e8lib_v.64443'
G_STDCELL_LIBS(e8libana) '/p/hdk/cad/stdcells/e8libana/16ww47.5_e8libana_v.1.8'
G_STDCELL_LIBS(cnldfm) '/p/hdk/cad/stdcells/cnldfm/16ww16.1_cnldfm_c.0_cnls_16ww17.2'
G_STDCELL_LIBS(d04alphaCOE) '/p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE'
G_STDCELL_LIBS(d04_gor_tic) '/p/hdk/cad/stdcells/d04_gor_tic/16ww34.2_d04_gor_tic_r.2.1'
G_STDCELL_LIBS(d04_ndm) '/p/hdk/cad/stdcells/d04_ndm/16ww43.5_d04_ndm_k.0_chvbxtmiggt_16ww45.3'
G_STDCELL_LIBS(ihdk10nmschtech) '/p/hdk/cad/stdcells/ihdk10nmschtech/15ww10.3_ihdk10nmschtech_prj.v1'
G_STDCELL_LIBS(e8libidv) '/p/hdk/cad/stdcells/e8libidv/16ww47.5_e8libidv_v.16ww10p7'
G_STDCELL_LIBS(gx0) '/p/hdk/cad/stdcells/gx0/16ww14.4_gx0_b.0.x76'
G_STDCELL_LIBS(fa0) '/p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm'
G_MAX_ROUTING_LAYER 'K1'
G_MIM_DESIGNS ''
G_FIX_LINK_PATH '0'
G_HIDDEN_APP_VARS(mv_default_level_shifter_voltage_range_infinity) 'true'
G_HIDDEN_APP_VARS(hdlin_enforce_strict_vrlg_2005) 'true'
G_HIDDEN_APP_VARS(synonym_pin_query_verbose) 'false'
G_HIDDEN_APP_VARS(timing_case_disable_default_arcs) 'false'
G_HIDDEN_APP_VARS(hdlin_keep_default_parameter_values) 'false'
G_HIDDEN_APP_VARS(hdlin_enable_sv_attribute_instances) 'false'
G_HIDDEN_APP_VARS(test_insert_isolation_cells) 'false'
G_HIDDEN_APP_VARS(mv_level_shifters_ignore_violations) 'true'
G_HIDDEN_APP_VARS(mv_insert_level_shifter_verbose) 'true'
G_ENABLE_DOWNSIZE_SEQ '0'
G_CALIBER_RULES(compile_incr) '1_4 1_16 5_2 5_13 5_16 8_1 3_13'
G_CALIBER_RULES(constraints) '1_4 1_16 5_13 5_16 8_1 '
G_CALIBER_RULES(compile) '1_4 1_16 5_2 5_13 5_16 8_1 3_13'
G_CALIBER_RULES(syn_final) '1_4 1_16 5_2 5_13 5_16 8_1 3_13'
G_SD_BUILD '/p/hdk/pu_tu/prd/sd_build/16.4.3.p12'
G_DOT_PROCESS '4'
G_DONT_TOUCH_LIB_PATTERNS ''
G_DOP_WRAPPER_NAME_PATTERN '*dop_wrapper*'
G_RDT_PROJECT_TYPE 'soc'
G_SYN_REPORTS(insert_dft_reports) 'dft_signal dft_scan_path dft_coverage dft_netlist_checker test_protocol test_assume scan_false qor design_qor check_mv_design isolation_cell_details G_variables_list '
G_SYN_REPORTS(constraints) ''
G_SYN_REPORTS(dont_use) ''
G_SYN_REPORTS(compile) ''
G_SYN_REPORTS(uniquify) ''
G_SYN_REPORTS(saif) ''
G_SYN_REPORTS(syn_final) 'clock_gating vio vio_max_delay clock design power scan_false resources reference dont_touch_cells size_only_cells clock_gating_status G_variables_list check_design check_timing high_fanout_net check_port_timing flop_latch_info non_clock_logic_on_clock_path qor design_qor worst_max worst_min reg2reg_timing check_mv_design power_domain_summary isolation_cell_details threshold_voltage_group Design_report visa_hier variables scan_quality_report seq_map cells_in_default_pd nested_pd clock_gating_filtered test_protocol isaf_audit_package ipds_checker saif_annotated self_gating scan_indicators check_mv_design'
G_SYN_REPORTS(import_design) 'rtllist instantiatedcells check_lib_report timing_loops G_variables_list rtllist'
G_SYN_REPORTS(compile_incr) ' qor design_qor area worst_max worst_min reg2reg_timing check_mv_design isolation_cell_details threshold_voltage_group check_timing  G_variables_list '
G_SYN_REPORTS(clock_gating) ''
G_SYN_REPORTS(compile_reports) 'qor design_qor area resources worst_max worst_min reg2reg_timing check_mv_design isolation_cell_details power_domain_summary threshold_voltage_group check_timing  G_variables_list '
G_SYN_REPORTS(syn_final_reports) 'clock_gating vio vio_max_delay clock design power scan_false resources reference unloaded_reg dont_touch_cells size_only_cells clock_gating_status G_variables_list check_design check_timing high_fanout_net check_port_timing flop_latch_info non_clock_logic_on_clock_path qor design_qor area worst_max worst_min reg2reg_timing check_mv_design power_domain_summary isolation_cell_details threshold_voltage_group Design_report visa_hier variables dft_coverage seq_map'
G_SYN_REPORTS(insert_dft) 'dft_signal dft_scan_path dft_coverage dft_netlist_checker test_protocol test_assume scan_false qor design_qor check_mv_design isolation_cell_details isaf_audit_package  G_variables_list '
G_SYN_REPORTS(upf) ''
G_SYN_REPORTS(compile_incr_1) ' qor design_qor area worst_max worst_min reg2reg_timing check_mv_design isolation_cell_details threshold_voltage_group check_timing  G_variables_list '
G_SYN_REPORTS(pre_dft) 'dft_drc preview_dft scan_configuration dft_insertion_configuration G_variables_list check_mv_design'
G_SYN_REPORTS(floorplan) ''
G_TOP_DESIGN_FILE_NAME ''
G_VISA_LANE_OUT_PORTS 'lane_out*VISA_DBG_LANE*'
G_VISA_PRI_STAMP_WITH_THRESHOLD '0'
G_VERBOSE '0'
G_SEQ_SMALL_SIZE_IGNORE ''
G_ELAB_USING_CURRENT_DESIGN '0'
G_VISA_CREATE_CLOCK_AND_CONSTRAINTS '1'
G_ANALYZE_RTL_TOGETHER '1'
G_DONT_USE_LS_LIB_OPCON_PATTERN '.*_ls_.*'
G_VISA_GEN_CLOCK_STAMPING '0'
G_CLOCK_GATE_MIN_BITS '3'
G_START_STAGE ''
G_SIMPLIFY_CONSTANTS '1'
G_DFT_SLOS_LIBRARY '*max*'
G_PARALLEL '0'
G_DISABLE_ALL_CHECKS '0'
G_TRACK_TAG 'default'
G_REMOVE_BUFFERS_DEFAULT_PD '0'
G_NON_POWER_SAIF '0'
G_MAX_THREADS '2'
G_D_PIN 'd'
G_SYN_OUTPUTS(constraints) 'ddc'
G_SYN_OUTPUTS(compile) 'ddc verilog'
G_SYN_OUTPUTS(dont_use) ''
G_SYN_OUTPUTS(uniquify) 'ddc verilog'
G_SYN_OUTPUTS(saif) ''
G_SYN_OUTPUTS(syn_final) 'ddc verilog sdc spef scandef upf saif_mapping stdcell_def net_layer write_env fdr_write_vrlg_attr block_abstraction '
G_SYN_OUTPUTS(import_design) 'ddc verilog'
G_SYN_OUTPUTS(compile_incr) 'ddc verilog'
G_SYN_OUTPUTS(insert_dft) 'ddc verilog scandef'
G_SYN_OUTPUTS(upf) ''
G_SYN_OUTPUTS(compile_incr_1) 'ddc verilog'
G_SYN_OUTPUTS(pre_dft) 'ddc verilog'
G_SYN_OUTPUTS(floorplan) ''
G_NO_CLOCK_GATE_INSTANCES ''
G_ENABLE_AOCVM_STAGE ''
G_VT_TYPE_PREFIX 'R'
G_CLOCK_GATE_NUM_STAGES '6'
G_NLDM_LIBRARY ''
G_CLOCKGATE_ENABLE_PIN_NAME 'E'
G_DESIGN_NAME 'stap'
G_VISA_LANE_IN_PORTS 'lane_in*VISA_DBG_LANE*'
G_IDENTIFY_RTL_CLOCK_GATES '0'
G_HDLIN_SV_UNION_MEMBER_NAMING '1'
G_TARGET_MAX_LIB 'sc9mc_ln14lpp_base_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm.db sc9mc_ln14lpp_rklo_rvt_c14_c16_ss_nominal_max_0p720v_m40c_sadhm.db sc9mc_ln14lpp_pmk_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm.db sc9mc_ln14lpp_base_rvt_c14_ss_nominal_max_0p720v_m40c_sadhm.db'
G_VISA_GEN_IO_CONSTRAINTS '0'
G_CREATE_SNAPSHOT '1'
G_DISABLE_BOUNDARY_OPT_OF_CELL ''
G_SKIP 'saif constraints.syn_power_constraints compile.syn_power_constraints syn_final.syn_power_constraints'
G_STOPCLK_PIN_PAT '*clock_splitter_output_clk_split_visa_ctech_clock_and_en_i_clkand_dcszo_enclk*/clk *clock_splitter_output_clk_split_visa_ctech_clock_and_en_i_ctech_lib_dcszo*/clk *clock_splitter_output_clk_split*DONT_TOUCH_CLK_EN_ctech_lib_dcszo*/clk'
G_CWLM_LIBRARY ''
G_REMOVE_MULTI_PORT_NET_BUF_CONST '1'
G_TLUPLUS_MAP_FILE '/p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/milkyway/10M_3Mx_4Cx_2Kx_1Gx_LB/ICC/14lpp_10M_3Mx_4Cx_2Kx_1Gx_LB.map'
G_POCV_COL '2'
G_LIBRARY_DELAY_MODEL 'ccst'
G_ENABLE_CREATE_AUTO_PATH_GROUPS(compile_incr) '0'
G_ENABLE_CREATE_AUTO_PATH_GROUPS(compile) '0'
G_VERTICAL_ROUTING_TRACKS 'M1 M3 C5 C7 K2 LB'
G_MAX_LEAKAGE_POWER '0'
G_ENV_NULL '/dev/null'
G_CLOCK_GATING_CELL 'd04cgc01wd0i0'
G_SEQ_CELL_SO_PIN 'so'
G_SSB_PIN 'ssb'
G_SUBFLOW_LOAD_FROM(syn_end) 'compile'
G_SUBFLOW_LOAD_FROM(syn_compile) 'constraints'
G_SUBFLOW_LOAD_FROM(syn_start) ''
G_MAX_VOLTAGE_MAP(vss) '0'
G_MAX_VOLTAGE_MAP(default) '0.72'
G_DELAY_CLOCK_DEFAULT_BUFFER ''
G_NO_BOUNDARY_OPTIMIZATION '0'
G_TEXT_LINE_MAX_LENGTH '1000'
G_PLA_DIR './inputs/pla'
G_ENABLE_FAST_TIMING '1'
G_VT_COST_TYPE 'soft'
G_RUNNING_PAR '0'
G_FORCE_CTECH_UNGROUP '1'
G_INSERT_SCAN '0'
G_VECTOR_FLOP '0'
G_LOAD_LIBRARY_LIST 'A9T'
G_MIN_TLUPLUS_FILE '/p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/milkyway/10M_3Mx_4Cx_2Kx_1Gx_LB/ICC/14lpp_10M_3Mx_4Cx_2Kx_1Gx_LB_SigRCmax_detailed.tlup'
G_SEQ_CELL_CLOCK_PIN 'clk'
G_CTECH_DONTTOUCH_REF_NAME_PATTERN ''
G_FIX_MISSING_RETENTIONS_IN_UPF '0'
G_RTL_LIST 'rtl_list.tcl'
G_INSERT_CLOCK_GATING '0'
G_SEQ_CELL_RESET_PIN 'rb'
G_MIN_OPCON 'ss_0p720v_m40c'
G_PRECTS '1'
G_TIMING_MAX_PATHS '25'
G_SCAN_MIX_CLOCKS 'mix_clocks'
G_STDCELL_BONUS_GATEARRAY_TILE 'bonuscore'
G_MAX_LIBRARY 'sc9mc_ln14lpp_base_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm sc9mc_ln14lpp_rklo_rvt_c14_c16_ss_nominal_max_0p720v_m40c_sadhm sc9mc_ln14lpp_pmk_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm sc9mc_ln14lpp_base_rvt_c14_ss_nominal_max_0p720v_m40c_sadhm'
G_DISABLE_UNGROUP_OF_CELL ''
G_VISA_STEPDOWN_THRESHOLD '2500'
G_PROCESS_NAME 's14nm'
G_CG_TE_PIN 'SE'
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_TEMP_CELL_SUFFIX '_temp_dsync_ret_flop'
G_LOAD_CONNECTIVITY_TCL '1'
G_ENABLE_VAO '0'
G_SPG_FORCE_UNIQUIFY '0'
G_CORNER_DETAILS(nominalmin_v088_t125_min+CORNER_ANALYSIS_TYPES) 'min'
G_CORNER_DETAILS(nominal_v072_v105_tm40_max+ANALYSIS_TYPE) 'max'
G_CORNER_DETAILS(nominal_v072_v105_tm40_max+DOT_PROCESS) '0'
G_CORNER_DETAILS(nominal_v072_v105_tm40_max+TEMPERATURE) '-40'
G_CORNER_DETAILS(vcchigh+VOLTAGE) '0p880'
G_CORNER_DETAILS(vcchigh+SKEW) 'ff'
G_CORNER_DETAILS(nominalmin_v088_t125_min+VOLTAGE) '0.88'
G_CORNER_DETAILS(nominal_v072_tm40_max+SKEW) 'ss'
G_CORNER_DETAILS(vcclow+VOLTAGE) '0p720'
G_CORNER_DETAILS(vcclow+SKEW) 'ss'
G_CORNER_DETAILS(nominalmin_v088_t125_min+MIN_LIBS) '/p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_rvt_c16_lib/sc9mc_ln14lpp_base_rvt_c16/DK-Synopsys_LIBRARY/sc9mc_ln14lpp_base_rvt_c16_ff_nominal_min_0p880v_125c_sadhm.db /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_rvt_c14_lib/sc9mc_ln14lpp_base_rvt_c14/DK-Synopsys_LIBRARY/sc9mc_ln14lpp_base_rvt_c14_ff_nominal_min_0p880v_125c_sadhm.db'
G_CORNER_DETAILS(nominalmin_v088_t125_min+DOT_PROCESS) '0'
G_CORNER_DETAILS(nominalmin_v088_t125_min+ANALYSIS_TYPE) 'min'
G_CORNER_DETAILS(vcchigh+TEMPERATURE) '125'
G_CORNER_DETAILS(nominalmin_v088_t125_min+TEMPERATURE) '125'
G_CORNER_DETAILS(nominal_v072_tm40_max+PROCESS) 's14nm'
G_CORNER_DETAILS(vcclow+TEMPERATURE) 'm40'
G_CORNER_DETAILS(nominal_v072_tm40_max+CORNER_ANALYSIS_TYPES) 'max'
G_CORNER_DETAILS(nominalmin_v088_t125_min+SKEW) 'ff'
G_CORNER_DETAILS(nominal_v072_tm40_max+VOLTAGE) '0.72'
G_CORNER_DETAILS(nominal_v072_v105_tm40_max+PROCESS) 's14nm'
G_CORNER_DETAILS(nominal_v072_v105_tm40_max+CORNER_ANALYSIS_TYPES) 'max'
G_CORNER_DETAILS(nominal_v072_tm40_max+DOT_PROCESS) '0'
G_CORNER_DETAILS(nominal_v072_tm40_max+ANALYSIS_TYPE) 'max'
G_CORNER_DETAILS(nominal_v072_v105_tm40_max+VOLTAGE) '0.72,1.05'
G_CORNER_DETAILS(nominal_v072_v105_tm40_max+SKEW) 'ss'
G_CORNER_DETAILS(nominal_v072_tm40_max+TEMPERATURE) '-40'
G_CORNER_DETAILS(nominal_v072_tm40_max+MAX_LIBS) '/p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_lvt_c16_lib/sc9mc_ln14lpp_base_lvt_c16/DK-Synopsys_LIBRARY/sc9mc_ln14lpp_base_lvt_c16_ss_nominal_max_0p720v_m40c_sadhm.db /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_rvt_c16_lib/sc9mc_ln14lpp_base_rvt_c16/DK-Synopsys_LIBRARY/sc9mc_ln14lpp_base_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm.db /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_rklo_rvt_c14_c16_lib/sc9mc_ln14lpp_rklo_rvt_c14_c16/DK-Synopsys_LIBRARY/sc9mc_ln14lpp_rklo_rvt_c14_c16_ss_nominal_max_0p720v_m40c_sadhm.db /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_pmk_rvt_c16_lib/sc9mc_ln14lpp_pmk_rvt_c16/DK-Synopsys_LIBRARY/sc9mc_ln14lpp_pmk_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm.db /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_lvt_c14_lib/sc9mc_ln14lpp_base_lvt_c14/DK-Synopsys_LIBRARY/sc9mc_ln14lpp_base_lvt_c14_ss_nominal_max_0p720v_m40c_sadhm.db /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_rvt_c14_lib/sc9mc_ln14lpp_base_rvt_c14/DK-Synopsys_LIBRARY/sc9mc_ln14lpp_base_rvt_c14_ss_nominal_max_0p720v_m40c_sadhm.db'
G_CORNER_DETAILS(nominalmin_v088_t125_min+PROCESS) 's14nm'
G_INSERT_SELF_GATING '0'
G_LOAD_FROM(insert_dft_reports) 'insert_dft'
G_LOAD_FROM(syn_final_reports) 'syn_final'
G_LOAD_FROM(upf_reports) 'upf'
G_LOAD_FROM(compile_incr_reports) 'compile_incr'
G_LOAD_FROM(constraints_reports) 'constraints'
G_LOAD_FROM(import_design_reports) 'import_design'
G_LOAD_FROM(compile_reports) 'compile'
G_LOAD_FROM(clock_gating_reports) 'clock_gating'
G_SCENARIO_DETAILS(nominal+MODE_COLLATERAL) 'func'
G_SCENARIO_DETAILS(nominal+LIB_TO_LOAD) 'max'
G_SCENARIO_DETAILS(nominalmin+PROCESS) 's14nm'
G_SCENARIO_DETAILS(nominalmin+CORNER) 'nominalmin_v088_t125_min'
G_SCENARIO_DETAILS(nominalmin+SKEW) 'ff'
G_SCENARIO_DETAILS(nominalmin+VOLTAGE) '0.88'
G_SCENARIO_DETAILS(nominal+PROCESS) 's14nm'
G_SCENARIO_DETAILS(nominal+CORNER) 'nominal_v072_tm40_max'
G_SCENARIO_DETAILS(nominalmin+ANALYSIS_TYPE) 'min'
G_SCENARIO_DETAILS(nominalmin+DOT_PROCESS) '0'
G_SCENARIO_DETAILS(nominalmin+MODE) 'func'
G_SCENARIO_DETAILS(nominal+VOLTAGE) '0.72'
G_SCENARIO_DETAILS(nominal+SKEW) 'ss'
G_SCENARIO_DETAILS(nominalmin+TEMPERATURE) '125'
G_SCENARIO_DETAILS(nominalmin+MODE_COLLATERAL) 'func'
G_SCENARIO_DETAILS(nominalmin+LIB_TO_LOAD) 'min'
G_SCENARIO_DETAILS(nominal+MODE) 'func'
G_SCENARIO_DETAILS(nominal+DOT_PROCESS) '0'
G_SCENARIO_DETAILS(nominal+ANALYSIS_TYPE) 'max'
G_SCENARIO_DETAILS(nominal+TEMPERATURE) '-40'
G_LINK_MIN_LIB 'sc9mc_ln14lpp_base_rvt_c16_ff_nominal_min_0p880v_125c_sadhm.db sc9mc_ln14lpp_base_rvt_c14_ff_nominal_min_0p880v_125c_sadhm.db'
G_SEQ_CELL_PRESET_PIN 'psb'
G_VISA_APPLY_CLOCK_STAMPING '0'
G_ENABLE_MAXCAP_TABLE '0'
G_LVT '0'
G_RPT_NOSPLIT '1'
G_SCAN_QUALITY_WAIVER(2) 'Waived'
G_RDT_TYPE 'rdt'
G_UNIT_DESIGN_NAMES ''
G_SEQ_OPTIMAL_CELL_SIZE_REGSUB_PATTERN ''
G_WIRE_LOAD_NAME 'unit_wl'
G_VA_TILE_CHECK_WIDTH '0.070'
G_SKIP_LOGSCAN ''
G_DFX_UNSCAN '1'
G_DETAILED_UNLOADED_REG_RPT '1'
G_CLOCK_GATE_OUTPUT_PIN 'ECK'
G_MIN_LIBRARY 'sc9mc_ln14lpp_base_rvt_c16_ff_nominal_min_0p880v_125c_sadhm sc9mc_ln14lpp_base_rvt_c14_ff_nominal_min_0p880v_125c_sadhm'
G_TYP_OPCON ''
G_SDC_NOSPLIT '1'
G_OPTIMIZE_FLOPS '1'
G_VISA_APPLY_IO_CONSTRAINTS '0'
G_FIX_UPF_AFTER_SCAN '1'
G_DOWNSIZE_SEQ_MARGIN '25'
G_DFT_WRAPFIX_LIBRARY '*max*'
G_DEF_FILE ''
G_STDCELL_BONUS_GATEARRAY_TILE_WIDTH '0.28'
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_AND_RET_LIBCELL_PATTERN_MAP 'd04hgy20 d04hry20 d04hiy20 d04hry20'
G_ENABLE_RESTORE_RTL_MODULE_NAME '1'
G_FLOW_TYPE 'syn'
G_VISA_GEN_CLOCK_CONSTRAINTS '1'
G_SCRIPTS_DIR './scripts'
G_INIT '1'
G_CRITICAL_RANGE '300'
G_TARGET_MIN_LIB 'sc9mc_ln14lpp_base_rvt_c16_ff_nominal_min_0p880v_125c_sadhm.db sc9mc_ln14lpp_base_rvt_c14_ff_nominal_min_0p880v_125c_sadhm.db'
G_VA_TILE_CHECK_HEIGHT '4.788'
G_CONGESTION_OPTIMIZE '0'
G_WIRE_LOAD_MODE 'top'
G_ZERO_INTERCONNECT_DELAY_MODE '0'
G_POCV_ROW '1'
G_OPTIMIZE_AREA '0'
G_STDCELL_TILE 'core'
G_DFX_TERMINAL_LOCKUP '1'
G_ANALYSIS_TYPE '[if {[getvar -quiet G_MCMM] == 1} { return on_chip_variation} else {return "bc_wc"}]'
G_CLOCK_GATING_ISCAN_LVT_CELL 'PREICG_X10R_A9TL_C14'
G_CLOCK_CELL_LIST 'FRICG* CGENCIN* CGENCON* CGENI* CGEN* '
G_DESIGN_HEIGHT '0'
G_DFT_INSERT_MV_CELLS '1'
G_FLOW_TOTAL_DURATION '571'
G_UPF '1'
G_NO_BOUNDARYOPT_ON_DESIGN '*dtcluster_tapreg* *clt_dfx_core* *stf_scan_clstr* *visa* *bist* *clst_scan_*'
G_UNMAPPED_DDC '0'
G_VISA_APPLY_CLK_UNCERTAINTY '0'
G_LIMIT_PARALLEL_RPTS '2'
G_SEQ_CLIP_SEED_BUF ''
G_LIB_ALT 'default'
G_CONTINUE_ON_LINK_ERROR '1'
G_AOCVM_VOLTAGE ''
G_CLOSE_MW_LIB '0'
G_AOCVM_MODE 'combined_clock_and_data_metrics combined_launch_capture_depth'
G_STOP_AFTER_PRE_DFT_FOR_DEBUG '0'
G_READ_LIB_XML '1'
G_VT_TYPE(default) 'rvt'
G_FLOW_STAGES(compile_incr) 'compile_incr'
G_FLOW_STAGES(constraints) 'upf saif uniquify ungroup floorplan constraints'
G_FLOW_STAGES(import_design) 'import_design'
G_FLOW_STAGES(syn_end) 'insert_dft compile_incr syn_final'
G_FLOW_STAGES(compile) 'compile'
G_FLOW_STAGES(insert_dft) 'insert_dft'
G_FLOW_STAGES(syn) 'import_design upf saif uniquify ungroup floorplan constraints compile insert_dft compile_incr syn_final'
G_FLOW_STAGES(syn_compile) 'compile'
G_FLOW_STAGES(syn_final) 'syn_final'
G_FLOW_STAGES(syn_start) 'import_design upf saif uniquify ungroup floorplan constraints'
G_LIB_VOLTAGE '0.75'
G_AOCVM_DEPTH_COEFF_CELL_PATTERN '*/*'
G_NAND_GATE_AREA '0.134784'
G_TIMING_MIN_PATHS '25'
G_RTO_ENABLE '0'
G_RDT_COMMON_PATH '/p/hdk/pu_tu/prd/rdt/1.4.2.p001'
G_PWR_DEFAULT_TOGGLE_RATE '0.1'
G_SKIP_MAX_MIN_LIB_PAIRS '1'
G_LIB_PATTERN_FOR_CTECH_CHECK '(..........)...'
G_VISA_PRESENT '1'
G_TECH_TYPE 'A9T'
G_CLOCK_GATE_ENABLE_PIN 'en enb'
G_GATE_VERILOG_FLATTEN '1'
G_PATH_GROUPS_BY_FILE '0'
G_RLSTECH '/p/hdk/pu_tu/prd/rlstech_p1273/16.4.3.1'
G_SO_PIN 'so'
G_MAX_TLUPLUS_FILE '/p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/milkyway/10M_3Mx_4Cx_2Kx_1Gx_LB/ICC/14lpp_10M_3Mx_4Cx_2Kx_1Gx_LB_SigRCmax_detailed.tlup'
G_VT_PREFIX(rvt) 'R'
G_VT_PREFIX(slvt) 'SL'
G_VT_PREFIX(lvt) 'L'
G_SEQ_CELL_SI_PIN 'si'
G_VT_SP_PREFIX 'R'
G_POLARIS_CALL_STAGES 'compile insert_dft compile_incr syn_final apr_final'
G_MAX_TLUPLUS_EMUL_FILE '/p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/milkyway/10M_3Mx_4Cx_2Kx_1Gx_LB/ICC/14lpp_10M_3Mx_4Cx_2Kx_1Gx_LB_SigRCmax_detailed.tlup'
G_CLOCK_GATING_NONISCAN_LVT_CELL ''
G_MIN_VOLTAGE_MAP(vss) '0'
G_MIN_VOLTAGE_MAP(default) '0.72'
G_MW_TECH_FILE '/p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/milkyway/10M_3Mx_4Cx_2Kx_1Gx_LB/ICC/sc9_10M_3Mx_4Cx_2Kx_1Gx_LB.tech.78cpp.small_die.tf'
G_HORIZONTAL_ROUTING_TRACKS 'M2 C4 C6 K1 G1'
G_MAX_GLOBAL_DERATE '1'
G_PWR_DEFAULT_STATIC_PROBABILITY '0.5'
G_SAIF_ENABLE '0'
G_FLOORPLAN_TCL_FILE ''
G_START_MEM '2048452'
G_ENABLE_DONT_TOUCH_NETS_OF_ANALOG_PINS '1'
G_SPG_OUTPUT_DEF '1'
G_LIB_EXT 'db'
G_AOCVM_DEPTH_COEFF '1.0'
G_BOUNDS_FLOW '1'
G_RTL_SOURCE_FILES_DIRECTORY ''
G_FAIL_LOGSCAN_ON 'error'
G_VISA_SS_CLK_OUT_PORTS 'lane_out_*VISA_CLK'
G_STDCELL_DIRS '/p/hdk/cad/stdcells/cnldfm/16ww16.1_cnldfm_c.0_cnls_16ww17.2 /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE /p/hdk/cad/stdcells/d04alphaFC/16ww15.5_d04alphaFC_prj_hdk73_SD4.2.3_alphaFC /p/hdk/cad/stdcells/d04alphaTG/16ww02.2_d04alphaTG_prj_hdk73_SD4.1.0_alphaTG /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt /p/hdk/cad/stdcells/e3modules/15ww10.3_e3modules_prj.v1 /p/hdk/cad/stdcells/ec0/16ww18.5_ec0_f.1.p1.cnl.sdg.mig /p/hdk/cad/stdcells/ec7/16ww22.5_ec7_g.0.all /p/hdk/cad/stdcells/ex0b/16ww12.4_ex0b_3.1.x75 /p/hdk/cad/stdcells/ex5/16ww25.5_ex5_3.1.x75 /p/hdk/cad/stdcells/f05/15ww35.5_f05_c.0.p1_dmdsoc_newdir /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1 /p/hdk/cad/stdcells/e6rfmodules/14ww47.5_e6rfmodules_prj.v2 /p/hdk/cad/stdcells/ip10xadtshr/16ww15.5_ip10xadtshr_r.17 /p/hdk/cad/stdcells/gx5/16ww43.5_gx5_c.3.x76 /p/hdk/cad/stdcells/ihdk10nmschtech/15ww10.3_ihdk10nmschtech_prj.v1 /p/hdk/cad/stdcells/gx0/16ww14.4_gx0_b.0.x76 /p/hdk/cad/stdcells/c9prim6/15ww11.1_c9prim6_prj_hdk73_v2014.WW49 /p/hdk/cad/stdcells/d8lib6tic/15ww11.1_d8lib6tic_prj_hdk73_v1.6.7 /p/hdk/cad/stdcells/d8lib6/15ww11.1_d8lib6_prj_hdk73_v2.9.8 /p/hdk/cad/stdcells/d8hipind/15ww11.1_d8hipind_prj_hdk73_internal /p/hdk/cad/stdcells/d8lib6idv/15ww11.1_d8lib6idv_prj_hdk73_v2.0.0 /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg /p/hdk/cad/stdcells/e8libana/16ww47.5_e8libana_v.1.8 /p/hdk/cad/stdcells/e8libidv/16ww47.5_e8libidv_v.16ww10p7 /p/hdk/cad/stdcells/e8libtic/16ww48.1_e8libtic_v.64731 /p/hdk/cad/stdcells/e8lib/16ww45.3_e8lib_v.64443 /p/hdk/cad/stdcells/e9prim/16ww37.5_e9prim_v.16ww37 /p/hdk/cad/stdcells/g40lib/15ww26.2_g40lib_v.2 /p/hdk/cad/stdcells/ec0glbclk/15ww49.3_ec0glbclk_f.0.cnl.sdg.mig /p/hdk/cad/stdcells/ec0_ndm/15ww46.5_ec0_ndm_f.1.cnl.sdg.mig_16ww08.5 /p/hdk/cad/stdcells/e8ylib/15ww35.4_e8ylib_v.15821 /p/hdk/cad/stdcells/hdkschtech/15ww38.01_hdkschtech_prj.v1 /p/hdk/cad/stdcells/g9prim/16ww35.3_g9prim_v.16WW35 /p/hdk/cad/stdcells/b9prim/16ww32.5_b9prim_v.16ww32 /p/hdk/cad/stdcells/d04_ndm/16ww43.5_d04_ndm_k.0_chvbxtmiggt_16ww45.3 /p/hdk/cad/stdcells/d04_ndm_alphaCOE/15ww08.4_d04_ndm_alphaCOE_prj_hdk73_SD2.0.0 /p/hdk/cad/stdcells/d04_ndm_alphaFC/15ww10.1_d04_ndm_alphaFC_prj_hdk73_SD2.0.0 /p/hdk/cad/stdcells/e05_ndm/16ww07.3_e05_ndm_g.0.p1_cnlgt_16ww08.1 /p/hdk/cad/stdcells/d04alphaPS/16ww16.3_d04alphaPS_prj_hdk73_SD4.1.1_alphaPS /p/hdk/cad/stdcells/cnldfm_ndm/15ww49.5_cnldfm_ndm_b.2 /p/hdk/cad/stdcells/b15/16ww41.5_b15_0.52_atm_mig_icdg_srv_atp4_wtiming /p/hdk/cad/stdcells/gxm/16ww24.5_gxm_m.2.x76 /p/hdk/cad/stdcells/g3modules/16ww21.5_g3modules_m.1.x76 /p/hdk/cad/stdcells/d04_gor_tic/16ww34.2_d04_gor_tic_r.2.1'
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_SCAN_SELECT_PIN_INVERTER_LIB_PATTERN 'd04inn00?n0d0'
G_ADDITIONAL_LINK_LIBRARIES ''
G_OUTPUTS_DIR './outputs'
G_DFT_MAX_LIB_PATTERN '.*max.*'
G_MD_VIRTUAL_UNITS_LIST ''
G_VT_LEAKAGE_ORDER 'rvt lvt slvt'
G_REMOVE_MACRO_CELLS_FROM_STDCELL_LOCATION_FILE '1'
G_PROJECT_LIB_DIR 'default'
G_STOP_AFTER ''
G_CLOCK_GATE_CONTROL_SIGNAL 'test_mode'
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_RET_SCAN_SELECT_PINNAME 'ss'
G_VISA_GEN_CLOCK_UNCERTAINTY '0'
G_DP_FLOW '0'
G_QUICK_COMPILE_WITH_EXPLORER '0'
G_PRESERVE_ADDITIONAL_LINK_LIBRARIES '1'
G_REG_RENAMING '0'
G_CREATE_AUTO_PATH_GROUPS_OPTIONS(compile_incr) ' -mode mapped'
G_CREATE_AUTO_PATH_GROUPS_OPTIONS(compile) ' -mode rtl'
G_REPORT_CMD_MAP(apr.pwrlite_saif_est_power) '
    set rpt "[getvar G_REPORTS_PATH]/[getvar G_DESIGN_NAME].[getvar G_CURRENT_STAGE].pwrlite.power.rpt"
    pwrlite_saif_est_power > $rpt
'
G_REPORT_CMD_MAP(apr.pwrlite_est_power) '
    # set pwrlite_procs_tcl "$env(POWER_LITE)/utils/icc/pwrlite_procs.tcl"
    # if {[file exists $pwrlite_procs_tcl] && [info exists G_PWRLITE_TESTLIST]}
    if {[getvar -quiet G_PWRLITE_TESTLIST] ne ""} {
        
        set outdir [getvar G_REPORTS_PATH]/power_lite
        sh mkdir -p $outdir
        
        set unit_tests_ptr [pwrlite_gen_unit_testlists -testlist [getvar G_PWRLITE_TESTLIST] -outdir $outdir]
        array set unit_tests $unit_tests_ptr
        
        # set last_step [rdt_last_executed_step]
        # set last_step [regsub -all {apr\.} $last_step ""]
        # set last_step [regsub -all {\.} $last_step "_"]
        
        # source $est_pwr_tcl
        foreach unit [getvar G_UNITS_OF_PAR([getvar G_DESIGN_NAME])] {
            set unit_testlist $outdir/$unit.testlist
            
            set unit_outdir [getvar G_REPORTS_PATH]/power_lite/${unit}_[getvar G_CURRENT_STAGE]
            if {[file exists $unit_testlist]} {
                puts "-I- Running power_lite on $unit (test: $unit_tests($unit)). Reports at: $unit_outdir "
                pwrlite_estimate_power -unit $unit -outdir $unit_outdir -testlist [getvar G_PWRLITE_TESTLIST] -stage [getvar G_CURRENT_STAGE]
            }
        }
    } else {
        puts "-I- G_PWRLITE_TESTLIST not specified. Estimate power will not be run."
    }
'
G_REPORT_CMD_MAP(apr.pwrlite_gen_saif) '
    # reset all existing toggle rates
    reset_switching_activity
    set_switching_activity -toggle_rate 0 -static 0 [get_nets -hier -all]
    
    set outdir "[getvar G_REPORTS_PATH]/../power_lite/[getvar G_CURRENT_STAGE]_saif"
    exec mkdir -p $outdir
    set outdir [exec realpath $outdir]
    set bool [pwrlite_gen_saif_all_units -outdir $outdir]
    if {$bool == 0} {
        puts "-W- Not able to generate SAIF for any of the units in [getvar G_DESIGN_NAME]. Missing FSDBs? (check: [getvar G_PWRLITE_TESTLIST])"
    }
'
G_REPORT_CMD_MAP(apr.pwrlite_report_power) '
    set rpt "[getvar G_REPORTS_PATH]/[getvar G_DESIGN_NAME].[getvar G_CURRENT_STAGE].pwrlite.power.rpt"
    pwrlite_report_power > $rpt
'
G_MW_REFERENCE_LIBS '/p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_pmk_lvt_c14_lib/sc9mc_ln14lpp_pmk_lvt_c14/LAY-Common_MILKYWAY/sc9mc_ln14lpp_pmk_lvt_c14 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_pmk_lvt_c16_lib/sc9mc_ln14lpp_pmk_lvt_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_pmk_lvt_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_pmk_rvt_c14_lib/sc9mc_ln14lpp_pmk_rvt_c14/LAY-Common_MILKYWAY/sc9mc_ln14lpp_pmk_rvt_c14 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_pmk_rvt_c16_lib/sc9mc_ln14lpp_pmk_rvt_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_pmk_rvt_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_rklo_lvt_c14_c16_lib/sc9mc_ln14lpp_rklo_lvt_c14_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_rklo_lvt_c14_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_rklo_rvt_c14_c16_lib/sc9mc_ln14lpp_rklo_rvt_c14_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_rklo_rvt_c14_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_rvt_c16_lib/sc9mc_ln14lpp_base_rvt_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_base_rvt_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_rvt_c14_lib/sc9mc_ln14lpp_base_rvt_c14/LAY-Common_MILKYWAY/sc9mc_ln14lpp_base_rvt_c14 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_lvt_c16_lib/sc9mc_ln14lpp_base_lvt_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_base_lvt_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_lvt_c14_lib/sc9mc_ln14lpp_base_lvt_c14/LAY-Common_MILKYWAY/sc9mc_ln14lpp_base_lvt_c14'
G_SYN_OUTPUT_DATA_COPY_STAGES 'syn_final'
G_SYN_EXCLUDE_FROM_SAVE 'import_design_reports constraints_reports clock_gating_reports upf_reports compile_reports insert_dft_reports compile_incr_reports syn_final_reports  '
G_ENABLE_SYN_PUSHDOWN '1'
G_PS '1.0e12'
G_SEQ_INST_FILTER_LIST ''
G_DELAY_CLOCK_SPEC ''
G_MAPPED_DDC_FLATTEN '0'
G_UNIQUIFIED_DESIGN_LIST ''
G_MARK_PREFIX 'syn_'
G_DONT_CHANGE_PORT_NAMES '0'
G_SPINE_WRAPPER_NAME_PATTERN '*spine_wrapper*'
G_FP_CONTROL_TYPE 'release'
G_POLARIS_CONFIG '/p/hdk/pu_tu/prd/sd_build/16.4.3.p12/polaris/config/rdt.yaml'
G_LOAD_POWER_MESH '0'
G_PREPEND_UNIQUIFY '1'
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_ASYNC_SET_AND_RET_LIBCELL_PATTERN_MAP 'd04hgy2c d04hry2c d04hiy2c d04hry2c'
G_USE_LIST ''
G_SCRIPTS_SEARCH_PATH './scripts ./inputs /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/common/scripts /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/collateral/rtl /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/collateral/upf /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/collateral/timing_common /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/collateral/dft /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/collateral/floorplan /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/collateral/netlist /p/hdk/pu_tu/prd/rdt_sd_common_overrides/siphdk_mat14_19.02.01/s14nm/flows/rdt/syn/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/siphdk_mat14_19.02.01/s14nm/flows/rdt/p1273.1/syn/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/siphdk_mat14_19.02.01/s14nm/flows/rdt/syn/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/siphdk_mat14_19.02.01/s14nm/flows/rdt/common/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/siphdk_mat14_19.02.01/s14nm/flows/rdt/p1273.1/common/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/siphdk_mat14_19.02.01/s14nm/flows/rdt/common/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/siphdk_mat14_19.02.01/syn/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/siphdk_mat14_19.02.01/syn/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/siphdk_mat14_19.02.01/common/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/siphdk_mat14_19.02.01/common/scripts /p/hdk/pu_tu/prd/kits_s14nm/18.4.1.6/flows/rdt/p1273.1/syn/scripts /p/hdk/pu_tu/prd/kits_s14nm/18.4.1.6/flows/rdt/syn/scripts/soc/ /p/hdk/pu_tu/prd/kits_s14nm/18.4.1.6/flows/rdt/syn/scripts /p/hdk/pu_tu/prd/kits_s14nm/18.4.1.6/flows/rdt/p1273.1/common/scripts /p/hdk/pu_tu/prd/kits_s14nm/18.4.1.6/flows/rdt/common/scripts /p/hdk/pu_tu/prd/sd_build/16.4.3.p12/syn/scripts/soc /p/hdk/pu_tu/prd/sd_build/16.4.3.p12/syn/scripts /p/hdk/pu_tu/prd/sd_build/16.4.3.p12/build_utils/scripts /p/hdk/pu_tu/prd/rdt/1.4.2.p001/scripts /p/hdk/pu_tu/prd/rdt/1.4.2.p001/config /p/hdk/pu_tu/prd/rdt/1.4.2.p001/kaboom/ /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/clk_cfg /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/collateral/upf /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/collateral/floorplan /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/collateral/timing /nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/collateral/timing_nominal'
G_ENABLE_MD_VIRTUAL_UNITS_UPF_HANDLING '0'
G_CLOCK_GATE_CLOCK_PIN 'CK'
G_DATAPATH_DESIGN '0'
G_SKIP_REPORTS '0'
G_CURRENT_STAGE 'syn_final'
G_DFX_FIX_ICG_HOOKUP '0'
G_VISA_SS_CLK_IN_PORTS 'lane_in_*VISA_CLK'
G_SUPPRESS_MESSAGE_LIMIT '0'
G_DONT_USE_LIST ''
G_DFX_DEFINE_SCAN_PATH '1'
G_ENABLE_SEQ_CLIP '0'
G_REPORTS_DIR './reports'
G_SEQ_CELL_DATA_PIN 'd'
G_VISA_GENERATE_FILES '1'
G_LOAD_PATH ''
G_DEFAULT_NAND_CELL 'NAND2_X1N_A9T[getvar G_VT_TYPE_PREFIX]_C14'
G_NEVER_USE_LIST ''
G_PLA_FLATTEN '1'
G_FLOW_PREFIX 'syn'
G_IPDS_BUF_INV_PATTERN 'BUF* INV*'
G_LVT_PERCENT '30'
G_CORNER_NAME_TYPE 'nominal_v072_tm40_max+MAX,nominalmin_v088_t125_min+MIN'
G_LOAD_STAGE ''
G_CLOCK_GATING_ISCAN_RVT_CELL 'PREICG_X10R_A9TR_C14'
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_SCAN_OUT_PINNAME 'so'
G_NO_CLOCK_GATE_DESIGNS ''
G_SEQ_CELL_OUTPUT_PIN 'o'
G_DISABLE_DONT_TOUCH_DESIGNS ''
G_NO_USER_PATH_GROUP_RETENTION '1'
G_DONT_USE_LS_LIB_OPCON '1'
G_AOCVM_BY_CORNER '0'
G_BLOCK_DETAILS(stap+SHARED_HIER_LEVEL) '0'
G_BLOCK_DETAILS(stap+PHYSSPEC_HIER_LEVEL) '0'
G_BLOCK_DETAILS(stap+DESIGN_STYLE) 'sd'
G_BLOCK_DETAILS(stap+STDLIB_TYPE) 'A9T'
G_BLOCK_DETAILS(stap+ROLLUP_PARENT) 'stap'
G_BLOCK_DETAILS(stap+PHYSICAL_HIER_LEVEL) '0'
G_BLOCK_DETAILS(stap+LIB_VARIANT) 'lvt,rvt'
G_BLOCK_DETAILS(stap+FIVR) 'vnn'
G_BLOCK_DETAILS(stap+TEMPLATE) 'stap'
G_BLOCK_DETAILS(stap+ROLLUP_HIER_LEVEL) '0'
G_BLOCK_DETAILS(stap+INSTANCES) 'stap'
G_UPF_FILE '/nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/tools/upf/upf_2.0/stap.upf'
G_MAX_DYNAMIC_POWER '0'
G_SAIF_MAP_ENABLE '1'
G_RTL_ENABLE_VERILOG_2001 '1'
G_UNGROUP_AT_COMPILE '1'
G_SEQ_CLIP_MARGIN '25'
G_OUTPUTS_PATH './outputs'
G_DISABLE_POLARIS_CALL '1'
G_ENABLE_UNIQUIFIED '1'
G_SCAN_STYLE 'multiplexed_flip_flop'
G_DFX_DISABLE_DRC_ON_SI '1'
G_STDCELL_MW_REFERENCE_LIBS '/p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_pmk_lvt_c14_lib/sc9mc_ln14lpp_pmk_lvt_c14/LAY-Common_MILKYWAY/sc9mc_ln14lpp_pmk_lvt_c14 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_pmk_lvt_c16_lib/sc9mc_ln14lpp_pmk_lvt_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_pmk_lvt_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_pmk_rvt_c14_lib/sc9mc_ln14lpp_pmk_rvt_c14/LAY-Common_MILKYWAY/sc9mc_ln14lpp_pmk_rvt_c14 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_pmk_rvt_c16_lib/sc9mc_ln14lpp_pmk_rvt_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_pmk_rvt_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_rklo_lvt_c14_c16_lib/sc9mc_ln14lpp_rklo_lvt_c14_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_rklo_lvt_c14_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_rklo_rvt_c14_c16_lib/sc9mc_ln14lpp_rklo_rvt_c14_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_rklo_rvt_c14_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_rvt_c16_lib/sc9mc_ln14lpp_base_rvt_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_base_rvt_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_rvt_c14_lib/sc9mc_ln14lpp_base_rvt_c14/LAY-Common_MILKYWAY/sc9mc_ln14lpp_base_rvt_c14 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_lvt_c16_lib/sc9mc_ln14lpp_base_lvt_c16/LAY-Common_MILKYWAY/sc9mc_ln14lpp_base_lvt_c16 /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_lvt_c14_lib/sc9mc_ln14lpp_base_lvt_c14/LAY-Common_MILKYWAY/sc9mc_ln14lpp_base_lvt_c14'
G_SCAN_REPLACE_FLOPS '0'
G_SPG_FLOW '0'
G_REPORTS_PATH './reports'
G_FLOW 'syn'
G_START_TIME '01_14_10_24'
G_SAIF_INSTANCE_NAME ''
G_STDCELL_TILE_WIDTH '0.070'
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_SCAN_SELECT_PINNAME 'ssb'
G_KIT_PATH '/p/hdk/pu_tu/prd/kits_s14nm/18.4.1.6'
G_MIN_ROUTING_LAYER 'M1'
G_CLOCK_GATING_NONISCAN_RVT_CELL ''
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_ASYNC_RESET_AND_RET_LIBCELL_PATTERN_MAP 'd04hgy23 d04hry23 d04hiy23 d04hry23'
G_DEBUG_MODE_REPORT_VFILES '0'
G_AOCVM_CRPR_THRESHOLD_PS '1'
G_SCAN_QUALITY_FLOP_COVERAGE_PCNT '90'
G_SEQ_OPTIMAL_CELL_SIZE_REGSUB_MAP ''
G_LOGSCAN_RULES ''
G_STAGE_DURATION '49'
G_DE_ENABLE_PHYSICAL_FLOW '1'
G_DFT_COVERAGE_ESTIMATE '0'
G_SEQ_CLIP_CELL_SIZE_REGSUB_PATTERN ''
G_COREWRAPPER_DONT_USE_SYS_CLK_FOR_DED_WRP_CELLS '1'
G_DESIGN_WIDTH '0'
G_VISA_APPLY_CLOCK_CONSTRAINTS '1'
G_MCMM '0'
G_VISA_CONSTRAINT_OUTPUT(uncertainty_file) 'stap_visa_uncertainty.tcl'
G_VISA_CONSTRAINT_OUTPUT(io_const_file) 'stap_visa_io.tcl'
G_VISA_CONSTRAINT_OUTPUT(const_outdir) '/nfs/iind/disks/dteg_disk008/users/sbulusu/devlpmnt/tap/samsung/dteg-stap/target/stap/ADPS/m1713f.p2_s14nm.0/aceroot/results/DC/stap/collateral/dft'
G_VISA_CONSTRAINT_OUTPUT(clk_const_file) 'stap_visa_exceptions.tcl'
G_VISA_CONSTRAINT_OUTPUT(clk_def_file) 'stap_visa_clocks.tcl'
G_POCV_ANALYSIS '0'
G_SIZE_ONLY_CELL_NAMES ''
G_SPLIT_ICG_FLOW_ENABLE '0'
G_RESET_EBB_LIBS '0'
G_FILL_EMUL_FLOW '1'
G_ENABLE_CTECH_UNGROUP '1'
G_LIBRARY_TYPE 'A9T'
G_SI_PIN 'si'
G_STDCELL_CORE2H_TILE 'core2h'
G_SEQ_CELL_ENABLE_PIN 'den'
G_AOCVM_DISTANCE_ROW '1'
G_DFX_ALLOW_CONSTANT_FLOPS_ON_CHAIN '1'
G_SS_PIN 'ss'
G_INPUTS_DIR './inputs'
G_CREATE_BLOCK_ABSTRACTIONS '0'
G_POLARIS_TAG 'stap'
G_SCRATCH_DIR './scratch'
G_STDCELL_TILE_HEIGHT '0.399'
G_MAX_OPCON 'ss_0p720v_m40c'
G_STEPS(constraints) ' rdt_start start_svf_vsdc rdt_change_names rdt_timing_constraints rdt_mbist_constraints rdt_lbist_constraints syn_constraints rdt_constrain_visa_logic syn_area_constraints syn_operating_conditions syn_power_constraints syn_saif_map stop_svf_vsdc rdt_run_checks syn_outputs rdt_done '
G_STEPS(insert_dft_reports) 'rdt_start syn_reports rdt_done '
G_STEPS(compile) ' rdt_start sd_set_multi_vt_libs start_svf_vsdc rdt_dont_use syn_subset_library syn_power_constraints syn_clock_gating syn_ungroup syn_compile syn_vector_swap syn_check_unmapped_logic rdt_change_names stop_svf_vsdc rdt_run_checks syn_outputs rdt_done '
G_STEPS(upf_reports) 'rdt_start syn_reports rdt_done '
G_STEPS(uniquify) ' rdt_start start_svf_vsdc syn_uniquify stop_svf_vsdc rdt_run_checks syn_outputs rdt_done '
G_STEPS(saif) ' rdt_start start_svf_vsdc syn_saif syn_write_dc_saif stop_svf_vsdc rdt_run_checks syn_outputs rdt_done '
G_STEPS(syn_final) ' rdt_start start_svf_vsdc syn_power_constraints syn_syn_final rdt_change_names stop_svf_vsdc rdt_run_checks syn_outputs syn_restore_mim rdt_done '
G_STEPS(import_design) ' rdt_start start_svf_vsdc syn_import_design syn_import_pla_cod syn_import_gate_verilog syn_import_mapped_ddc syn_elab_and_link syn_load_pushdown_connectivity syn_enable_register_merging extract_rtl_timing_override stop_svf_vsdc rdt_create_scenarios rdt_run_checks syn_outputs rdt_done '
G_STEPS(compile_incr) ' rdt_start sd_set_multi_vt_libs start_svf_vsdc rdt_dont_use syn_subset_library syn_power_constraints syn_compile_incr syn_optimize_area rdt_change_names stop_svf_vsdc rdt_run_checks syn_outputs rdt_done '
G_STEPS(constraints_reports) 'rdt_start syn_reports rdt_done '
G_STEPS(compile_reports) 'rdt_start syn_reports rdt_done '
G_STEPS(ungroup) ' rdt_start start_svf_vsdc syn_ungroup stop_svf_vsdc rdt_run_checks syn_outputs rdt_done '
G_STEPS(syn_final_reports) 'rdt_start syn_reports rdt_done '
G_STEPS(insert_dft) ' rdt_start sd_set_multi_vt_libs start_svf_vsdc rdt_dont_use syn_insert_dft syn_dft_fix_iso rdt_change_names stop_svf_vsdc rdt_run_checks syn_outputs rdt_done '
G_STEPS(compile_incr_reports) 'rdt_start syn_reports rdt_done '
G_STEPS(import_design_reports) 'rdt_start syn_reports rdt_done '
G_STEPS(upf) ' rdt_start start_svf_vsdc syn_operating_conditions syn_dsync_flop_swap syn_upf syn_multidie_virtual_units_upf_handling consolidate_domain_submodules stop_svf_vsdc rdt_run_checks syn_outputs rdt_done '
G_STEPS(clock_gating_reports) 'rdt_start syn_reports rdt_done '
G_STEPS(floorplan) ' rdt_start start_svf_vsdc rdt_change_names syn_floorplan syn_voltage_areas syn_pushdown_cells stop_svf_vsdc rdt_run_checks syn_outputs rdt_done '
G_WIRE_LOAD_LIB_NAME ''
