{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1546119144057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1546119144069 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Max_10_Buffer 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"Max_10_Buffer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1546119144087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546119144138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1546119144138 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1546119144298 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1546119144329 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1546119144777 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546119144815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546119144815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546119144815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1546119144815 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1546119144815 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546119144815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546119144815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546119144815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546119144815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546119144815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546119144815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546119144815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1546119144815 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1546119144815 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546119144831 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546119144831 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546119144831 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1546119144831 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1546119145579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1546119145595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1546119145617 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1546119145617 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546119145617 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546119145617 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.333       clk_in " "   8.333       clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546119145617 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000      spi_clk " "  50.000      spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1546119145617 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1546119145617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 88 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) " "Automatically promoted node clk_in~input (placed in PIN 88 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1546119145648 ""}  } { { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1546119145648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1546119146281 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546119146281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1546119146281 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546119146281 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1546119146281 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1546119146297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1546119146297 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1546119146297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1546119146335 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1546119146335 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1546119146335 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1546119146404 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1546119147368 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546119147368 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1546119147384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1546119148289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546119148436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1546119148452 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1546119149909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546119149909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1546119150726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1546119151505 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1546119151505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546119152592 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1546119152862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546119152878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546119153495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1546119153495 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1546119154366 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1546119155384 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1546119155553 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "32 MAX 10 " "32 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[0\] 3.3-V LVCMOS 38 " "Pin sram_data_io\[0\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[0\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[1\] 3.3-V LVCMOS 39 " "Pin sram_data_io\[1\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[1\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[2\] 3.3-V LVCMOS 41 " "Pin sram_data_io\[2\] uses I/O standard 3.3-V LVCMOS at 41" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[2\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[3\] 3.3-V LVCMOS 43 " "Pin sram_data_io\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[3\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[4\] 3.3-V LVCMOS 75 " "Pin sram_data_io\[4\] uses I/O standard 3.3-V LVCMOS at 75" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[4\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[5\] 3.3-V LVCMOS 76 " "Pin sram_data_io\[5\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[5\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[6\] 3.3-V LVCMOS 77 " "Pin sram_data_io\[6\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[6\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[7\] 3.3-V LVCMOS 79 " "Pin sram_data_io\[7\] uses I/O standard 3.3-V LVCMOS at 79" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[7\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[8\] 3.3-V LVCMOS 64 " "Pin sram_data_io\[8\] uses I/O standard 3.3-V LVCMOS at 64" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[8\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[9\] 3.3-V LVCMOS 60 " "Pin sram_data_io\[9\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[9\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[10\] 3.3-V LVCMOS 59 " "Pin sram_data_io\[10\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[10\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[11\] 3.3-V LVCMOS 58 " "Pin sram_data_io\[11\] uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[11\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[12\] 3.3-V LVCMOS 57 " "Pin sram_data_io\[12\] uses I/O standard 3.3-V LVCMOS at 57" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[12\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[13\] 3.3-V LVCMOS 56 " "Pin sram_data_io\[13\] uses I/O standard 3.3-V LVCMOS at 56" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[13\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[14\] 3.3-V LVCMOS 55 " "Pin sram_data_io\[14\] uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[14\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[15\] 3.3-V LVCMOS 54 " "Pin sram_data_io\[15\] uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sram_data_io[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_data_io\[15\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 3.3-V LVCMOS 88 " "Pin clk_in uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVCMOS 130 " "Pin reset uses I/O standard 3.3-V LVCMOS at 130" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_clk 3.3-V LVCMOS 119 " "Pin spi_clk uses I/O standard 3.3-V LVCMOS at 119" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_clk" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_select 3.3-V LVCMOS 110 " "Pin spi_select uses I/O standard 3.3-V LVCMOS at 110" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_select } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_select" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_vsync 3.3-V LVCMOS 105 " "Pin camera_vsync uses I/O standard 3.3-V LVCMOS at 105" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_vsync } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_vsync" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_pclk 3.3-V LVCMOS 96 " "Pin camera_pclk uses I/O standard 3.3-V LVCMOS at 96" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_pclk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_pclk" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_hsync 3.3-V LVCMOS 102 " "Pin camera_hsync uses I/O standard 3.3-V LVCMOS at 102" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_hsync } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_hsync" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_mosi 3.3-V LVCMOS 118 " "Pin spi_mosi uses I/O standard 3.3-V LVCMOS at 118" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { spi_mosi } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_mosi" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[0\] 3.3-V LVCMOS 92 " "Pin camera_data\[0\] uses I/O standard 3.3-V LVCMOS at 92" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[0\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[7\] 3.3-V LVCMOS 101 " "Pin camera_data\[7\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[7\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[6\] 3.3-V LVCMOS 99 " "Pin camera_data\[6\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[6\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[4\] 3.3-V LVCMOS 93 " "Pin camera_data\[4\] uses I/O standard 3.3-V LVCMOS at 93" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[4\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[3\] 3.3-V LVCMOS 91 " "Pin camera_data\[3\] uses I/O standard 3.3-V LVCMOS at 91" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[3\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[5\] 3.3-V LVCMOS 98 " "Pin camera_data\[5\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[5\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[2\] 3.3-V LVCMOS 89 " "Pin camera_data\[2\] uses I/O standard 3.3-V LVCMOS at 89" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[2\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[1\] 3.3-V LVCMOS 90 " "Pin camera_data\[1\] uses I/O standard 3.3-V LVCMOS at 90" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { camera_data[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[1\]" } } } } { "single_buffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/single_buffer_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1546119155569 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1546119155569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/output_files/Max_10_Buffer.fit.smsg " "Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Projects/Max 10 Buffer/output_files/Max_10_Buffer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1546119155654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5326 " "Peak virtual memory: 5326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546119156371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 29 13:32:36 2018 " "Processing ended: Sat Dec 29 13:32:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546119156371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546119156371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546119156371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1546119156371 ""}
