#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe00d921180 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x6000029fe940 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x600000ee2f40_0 .var "Clk", 0 0;
v0x600000ee2fd0_0 .var "Reset", 0 0;
v0x600000ee3060_0 .var "Start", 0 0;
v0x600000ee30f0_0 .var/i "counter", 31 0;
v0x600000ee3180_0 .var/i "flush", 31 0;
v0x600000ee3210_0 .var/i "i", 31 0;
v0x600000ee32a0_0 .var/i "outfile", 31 0;
v0x600000ee3330_0 .var/i "stall", 31 0;
S_0x7fe00d922e30 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7fe00d921180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
L_0x6000017e20d0 .functor BUFZ 32, v0x600000eed7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000017e2140 .functor BUFZ 32, v0x600000eedb90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000017e21b0 .functor AND 1, L_0x600000de9a40, v0x600000eeaa30_0, C4<1>, C4<1>;
v0x600000ee0630_0 .net "ALUCtrl", 2 0, v0x600000eea2e0_0;  1 drivers
v0x600000ee06c0_0 .net "ALUOp", 1 0, v0x600000eec6c0_0;  1 drivers
v0x600000ee0750_0 .net "ALUSrc", 0 0, v0x600000eec7e0_0;  1 drivers
v0x600000ee07e0_0 .net "ALUrslt", 31 0, v0x600000eea250_0;  1 drivers
v0x600000ee0870_0 .net "EX_MemRead", 0 0, v0x600000eecc60_0;  1 drivers
v0x600000ee0900_0 .net "EX_MemWrite", 0 0, v0x600000eecd80_0;  1 drivers
v0x600000ee0990_0 .net "EX_MemtoReg", 0 0, v0x600000eecea0_0;  1 drivers
v0x600000ee0a20_0 .net "EX_RegWrite", 0 0, v0x600000eecfc0_0;  1 drivers
v0x600000ee0ab0_0 .net "EX_data1", 31 0, v0x600000eed170_0;  1 drivers
v0x600000ee0b40_0 .net "EX_data2", 31 0, v0x600000eed290_0;  1 drivers
v0x600000ee0bd0_0 .net "EX_func73", 9 0, v0x600000eed3b0_0;  1 drivers
v0x600000ee0c60_0 .net "EX_imm", 31 0, v0x600000eed4d0_0;  1 drivers
v0x600000ee0cf0_0 .net "EX_rd_addr", 4 0, v0x600000eec900_0;  1 drivers
v0x600000ee0d80_0 .net "EX_rs1_addr", 4 0, v0x600000eeca20_0;  1 drivers
v0x600000ee0e10_0 .net "EX_rs2_addr", 4 0, v0x600000eecb40_0;  1 drivers
v0x600000ee0ea0_0 .net "ForwardA", 1 0, v0x600000eebe70_0;  1 drivers
v0x600000ee0f30_0 .net "ForwardB", 1 0, v0x600000eebf00_0;  1 drivers
v0x600000ee0fc0_0 .net "IDPC", 31 0, v0x600000eed8c0_0;  1 drivers
v0x600000ee1050_0 .net "ID_ALUOp", 1 0, v0x600000eea6d0_0;  1 drivers
v0x600000ee10e0_0 .net "ID_ALUSrc", 0 0, v0x600000eea760_0;  1 drivers
v0x600000ee1170_0 .net "ID_MemRead", 0 0, v0x600000eea7f0_0;  1 drivers
v0x600000ee1200_0 .net "ID_MemWrite", 0 0, v0x600000eea880_0;  1 drivers
v0x600000ee1290_0 .net "ID_MemtoReg", 0 0, v0x600000eea910_0;  1 drivers
v0x600000ee1320_0 .net "ID_RegWrite", 0 0, v0x600000eea9a0_0;  1 drivers
v0x600000ee13b0_0 .net "ID_func73", 9 0, L_0x600000de95e0;  1 drivers
v0x600000ee1440_0 .net "ID_imm_i", 31 0, L_0x6000017e20d0;  1 drivers
v0x600000ee14d0_0 .net "ID_imm_o", 31 0, v0x600000eedb90_0;  1 drivers
v0x600000ee1560_0 .net "IDinst", 31 0, v0x600000eed7a0_0;  1 drivers
v0x600000ee15f0_0 .net "IFinst", 31 0, L_0x6000017e2220;  1 drivers
v0x600000ee1680_0 .net "MEM_ALUrslt", 31 0, v0x600000eeb4e0_0;  1 drivers
v0x600000ee1710_0 .net "MEM_MemRead", 0 0, v0x600000eeb720_0;  1 drivers
v0x600000ee17a0_0 .net "MEM_MemWrite", 0 0, v0x600000eeb840_0;  1 drivers
v0x600000ee1830_0 .net "MEM_MemtoReg", 0 0, v0x600000eeb960_0;  1 drivers
v0x600000ee18c0_0 .net "MEM_ReadData", 31 0, L_0x600000dea800;  1 drivers
v0x600000ee1950_0 .net "MEM_RegWrite", 0 0, v0x600000eeba80_0;  1 drivers
v0x600000ee19e0_0 .net "MEM_WriteData", 31 0, v0x600000eebba0_0;  1 drivers
v0x600000ee1a70_0 .net "MEM_rd_addr", 4 0, v0x600000eeb600_0;  1 drivers
v0x600000ee1b00_0 .net "MUX_o", 31 0, v0x600000eee9a0_0;  1 drivers
v0x600000ee1b90_0 .net "PCWrite", 0 0, v0x600000eec3f0_0;  1 drivers
L_0x7fe00d873008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000ee1c20_0 .net "PCstep", 31 0, L_0x7fe00d873008;  1 drivers
v0x600000ee1cb0_0 .net "RS1", 31 0, L_0x600000de9fe0;  1 drivers
v0x600000ee1d40_0 .net "RS2", 31 0, L_0x600000dea260;  1 drivers
v0x600000ee1dd0_0 .net "WB_ALUrslt", 31 0, v0x600000eee2e0_0;  1 drivers
v0x600000ee1e60_0 .net "WB_MemtoReg", 0 0, v0x600000eee520_0;  1 drivers
v0x600000ee1ef0_0 .net "WB_ReadData", 31 0, v0x600000eee640_0;  1 drivers
v0x600000ee1f80_0 .net "WB_RegWrite", 0 0, v0x600000eee760_0;  1 drivers
v0x600000ee2010_0 .net "WB_o", 31 0, v0x600000eefcc0_0;  1 drivers
v0x600000ee20a0_0 .net "WB_rd_addr", 4 0, v0x600000eee400_0;  1 drivers
v0x600000ee2130_0 .net *"_ivl_13", 6 0, L_0x600000de9720;  1 drivers
v0x600000ee21c0_0 .net *"_ivl_15", 2 0, L_0x600000de8640;  1 drivers
v0x600000ee2250_0 .net *"_ivl_20", 0 0, L_0x600000de9a40;  1 drivers
v0x600000ee22e0_0 .net *"_ivl_23", 0 0, L_0x6000017e21b0;  1 drivers
L_0x7fe00d873050 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600000ee2370_0 .net/2s *"_ivl_24", 1 0, L_0x7fe00d873050;  1 drivers
L_0x7fe00d873098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000ee2400_0 .net/2s *"_ivl_26", 1 0, L_0x7fe00d873098;  1 drivers
v0x600000ee2490_0 .net *"_ivl_28", 1 0, L_0x600000de9ae0;  1 drivers
v0x600000ee2520_0 .net "branch", 0 0, v0x600000eeaa30_0;  1 drivers
v0x600000ee25b0_0 .net "branch_pc", 31 0, v0x600000eee1c0_0;  1 drivers
v0x600000ee2640_0 .net "clk_i", 0 0, v0x600000ee2f40_0;  1 drivers
v0x600000ee26d0_0 .net "currentPC", 31 0, v0x600000eeed00_0;  1 drivers
v0x600000ee2760_0 .net "jump", 0 0, L_0x600000de9b80;  1 drivers
v0x600000ee27f0_0 .net "jumpimm", 31 0, L_0x6000017e2140;  1 drivers
v0x600000ee2880_0 .net "mux1_o", 31 0, v0x600000ee0120_0;  1 drivers
v0x600000ee2910_0 .net "mux2_o", 31 0, v0x600000ee0510_0;  1 drivers
v0x600000ee29a0_0 .net "nextPC", 31 0, v0x600000eea640_0;  1 drivers
v0x600000ee2a30_0 .net "noop", 0 0, v0x600000eec510_0;  1 drivers
v0x600000ee2ac0_0 .net "opcode", 6 0, L_0x600000de8500;  1 drivers
v0x600000ee2b50_0 .net "pc_in", 31 0, v0x600000eeefd0_0;  1 drivers
v0x600000ee2be0_0 .net "rd_addr", 4 0, L_0x600000de8460;  1 drivers
v0x600000ee2c70_0 .net "rs1_addr", 4 0, L_0x600000de99a0;  1 drivers
v0x600000ee2d00_0 .net "rs2_addr", 4 0, L_0x600000de86e0;  1 drivers
v0x600000ee2d90_0 .net "rst_i", 0 0, v0x600000ee2fd0_0;  1 drivers
v0x600000ee2e20_0 .net "stall", 0 0, v0x600000eec5a0_0;  1 drivers
v0x600000ee2eb0_0 .net "start_i", 0 0, v0x600000ee3060_0;  1 drivers
L_0x600000de99a0 .part v0x600000eed7a0_0, 15, 5;
L_0x600000de86e0 .part v0x600000eed7a0_0, 20, 5;
L_0x600000de8460 .part v0x600000eed7a0_0, 7, 5;
L_0x600000de8500 .part v0x600000eed7a0_0, 0, 7;
L_0x600000de9720 .part v0x600000eed7a0_0, 25, 7;
L_0x600000de8640 .part v0x600000eed7a0_0, 12, 3;
L_0x600000de95e0 .concat [ 3 7 0 0], L_0x600000de8640, L_0x600000de9720;
L_0x600000de9a40 .cmp/eq 32, L_0x600000de9fe0, L_0x600000dea260;
L_0x600000de9ae0 .functor MUXZ 2, L_0x7fe00d873098, L_0x7fe00d873050, L_0x6000017e21b0, C4<>;
L_0x600000de9b80 .part L_0x600000de9ae0, 0, 1;
S_0x7fe00d90d870 .scope module, "ALU" "ALU" 3 257, 4 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x600000ee8120_0 .net "ALUCtrl_i", 2 0, v0x600000eea2e0_0;  alias, 1 drivers
v0x600000eea0a0_0 .var "Zero_o", 0 0;
v0x600000eea130_0 .net "data1_i", 31 0, v0x600000ee0120_0;  alias, 1 drivers
v0x600000eea1c0_0 .net "data2_i", 31 0, v0x600000eee9a0_0;  alias, 1 drivers
v0x600000eea250_0 .var "data_o", 31 0;
E_0x6000032cd800 .event edge, v0x600000ee8120_0, v0x600000eea130_0, v0x600000eea1c0_0, v0x600000eea250_0;
S_0x7fe00d90d9e0 .scope module, "ALU_Control" "ALU_Control" 3 251, 5 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "func73_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x600000eea2e0_0 .var "ALUCtrl_o", 2 0;
v0x600000eea370_0 .net "ALUOp_i", 1 0, v0x600000eec6c0_0;  alias, 1 drivers
v0x600000eea400_0 .net "func73_i", 9 0, v0x600000eed3b0_0;  alias, 1 drivers
v0x600000eea490_0 .net "op", 11 0, L_0x600000dea580;  1 drivers
E_0x6000032cefa0 .event edge, v0x600000eea370_0, v0x600000eea400_0;
L_0x600000dea580 .concat [ 10 2 0 0], v0x600000eed3b0_0, v0x600000eec6c0_0;
S_0x7fe00d90d390 .scope module, "Add_PC" "Adder" 3 102, 6 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x600000eea520_0 .net "data1_in", 31 0, v0x600000eeed00_0;  alias, 1 drivers
v0x600000eea5b0_0 .net "data2_in", 31 0, L_0x7fe00d873008;  alias, 1 drivers
v0x600000eea640_0 .var "data_o", 31 0;
E_0x6000032ccc60 .event edge, v0x600000eea5b0_0, v0x600000eea520_0;
S_0x7fe00d90d500 .scope module, "Control" "Control" 3 174, 7 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "noop";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /OUTPUT 2 "ALUOp_o";
    .port_info 4 /OUTPUT 1 "ALUSrc_o";
    .port_info 5 /OUTPUT 1 "branch_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
v0x600000eea6d0_0 .var "ALUOp_o", 1 0;
v0x600000eea760_0 .var "ALUSrc_o", 0 0;
v0x600000eea7f0_0 .var "MemRead_o", 0 0;
v0x600000eea880_0 .var "MemWrite_o", 0 0;
v0x600000eea910_0 .var "MemtoReg_o", 0 0;
v0x600000eea9a0_0 .var "RegWrite_o", 0 0;
v0x600000eeaa30_0 .var "branch_o", 0 0;
v0x600000eeaac0_0 .net "noop", 0 0, v0x600000eec510_0;  alias, 1 drivers
v0x600000eeab50_0 .net "opcode", 6 0, L_0x600000de8500;  alias, 1 drivers
v0x600000eeabe0_0 .net "reduced", 2 0, L_0x600000dea300;  1 drivers
v0x600000eeac70_0 .net "rst_i", 0 0, v0x600000ee2fd0_0;  alias, 1 drivers
E_0x6000032ce8b0/0 .event edge, v0x600000eeaac0_0, v0x600000eeab50_0;
E_0x6000032ce8b0/1 .event posedge, v0x600000eeac70_0;
E_0x6000032ce8b0 .event/or E_0x6000032ce8b0/0, E_0x6000032ce8b0/1;
L_0x600000dea300 .part L_0x600000de8500, 4, 3;
S_0x7fe00d90c910 .scope module, "Data_Memory" "Data_Memory" 3 302, 8 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x600000eead90_0 .net "MemRead_i", 0 0, v0x600000eeb720_0;  alias, 1 drivers
v0x600000eeae20_0 .net "MemWrite_i", 0 0, v0x600000eeb840_0;  alias, 1 drivers
v0x600000eeaeb0_0 .net *"_ivl_0", 31 0, L_0x600000dea620;  1 drivers
v0x600000eeaf40_0 .net *"_ivl_2", 31 0, L_0x600000dea760;  1 drivers
v0x600000eeafd0_0 .net *"_ivl_4", 29 0, L_0x600000dea6c0;  1 drivers
L_0x7fe00d8731b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000eeb060_0 .net *"_ivl_6", 1 0, L_0x7fe00d8731b8;  1 drivers
L_0x7fe00d873200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000eeb0f0_0 .net/2s *"_ivl_8", 31 0, L_0x7fe00d873200;  1 drivers
v0x600000eeb180_0 .net "addr_i", 31 0, v0x600000eeb4e0_0;  alias, 1 drivers
v0x600000eeb210_0 .net "clk_i", 0 0, v0x600000ee2f40_0;  alias, 1 drivers
v0x600000eeb2a0_0 .net "data_i", 31 0, v0x600000eebba0_0;  alias, 1 drivers
v0x600000eeb330_0 .net "data_o", 31 0, L_0x600000dea800;  alias, 1 drivers
v0x600000eeb3c0 .array/s "memory", 1023 0, 31 0;
E_0x6000032cc390 .event posedge, v0x600000eeb210_0;
L_0x600000dea620 .array/port v0x600000eeb3c0, L_0x600000dea760;
L_0x600000dea6c0 .part v0x600000eeb4e0_0, 2, 30;
L_0x600000dea760 .concat [ 30 2 0 0], L_0x600000dea6c0, L_0x7fe00d8731b8;
L_0x600000dea800 .functor MUXZ 32, L_0x7fe00d873200, L_0x600000dea620, v0x600000eeb720_0, C4<>;
S_0x7fe00d90ca80 .scope module, "EX_MEM" "EX_MEM" 3 281, 9 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALU_rslt_i";
    .port_info 7 /INPUT 32 "WriteData_i";
    .port_info 8 /INPUT 5 "EX_MEM_Rd_i";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
    .port_info 11 /OUTPUT 1 "MemRead_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 32 "ALU_rslt_o";
    .port_info 14 /OUTPUT 32 "WriteData_o";
    .port_info 15 /OUTPUT 5 "EX_MEM_Rd_o";
    .port_info 16 /NODIR 0 "";
v0x600000eeb450_0 .net "ALU_rslt_i", 31 0, v0x600000eea250_0;  alias, 1 drivers
v0x600000eeb4e0_0 .var "ALU_rslt_o", 31 0;
v0x600000eeb570_0 .net "EX_MEM_Rd_i", 4 0, v0x600000eec900_0;  alias, 1 drivers
v0x600000eeb600_0 .var "EX_MEM_Rd_o", 4 0;
v0x600000eeb690_0 .net "MemRead_i", 0 0, v0x600000eecc60_0;  alias, 1 drivers
v0x600000eeb720_0 .var "MemRead_o", 0 0;
v0x600000eeb7b0_0 .net "MemWrite_i", 0 0, v0x600000eecd80_0;  alias, 1 drivers
v0x600000eeb840_0 .var "MemWrite_o", 0 0;
v0x600000eeb8d0_0 .net "MemtoReg_i", 0 0, v0x600000eecea0_0;  alias, 1 drivers
v0x600000eeb960_0 .var "MemtoReg_o", 0 0;
v0x600000eeb9f0_0 .net "RegWrite_i", 0 0, v0x600000eecfc0_0;  alias, 1 drivers
v0x600000eeba80_0 .var "RegWrite_o", 0 0;
v0x600000eebb10_0 .net "WriteData_i", 31 0, v0x600000ee0510_0;  alias, 1 drivers
v0x600000eebba0_0 .var "WriteData_o", 31 0;
v0x600000eebc30_0 .net "clk_i", 0 0, v0x600000ee2f40_0;  alias, 1 drivers
v0x600000eebcc0_0 .net "rst_i", 0 0, v0x600000ee2fd0_0;  alias, 1 drivers
E_0x6000032cd050 .event posedge, v0x600000eeac70_0;
S_0x7fe00d90bf50 .scope module, "FU" "FU" 3 266, 10 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 1 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 2 /INPUT 5 "EX_MEME_Rd";
    .port_info 3 /INPUT 5 "MEM_WB_Rd";
    .port_info 4 /INPUT 5 "ID_EX_Rs1";
    .port_info 5 /INPUT 5 "ID_EX_Rs2";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v0x600000eebd50_0 .net "EX_MEME_Rd", 4 0, v0x600000eeb600_0;  alias, 1 drivers
v0x600000eebde0_0 .net "EX_MEM_RegWrite", 0 0, v0x600000eeba80_0;  alias, 1 drivers
v0x600000eebe70_0 .var "ForwardA", 1 0;
v0x600000eebf00_0 .var "ForwardB", 1 0;
v0x600000eec000_0 .net "ID_EX_Rs1", 4 0, v0x600000eeca20_0;  alias, 1 drivers
v0x600000eec090_0 .net "ID_EX_Rs2", 4 0, v0x600000eecb40_0;  alias, 1 drivers
v0x600000eec120_0 .net "MEM_WB_Rd", 4 0, v0x600000eee400_0;  alias, 1 drivers
v0x600000eec1b0_0 .net "MEM_WB_RegWrite", 0 0, v0x600000eee760_0;  alias, 1 drivers
E_0x6000032ce760/0 .event edge, v0x600000eeba80_0, v0x600000eeb600_0, v0x600000eec000_0, v0x600000eec090_0;
E_0x6000032ce760/1 .event edge, v0x600000eec1b0_0, v0x600000eec120_0;
E_0x6000032ce760 .event/or E_0x6000032ce760/0, E_0x6000032ce760/1;
S_0x7fe00d90c0c0 .scope module, "HDU" "HDU" 3 139, 11 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "isMemRead";
    .port_info 1 /INPUT 5 "EX_Rd_addr";
    .port_info 2 /INPUT 5 "ID_Rs1_addr";
    .port_info 3 /INPUT 5 "ID_Rs2_addr";
    .port_info 4 /OUTPUT 1 "noop";
    .port_info 5 /OUTPUT 1 "stall";
    .port_info 6 /OUTPUT 1 "PCWrite";
v0x600000eec240_0 .net "EX_Rd_addr", 4 0, v0x600000eec900_0;  alias, 1 drivers
v0x600000eec2d0_0 .net "ID_Rs1_addr", 4 0, L_0x600000de99a0;  alias, 1 drivers
v0x600000eec360_0 .net "ID_Rs2_addr", 4 0, L_0x600000de86e0;  alias, 1 drivers
v0x600000eec3f0_0 .var "PCWrite", 0 0;
v0x600000eec480_0 .net "isMemRead", 0 0, v0x600000eecc60_0;  alias, 1 drivers
v0x600000eec510_0 .var "noop", 0 0;
v0x600000eec5a0_0 .var "stall", 0 0;
E_0x6000032cc2d0 .event edge, v0x600000eeb690_0, v0x600000eeb570_0, v0x600000eec2d0_0, v0x600000eec360_0;
S_0x7fe00d90ab10 .scope module, "ID_EX" "ID_EX" 3 193, 12 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 2 "ALUOp_i";
    .port_info 7 /INPUT 1 "ALUSrc_i";
    .port_info 8 /INPUT 32 "data1_i";
    .port_info 9 /INPUT 32 "data2_i";
    .port_info 10 /INPUT 32 "imm_i";
    .port_info 11 /INPUT 10 "func73_i";
    .port_info 12 /INPUT 5 "EX_rs1_i";
    .port_info 13 /INPUT 5 "EX_rs2_i";
    .port_info 14 /INPUT 5 "EX_rd_i";
    .port_info 15 /OUTPUT 1 "RegWrite_o";
    .port_info 16 /OUTPUT 1 "MemtoReg_o";
    .port_info 17 /OUTPUT 1 "MemRead_o";
    .port_info 18 /OUTPUT 1 "MemWrite_o";
    .port_info 19 /OUTPUT 2 "ALUOp_o";
    .port_info 20 /OUTPUT 1 "ALUSrc_o";
    .port_info 21 /OUTPUT 32 "data1_o";
    .port_info 22 /OUTPUT 32 "data2_o";
    .port_info 23 /OUTPUT 32 "imm_o";
    .port_info 24 /OUTPUT 10 "func73_o";
    .port_info 25 /OUTPUT 5 "EX_rs1_o";
    .port_info 26 /OUTPUT 5 "EX_rs2_o";
    .port_info 27 /OUTPUT 5 "EX_rd_o";
    .port_info 28 /NODIR 0 "";
v0x600000eec630_0 .net "ALUOp_i", 1 0, v0x600000eea6d0_0;  alias, 1 drivers
v0x600000eec6c0_0 .var "ALUOp_o", 1 0;
v0x600000eec750_0 .net "ALUSrc_i", 0 0, v0x600000eea760_0;  alias, 1 drivers
v0x600000eec7e0_0 .var "ALUSrc_o", 0 0;
v0x600000eec870_0 .net "EX_rd_i", 4 0, L_0x600000de8460;  alias, 1 drivers
v0x600000eec900_0 .var "EX_rd_o", 4 0;
v0x600000eec990_0 .net "EX_rs1_i", 4 0, L_0x600000de99a0;  alias, 1 drivers
v0x600000eeca20_0 .var "EX_rs1_o", 4 0;
v0x600000eecab0_0 .net "EX_rs2_i", 4 0, L_0x600000de86e0;  alias, 1 drivers
v0x600000eecb40_0 .var "EX_rs2_o", 4 0;
v0x600000eecbd0_0 .net "MemRead_i", 0 0, v0x600000eea7f0_0;  alias, 1 drivers
v0x600000eecc60_0 .var "MemRead_o", 0 0;
v0x600000eeccf0_0 .net "MemWrite_i", 0 0, v0x600000eea880_0;  alias, 1 drivers
v0x600000eecd80_0 .var "MemWrite_o", 0 0;
v0x600000eece10_0 .net "MemtoReg_i", 0 0, v0x600000eea910_0;  alias, 1 drivers
v0x600000eecea0_0 .var "MemtoReg_o", 0 0;
v0x600000eecf30_0 .net "RegWrite_i", 0 0, v0x600000eea9a0_0;  alias, 1 drivers
v0x600000eecfc0_0 .var "RegWrite_o", 0 0;
v0x600000eed050_0 .net "clk_i", 0 0, v0x600000ee2f40_0;  alias, 1 drivers
v0x600000eed0e0_0 .net "data1_i", 31 0, L_0x600000de9fe0;  alias, 1 drivers
v0x600000eed170_0 .var "data1_o", 31 0;
v0x600000eed200_0 .net "data2_i", 31 0, L_0x600000dea260;  alias, 1 drivers
v0x600000eed290_0 .var "data2_o", 31 0;
v0x600000eed320_0 .net "func73_i", 9 0, L_0x600000de95e0;  alias, 1 drivers
v0x600000eed3b0_0 .var "func73_o", 9 0;
v0x600000eed440_0 .net "imm_i", 31 0, v0x600000eedb90_0;  alias, 1 drivers
v0x600000eed4d0_0 .var "imm_o", 31 0;
v0x600000eed560_0 .net "rst_i", 0 0, v0x600000ee2fd0_0;  alias, 1 drivers
E_0x6000032cc300 .event posedge, v0x600000eeac70_0, v0x600000eeb210_0;
S_0x7fe00d90ac80 .scope module, "IF_ID" "IF_ID" 3 151, 13 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "stall_i";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 1 "flush_i";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /OUTPUT 32 "instr_o";
    .port_info 7 /NODIR 0 "";
v0x600000eed5f0_0 .net "clk_i", 0 0, v0x600000ee2f40_0;  alias, 1 drivers
v0x600000eed680_0 .net "flush_i", 0 0, L_0x600000de9b80;  alias, 1 drivers
v0x600000eed710_0 .net "instr_i", 31 0, L_0x6000017e2220;  alias, 1 drivers
v0x600000eed7a0_0 .var "instr_o", 31 0;
v0x600000eed830_0 .net "pc_i", 31 0, v0x600000eeed00_0;  alias, 1 drivers
v0x600000eed8c0_0 .var "pc_o", 31 0;
v0x600000eed950_0 .net "stall_i", 0 0, v0x600000eec5a0_0;  alias, 1 drivers
S_0x7fe00d9097f0 .scope module, "ImmGen" "ImmGen" 3 187, 14 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x600000eed9e0_0 .net *"_ivl_1", 2 0, L_0x600000dea3a0;  1 drivers
v0x600000eeda70_0 .net *"_ivl_3", 6 0, L_0x600000dea440;  1 drivers
v0x600000eedb00_0 .net "data_i", 31 0, L_0x6000017e20d0;  alias, 1 drivers
v0x600000eedb90_0 .var "data_o", 31 0;
v0x600000eedc20_0 .net "signal", 9 0, L_0x600000dea4e0;  1 drivers
E_0x6000032cc240 .event edge, v0x600000eedb00_0;
L_0x600000dea3a0 .part L_0x6000017e20d0, 12, 3;
L_0x600000dea440 .part L_0x6000017e20d0, 0, 7;
L_0x600000dea4e0 .concat [ 7 3 0 0], L_0x600000dea440, L_0x600000dea3a0;
S_0x7fe00d909960 .scope module, "Instruction_Memory" "Instruction_Memory" 3 133, 15 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x6000017e2220 .functor BUFZ 32, L_0x600000de9c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000eedcb0_0 .net *"_ivl_0", 31 0, L_0x600000de9c20;  1 drivers
v0x600000eedd40_0 .net *"_ivl_2", 31 0, L_0x600000de9d60;  1 drivers
v0x600000eeddd0_0 .net *"_ivl_4", 29 0, L_0x600000de9cc0;  1 drivers
L_0x7fe00d8730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000eede60_0 .net *"_ivl_6", 1 0, L_0x7fe00d8730e0;  1 drivers
v0x600000eedef0_0 .net "addr_i", 31 0, v0x600000eeed00_0;  alias, 1 drivers
v0x600000eedf80_0 .net "instr_o", 31 0, L_0x6000017e2220;  alias, 1 drivers
v0x600000eee010 .array "memory", 255 0, 31 0;
L_0x600000de9c20 .array/port v0x600000eee010, L_0x600000de9d60;
L_0x600000de9cc0 .part v0x600000eeed00_0, 2, 30;
L_0x600000de9d60 .concat [ 30 2 0 0], L_0x600000de9cc0, L_0x7fe00d8730e0;
S_0x7fe00d909130 .scope module, "JumpAdder" "Adder" 3 110, 6 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x600000eee0a0_0 .net "data1_in", 31 0, v0x600000eed8c0_0;  alias, 1 drivers
v0x600000eee130_0 .net "data2_in", 31 0, L_0x6000017e2140;  alias, 1 drivers
v0x600000eee1c0_0 .var "data_o", 31 0;
E_0x6000032cc1e0 .event edge, v0x600000eee130_0, v0x600000eed8c0_0;
S_0x7fe00d9092a0 .scope module, "MEM_WB" "MEM_WB" 3 312, 16 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALU_rslt_i";
    .port_info 4 /INPUT 32 "ReadData_i";
    .port_info 5 /INPUT 5 "MEM_WB_Rd_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 32 "ALU_rslt_o";
    .port_info 9 /OUTPUT 32 "ReadData_o";
    .port_info 10 /OUTPUT 5 "MEM_WB_Rd_o";
v0x600000eee250_0 .net "ALU_rslt_i", 31 0, v0x600000eeb4e0_0;  alias, 1 drivers
v0x600000eee2e0_0 .var "ALU_rslt_o", 31 0;
v0x600000eee370_0 .net "MEM_WB_Rd_i", 4 0, v0x600000eeb600_0;  alias, 1 drivers
v0x600000eee400_0 .var "MEM_WB_Rd_o", 4 0;
v0x600000eee490_0 .net "MemtoReg_i", 0 0, v0x600000eeb960_0;  alias, 1 drivers
v0x600000eee520_0 .var "MemtoReg_o", 0 0;
v0x600000eee5b0_0 .net "ReadData_i", 31 0, L_0x600000dea800;  alias, 1 drivers
v0x600000eee640_0 .var "ReadData_o", 31 0;
v0x600000eee6d0_0 .net "RegWrite_i", 0 0, v0x600000eeba80_0;  alias, 1 drivers
v0x600000eee760_0 .var "RegWrite_o", 0 0;
v0x600000eee7f0_0 .net "clk_i", 0 0, v0x600000ee2f40_0;  alias, 1 drivers
S_0x7fe00d9084d0 .scope module, "MUX" "MUX2to1" 3 243, 17 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x600000eee880_0 .net "data0_i", 31 0, v0x600000ee0510_0;  alias, 1 drivers
v0x600000eee910_0 .net "data1_i", 31 0, v0x600000eed4d0_0;  alias, 1 drivers
v0x600000eee9a0_0 .var "data_o", 31 0;
v0x600000eeea30_0 .net "select_i", 0 0, v0x600000eec7e0_0;  alias, 1 drivers
E_0x6000032cc150 .event edge, v0x600000eed4d0_0, v0x600000eebb10_0, v0x600000eec7e0_0;
S_0x7fe00d908640 .scope module, "PC" "PC" 3 124, 18 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x600000eeeb50_0 .net "PCWrite_i", 0 0, v0x600000eec3f0_0;  alias, 1 drivers
v0x600000eeebe0_0 .net "clk_i", 0 0, v0x600000ee2f40_0;  alias, 1 drivers
v0x600000eeec70_0 .net "pc_i", 31 0, v0x600000eeefd0_0;  alias, 1 drivers
v0x600000eeed00_0 .var "pc_o", 31 0;
v0x600000eeed90_0 .net "rst_i", 0 0, v0x600000ee2fd0_0;  alias, 1 drivers
v0x600000eeee20_0 .net "start_i", 0 0, v0x600000ee3060_0;  alias, 1 drivers
S_0x7fe00d907c30 .scope module, "PCmux" "MUX2to1" 3 116, 17 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x600000eeeeb0_0 .net "data0_i", 31 0, v0x600000eea640_0;  alias, 1 drivers
v0x600000eeef40_0 .net "data1_i", 31 0, v0x600000eee1c0_0;  alias, 1 drivers
v0x600000eeefd0_0 .var "data_o", 31 0;
v0x600000eef060_0 .net "select_i", 0 0, L_0x600000de9b80;  alias, 1 drivers
E_0x6000032cc600 .event edge, v0x600000eee1c0_0, v0x600000eea640_0, v0x600000eed680_0;
S_0x7fe00d907da0 .scope module, "Registers" "Registers" 3 162, 19 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x6000017e2290 .functor AND 1, L_0x600000de9e00, v0x600000eee760_0, C4<1>, C4<1>;
L_0x6000017e2300 .functor AND 1, L_0x600000dea080, v0x600000eee760_0, C4<1>, C4<1>;
v0x600000eef0f0_0 .net "RDaddr_i", 4 0, v0x600000eee400_0;  alias, 1 drivers
v0x600000eef180_0 .net "RDdata_i", 31 0, v0x600000eefcc0_0;  alias, 1 drivers
v0x600000eef210_0 .net "RS1addr_i", 4 0, L_0x600000de99a0;  alias, 1 drivers
v0x600000eef2a0_0 .net "RS1data_o", 31 0, L_0x600000de9fe0;  alias, 1 drivers
v0x600000eef330_0 .net "RS2addr_i", 4 0, L_0x600000de86e0;  alias, 1 drivers
v0x600000eef3c0_0 .net "RS2data_o", 31 0, L_0x600000dea260;  alias, 1 drivers
v0x600000eef450_0 .net "RegWrite_i", 0 0, v0x600000eee760_0;  alias, 1 drivers
v0x600000eef4e0_0 .net *"_ivl_0", 0 0, L_0x600000de9e00;  1 drivers
v0x600000eef570_0 .net *"_ivl_12", 0 0, L_0x600000dea080;  1 drivers
v0x600000eef600_0 .net *"_ivl_15", 0 0, L_0x6000017e2300;  1 drivers
v0x600000eef690_0 .net *"_ivl_16", 31 0, L_0x600000dea120;  1 drivers
v0x600000eef720_0 .net *"_ivl_18", 6 0, L_0x600000dea1c0;  1 drivers
L_0x7fe00d873170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000eef7b0_0 .net *"_ivl_21", 1 0, L_0x7fe00d873170;  1 drivers
v0x600000eef840_0 .net *"_ivl_3", 0 0, L_0x6000017e2290;  1 drivers
v0x600000eef8d0_0 .net *"_ivl_4", 31 0, L_0x600000de9ea0;  1 drivers
v0x600000eef960_0 .net *"_ivl_6", 6 0, L_0x600000de9f40;  1 drivers
L_0x7fe00d873128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000eef9f0_0 .net *"_ivl_9", 1 0, L_0x7fe00d873128;  1 drivers
v0x600000eefa80_0 .net "clk_i", 0 0, v0x600000ee2f40_0;  alias, 1 drivers
v0x600000eefb10 .array/s "register", 31 0, 31 0;
L_0x600000de9e00 .cmp/eq 5, L_0x600000de99a0, v0x600000eee400_0;
L_0x600000de9ea0 .array/port v0x600000eefb10, L_0x600000de9f40;
L_0x600000de9f40 .concat [ 5 2 0 0], L_0x600000de99a0, L_0x7fe00d873128;
L_0x600000de9fe0 .functor MUXZ 32, L_0x600000de9ea0, v0x600000eefcc0_0, L_0x6000017e2290, C4<>;
L_0x600000dea080 .cmp/eq 5, L_0x600000de86e0, v0x600000eee400_0;
L_0x600000dea120 .array/port v0x600000eefb10, L_0x600000dea1c0;
L_0x600000dea1c0 .concat [ 5 2 0 0], L_0x600000de86e0, L_0x7fe00d873170;
L_0x600000dea260 .functor MUXZ 32, L_0x600000dea120, v0x600000eefcc0_0, L_0x6000017e2300, C4<>;
S_0x7fe00d907570 .scope module, "WB_MUX" "MUX2to1" 3 328, 17 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x600000eefba0_0 .net "data0_i", 31 0, v0x600000eee2e0_0;  alias, 1 drivers
v0x600000eefc30_0 .net "data1_i", 31 0, v0x600000eee640_0;  alias, 1 drivers
v0x600000eefcc0_0 .var "data_o", 31 0;
v0x600000eefd50_0 .net "select_i", 0 0, v0x600000eee520_0;  alias, 1 drivers
E_0x6000032cc570 .event edge, v0x600000eee640_0, v0x600000eee2e0_0, v0x600000eee520_0;
S_0x7fe00d9076e0 .scope module, "mux1" "MUX4to1" 3 225, 20 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i";
    .port_info 1 /INPUT 32 "data01_i";
    .port_info 2 /INPUT 32 "data10_i";
    .port_info 3 /INPUT 32 "data11_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x600000eefe70_0 .net "data00_i", 31 0, v0x600000eed170_0;  alias, 1 drivers
v0x600000eeff00_0 .net "data01_i", 31 0, v0x600000eefcc0_0;  alias, 1 drivers
v0x600000ee0000_0 .net "data10_i", 31 0, v0x600000eeb4e0_0;  alias, 1 drivers
o0x7fe00d844ac8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600000ee0090_0 .net "data11_i", 31 0, o0x7fe00d844ac8;  0 drivers
v0x600000ee0120_0 .var "data_o", 31 0;
v0x600000ee01b0_0 .net "select_i", 1 0, v0x600000eebe70_0;  alias, 1 drivers
E_0x6000032cc420/0 .event edge, v0x600000ee0090_0, v0x600000eeb180_0, v0x600000eef180_0, v0x600000eed170_0;
E_0x6000032cc420/1 .event edge, v0x600000eebe70_0;
E_0x6000032cc420 .event/or E_0x6000032cc420/0, E_0x6000032cc420/1;
S_0x7fe00d906190 .scope module, "mux2" "MUX4to1" 3 234, 20 1 0, S_0x7fe00d922e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i";
    .port_info 1 /INPUT 32 "data01_i";
    .port_info 2 /INPUT 32 "data10_i";
    .port_info 3 /INPUT 32 "data11_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x600000ee02d0_0 .net "data00_i", 31 0, v0x600000eed290_0;  alias, 1 drivers
v0x600000ee0360_0 .net "data01_i", 31 0, v0x600000eefcc0_0;  alias, 1 drivers
v0x600000ee03f0_0 .net "data10_i", 31 0, v0x600000eeb4e0_0;  alias, 1 drivers
o0x7fe00d844c18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600000ee0480_0 .net "data11_i", 31 0, o0x7fe00d844c18;  0 drivers
v0x600000ee0510_0 .var "data_o", 31 0;
v0x600000ee05a0_0 .net "select_i", 1 0, v0x600000eebf00_0;  alias, 1 drivers
E_0x6000032cc090/0 .event edge, v0x600000ee0480_0, v0x600000eeb180_0, v0x600000eef180_0, v0x600000eed290_0;
E_0x6000032cc090/1 .event edge, v0x600000eebf00_0;
E_0x6000032cc090 .event/or E_0x6000032cc090/0, E_0x6000032cc090/1;
    .scope S_0x7fe00d90d390;
T_0 ;
    %wait E_0x6000032ccc60;
    %load/vec4 v0x600000eea520_0;
    %load/vec4 v0x600000eea5b0_0;
    %add;
    %store/vec4 v0x600000eea640_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe00d909130;
T_1 ;
    %wait E_0x6000032cc1e0;
    %load/vec4 v0x600000eee0a0_0;
    %load/vec4 v0x600000eee130_0;
    %add;
    %store/vec4 v0x600000eee1c0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fe00d907c30;
T_2 ;
    %wait E_0x6000032cc600;
    %load/vec4 v0x600000eef060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x600000eeeeb0_0;
    %assign/vec4 v0x600000eeefd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000eeef40_0;
    %assign/vec4 v0x600000eeefd0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fe00d908640;
T_3 ;
    %wait E_0x6000032cc300;
    %load/vec4 v0x600000eeed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000eeed00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000eeeb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600000eeee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x600000eeec70_0;
    %assign/vec4 v0x600000eeed00_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x600000eeed00_0;
    %assign/vec4 v0x600000eeed00_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe00d90c0c0;
T_4 ;
    %wait E_0x6000032cc2d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000eec510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000eec5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000eec3f0_0, 0, 1;
    %load/vec4 v0x600000eec480_0;
    %load/vec4 v0x600000eec240_0;
    %load/vec4 v0x600000eec2d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000eec240_0;
    %load/vec4 v0x600000eec360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x600000eec240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000eec510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000eec5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000eec3f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fe00d90ac80;
T_5 ;
    %wait E_0x6000032cc390;
    %load/vec4 v0x600000eed950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x600000eed8c0_0;
    %assign/vec4 v0x600000eed8c0_0, 0;
    %load/vec4 v0x600000eed7a0_0;
    %assign/vec4 v0x600000eed7a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000eed680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000eed8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000eed7a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600000eed830_0;
    %assign/vec4 v0x600000eed8c0_0, 0;
    %load/vec4 v0x600000eed710_0;
    %assign/vec4 v0x600000eed7a0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fe00d907da0;
T_6 ;
    %wait E_0x6000032cc390;
    %load/vec4 v0x600000eef450_0;
    %load/vec4 v0x600000eef0f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x600000eef180_0;
    %load/vec4 v0x600000eef0f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000eefb10, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fe00d90d500;
T_7 ;
    %wait E_0x6000032ce8b0;
    %load/vec4 v0x600000eeac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea9a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000eea6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eeaa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea910_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000eeaac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea9a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000eea6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eeaa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea910_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x600000eeabe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600000eea6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000eea760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eeaa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000eea9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea910_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000eea6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000eea760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eeaa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000eea7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000eea9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000eea910_0, 0;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600000eea6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eeaa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000eea9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea910_0, 0;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000eea6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000eea760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eeaa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000eea880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea910_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000eea6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000eeaa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea910_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fe00d9097f0;
T_8 ;
    %wait E_0x6000032cc240;
    %load/vec4 v0x600000eedc20_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 10;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 259, 0, 10;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 659, 0, 10;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 291, 0, 10;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 10;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000eedb90_0, 0;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x600000eedb00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x600000eedb00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600000eedb90_0, 0;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x600000eedb00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x600000eedb00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600000eedb90_0, 0;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x600000eedb00_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600000eedb90_0, 0;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x600000eedb00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x600000eedb00_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000eedb00_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600000eedb90_0, 0;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x600000eedb00_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x600000eedb00_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000eedb00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000eedb00_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000eedb00_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x600000eedb90_0, 0;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fe00d90ab10;
T_9 ;
    %wait E_0x6000032cc300;
    %load/vec4 v0x600000eed560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eecfc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600000eecf30_0;
    %assign/vec4 v0x600000eecfc0_0, 0;
    %load/vec4 v0x600000eece10_0;
    %assign/vec4 v0x600000eecea0_0, 0;
    %load/vec4 v0x600000eecbd0_0;
    %assign/vec4 v0x600000eecc60_0, 0;
    %load/vec4 v0x600000eeccf0_0;
    %assign/vec4 v0x600000eecd80_0, 0;
    %load/vec4 v0x600000eec630_0;
    %assign/vec4 v0x600000eec6c0_0, 0;
    %load/vec4 v0x600000eec750_0;
    %assign/vec4 v0x600000eec7e0_0, 0;
    %load/vec4 v0x600000eed0e0_0;
    %assign/vec4 v0x600000eed170_0, 0;
    %load/vec4 v0x600000eed200_0;
    %assign/vec4 v0x600000eed290_0, 0;
    %load/vec4 v0x600000eed440_0;
    %assign/vec4 v0x600000eed4d0_0, 0;
    %load/vec4 v0x600000eed320_0;
    %assign/vec4 v0x600000eed3b0_0, 0;
    %load/vec4 v0x600000eec990_0;
    %assign/vec4 v0x600000eeca20_0, 0;
    %load/vec4 v0x600000eecab0_0;
    %assign/vec4 v0x600000eecb40_0, 0;
    %load/vec4 v0x600000eec870_0;
    %assign/vec4 v0x600000eec900_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe00d9076e0;
T_10 ;
    %wait E_0x6000032cc420;
    %load/vec4 v0x600000ee01b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x600000eefe70_0;
    %assign/vec4 v0x600000ee0120_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x600000eeff00_0;
    %assign/vec4 v0x600000ee0120_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x600000ee0000_0;
    %assign/vec4 v0x600000ee0120_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x600000ee0090_0;
    %assign/vec4 v0x600000ee0120_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fe00d906190;
T_11 ;
    %wait E_0x6000032cc090;
    %load/vec4 v0x600000ee05a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x600000ee02d0_0;
    %assign/vec4 v0x600000ee0510_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x600000ee0360_0;
    %assign/vec4 v0x600000ee0510_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x600000ee03f0_0;
    %assign/vec4 v0x600000ee0510_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x600000ee0480_0;
    %assign/vec4 v0x600000ee0510_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fe00d9084d0;
T_12 ;
    %wait E_0x6000032cc150;
    %load/vec4 v0x600000eeea30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x600000eee880_0;
    %assign/vec4 v0x600000eee9a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000eee910_0;
    %assign/vec4 v0x600000eee9a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fe00d90d9e0;
T_13 ;
    %wait E_0x6000032cefa0;
    %load/vec4 v0x600000eea370_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000eea2e0_0, 0, 3;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x600000eea400_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %jmp T_13.11;
T_13.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000eea2e0_0, 0;
    %jmp T_13.11;
T_13.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000eea2e0_0, 0;
    %jmp T_13.11;
T_13.7 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000eea2e0_0, 0;
    %jmp T_13.11;
T_13.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000eea2e0_0, 0;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000eea2e0_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000eea2e0_0, 0;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x600000eea400_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %jmp T_13.14;
T_13.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000eea2e0_0, 0;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600000eea2e0_0, 0;
    %jmp T_13.14;
T_13.14 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000eea2e0_0, 0, 3;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fe00d90d870;
T_14 ;
    %wait E_0x6000032cd800;
    %load/vec4 v0x600000ee8120_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v0x600000eea130_0;
    %load/vec4 v0x600000eea1c0_0;
    %and;
    %assign/vec4 v0x600000eea250_0, 0;
    %jmp T_14.7;
T_14.1 ;
    %load/vec4 v0x600000eea130_0;
    %load/vec4 v0x600000eea1c0_0;
    %xor;
    %assign/vec4 v0x600000eea250_0, 0;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v0x600000eea130_0;
    %load/vec4 v0x600000eea1c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x600000eea250_0, 0;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0x600000eea130_0;
    %load/vec4 v0x600000eea1c0_0;
    %add;
    %assign/vec4 v0x600000eea250_0, 0;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x600000eea130_0;
    %load/vec4 v0x600000eea1c0_0;
    %sub;
    %assign/vec4 v0x600000eea250_0, 0;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0x600000eea130_0;
    %load/vec4 v0x600000eea1c0_0;
    %mul;
    %assign/vec4 v0x600000eea250_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600000eea130_0;
    %load/vec4 v0x600000eea1c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x600000eea250_0, 0;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %load/vec4 v0x600000eea250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000eea0a0_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eea0a0_0, 0;
T_14.9 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fe00d90bf50;
T_15 ;
    %wait E_0x6000032ce760;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000eebe70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000eebf00_0, 0, 2;
    %load/vec4 v0x600000eebde0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000eebd50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000eebd50_0;
    %load/vec4 v0x600000eec000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000eebe70_0, 0, 2;
T_15.0 ;
    %load/vec4 v0x600000eebde0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000eebd50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000eebd50_0;
    %load/vec4 v0x600000eec090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000eebf00_0, 0, 2;
T_15.2 ;
    %load/vec4 v0x600000eec1b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000eec120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000eec120_0;
    %load/vec4 v0x600000eec000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000eebde0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000eebd50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000eebd50_0;
    %load/vec4 v0x600000eec000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000eebe70_0, 0, 2;
T_15.4 ;
    %load/vec4 v0x600000eec1b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000eec120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000eec120_0;
    %load/vec4 v0x600000eec090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000eebde0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000eebd50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000eebd50_0;
    %load/vec4 v0x600000eec090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000eebf00_0, 0, 2;
T_15.6 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fe00d90ca80;
T_16 ;
    %wait E_0x6000032cd050;
    %load/vec4 v0x600000eebcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000eeba80_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fe00d90ca80;
T_17 ;
    %wait E_0x6000032cc390;
    %load/vec4 v0x600000eeb9f0_0;
    %assign/vec4 v0x600000eeba80_0, 0;
    %load/vec4 v0x600000eeb8d0_0;
    %assign/vec4 v0x600000eeb960_0, 0;
    %load/vec4 v0x600000eeb690_0;
    %assign/vec4 v0x600000eeb720_0, 0;
    %load/vec4 v0x600000eeb7b0_0;
    %assign/vec4 v0x600000eeb840_0, 0;
    %load/vec4 v0x600000eeb450_0;
    %assign/vec4 v0x600000eeb4e0_0, 0;
    %load/vec4 v0x600000eebb10_0;
    %assign/vec4 v0x600000eebba0_0, 0;
    %load/vec4 v0x600000eeb570_0;
    %assign/vec4 v0x600000eeb600_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fe00d90c910;
T_18 ;
    %wait E_0x6000032cc390;
    %load/vec4 v0x600000eeae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x600000eeb2a0_0;
    %load/vec4 v0x600000eeb180_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000eeb3c0, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fe00d9092a0;
T_19 ;
    %wait E_0x6000032cc390;
    %load/vec4 v0x600000eee6d0_0;
    %assign/vec4 v0x600000eee760_0, 0;
    %load/vec4 v0x600000eee490_0;
    %assign/vec4 v0x600000eee520_0, 0;
    %load/vec4 v0x600000eee250_0;
    %assign/vec4 v0x600000eee2e0_0, 0;
    %load/vec4 v0x600000eee5b0_0;
    %assign/vec4 v0x600000eee640_0, 0;
    %load/vec4 v0x600000eee370_0;
    %assign/vec4 v0x600000eee400_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fe00d907570;
T_20 ;
    %wait E_0x6000032cc570;
    %load/vec4 v0x600000eefd50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x600000eefba0_0;
    %assign/vec4 v0x600000eefcc0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600000eefc30_0;
    %assign/vec4 v0x600000eefcc0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fe00d921180;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x600000ee2f40_0;
    %inv;
    %store/vec4 v0x600000ee2f40_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fe00d921180;
T_22 ;
    %vpi_call 2 21 "$dumpfile", "CPU_true.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ee30f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ee3330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ee3180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ee3210_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x600000ee3210_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000ee3210_0;
    %store/vec4a v0x600000eee010, 4, 0;
    %load/vec4 v0x600000ee3210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ee3210_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ee3210_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x600000ee3210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000ee3210_0;
    %store/vec4a v0x600000eeb3c0, 4, 0;
    %load/vec4 v0x600000ee3210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ee3210_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eeb3c0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eeb3c0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eeb3c0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eeb3c0, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eeb3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ee3210_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x600000ee3210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000ee3210_0;
    %store/vec4a v0x600000eefb10, 4, 0;
    %load/vec4 v0x600000ee3210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ee3210_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eefb10, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eefb10, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eefb10, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eefb10, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eefb10, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eefb10, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eefb10, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000eefb10, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000eec3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000eec510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000eec5a0_0, 0, 1;
    %vpi_call 2 66 "$readmemb", "instruction_4.txt", v0x600000eee010 {0 0 0};
    %vpi_func 2 71 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x600000ee32a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ee2f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ee2fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ee3060_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ee2fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ee3060_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x7fe00d921180;
T_23 ;
    %wait E_0x6000032cc390;
    %load/vec4 v0x600000ee30f0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 85 "$finish" {0 0 0};
T_23.0 ;
    %load/vec4 v0x600000eec5a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000eeaa30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600000ee3330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ee3330_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x600000ee2760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x600000ee3180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ee3180_0, 0, 32;
T_23.4 ;
    %vpi_call 2 94 "$fdisplay", v0x600000ee32a0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x600000ee30f0_0, v0x600000ee3060_0, v0x600000ee3330_0, v0x600000ee3180_0, v0x600000eeed00_0 {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x600000ee32a0_0, "Registers" {0 0 0};
    %vpi_call 2 100 "$fdisplay", v0x600000ee32a0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x600000eefb10, 0>, &A<v0x600000eefb10, 8>, &A<v0x600000eefb10, 16>, &A<v0x600000eefb10, 24> {0 0 0};
    %vpi_call 2 101 "$fdisplay", v0x600000ee32a0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x600000eefb10, 1>, &A<v0x600000eefb10, 9>, &A<v0x600000eefb10, 17>, &A<v0x600000eefb10, 25> {0 0 0};
    %vpi_call 2 102 "$fdisplay", v0x600000ee32a0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x600000eefb10, 2>, &A<v0x600000eefb10, 10>, &A<v0x600000eefb10, 18>, &A<v0x600000eefb10, 26> {0 0 0};
    %vpi_call 2 103 "$fdisplay", v0x600000ee32a0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x600000eefb10, 3>, &A<v0x600000eefb10, 11>, &A<v0x600000eefb10, 19>, &A<v0x600000eefb10, 27> {0 0 0};
    %vpi_call 2 104 "$fdisplay", v0x600000ee32a0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x600000eefb10, 4>, &A<v0x600000eefb10, 12>, &A<v0x600000eefb10, 20>, &A<v0x600000eefb10, 28> {0 0 0};
    %vpi_call 2 105 "$fdisplay", v0x600000ee32a0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x600000eefb10, 5>, &A<v0x600000eefb10, 13>, &A<v0x600000eefb10, 21>, &A<v0x600000eefb10, 29> {0 0 0};
    %vpi_call 2 106 "$fdisplay", v0x600000ee32a0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x600000eefb10, 6>, &A<v0x600000eefb10, 14>, &A<v0x600000eefb10, 22>, &A<v0x600000eefb10, 30> {0 0 0};
    %vpi_call 2 107 "$fdisplay", v0x600000ee32a0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x600000eefb10, 7>, &A<v0x600000eefb10, 15>, &A<v0x600000eefb10, 23>, &A<v0x600000eefb10, 31> {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x600000ee32a0_0, "Data Memory: 0x00 = %10d", &A<v0x600000eeb3c0, 0> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x600000ee32a0_0, "Data Memory: 0x04 = %10d", &A<v0x600000eeb3c0, 1> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x600000ee32a0_0, "Data Memory: 0x08 = %10d", &A<v0x600000eeb3c0, 2> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x600000ee32a0_0, "Data Memory: 0x0C = %10d", &A<v0x600000eeb3c0, 3> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x600000ee32a0_0, "Data Memory: 0x10 = %10d", &A<v0x600000eeb3c0, 4> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x600000ee32a0_0, "Data Memory: 0x14 = %10d", &A<v0x600000eeb3c0, 5> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x600000ee32a0_0, "Data Memory: 0x18 = %10d", &A<v0x600000eeb3c0, 6> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x600000ee32a0_0, "Data Memory: 0x1C = %10d", &A<v0x600000eeb3c0, 7> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x600000ee32a0_0, "\012" {0 0 0};
    %load/vec4 v0x600000ee30f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ee30f0_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "FU.v";
    "HDU.v";
    "ID_EX.v";
    "IF_ID.v";
    "ImmGen.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX2to1.v";
    "PC.v";
    "Registers.v";
    "MUX4to1.v";
