$date
	Wed Sep 24 13:14:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module d1 $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
0#
0"
b1 !
$end
#10
b10 !
b10 $
1#
#20
b100 !
b100 $
0#
1"
#30
b1000 !
b1000 $
1#
#200
