# TSC - SystemVerilog Testing Repository for College Course

## Overview

This is a SystemVerilog testing repository aimed at providing comprehensive testbenches and testcases for verifying the functionality of hardware designs.

