
*** Running vivado
    with args -log riscv_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: link_design -top riscv_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1447 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [I:/tt/Basys-3-Master.xdc]
Finished Parsing XDC File [I:/tt/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 595.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 595.742 ; gain = 342.188
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.613 . Memory (MB): peak = 600.449 ; gain = 4.707

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23f60e8f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.859 ; gain = 560.410

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 234d54f65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.431 . Memory (MB): peak = 1254.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20cc473c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.532 . Memory (MB): peak = 1254.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fc0d5fc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.668 . Memory (MB): peak = 1254.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fc0d5fc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.953 . Memory (MB): peak = 1254.008 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15b6cc35d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1254.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15b6cc35d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1254.008 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1254.008 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15b6cc35d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1254.008 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.903 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 64
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1fe611aec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1466.379 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1fe611aec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1466.379 ; gain = 212.371

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 28fd6aaa5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.970 . Memory (MB): peak = 1466.379 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 28fd6aaa5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1466.379 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1466.379 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 28fd6aaa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1466.379 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1466.379 ; gain = 870.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1466.379 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1466.379 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1466.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'I:/tt/riscv/riscv.runs/impl_1/riscv_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
Command: report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/vivado/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file I:/tt/riscv/riscv.runs/impl_1/riscv_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1466.379 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bfe702d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1466.379 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c34724c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 181c04215

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 181c04215

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1466.379 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 181c04215

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a6616e18

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1466.379 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: af112657

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1466.379 ; gain = 0.000
Phase 2 Global Placement | Checksum: aed4555f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: aed4555f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c2362ce6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f5658416

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11b90f879

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f2ea9bd9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17e385ce0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f5368b22

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1466.379 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f5368b22

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1df772c88

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1df772c88

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1466.379 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.535. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 146c4b433

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1466.379 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 146c4b433

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 146c4b433

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 146c4b433

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1466.379 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 18e97e4dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1466.379 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18e97e4dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1466.379 ; gain = 0.000
Ending Placer Task | Checksum: 173408709

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1466.379 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1466.379 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1466.379 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1466.379 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.987 . Memory (MB): peak = 1466.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'I:/tt/riscv/riscv.runs/impl_1/riscv_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file riscv_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1466.379 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_placed.rpt -pb riscv_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1466.379 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e4c71428 ConstDB: 0 ShapeSum: 8e7972e1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a53c8262

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1466.379 ; gain = 0.000
Post Restoration Checksum: NetGraph: d998b0e2 NumContArr: cba3d180 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a53c8262

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a53c8262

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1466.379 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a53c8262

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1466.379 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 244293870

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1485.785 ; gain = 19.406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.715  | TNS=0.000  | WHS=-0.203 | THS=-117.366|

Phase 2 Router Initialization | Checksum: 1c6b5eb60

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1506.500 ; gain = 40.121

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8bee2ae4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1506.500 ; gain = 40.121

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1269
 Number of Nodes with overlaps = 221
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.179  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b039954a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1509.816 ; gain = 43.438
Phase 4 Rip-up And Reroute | Checksum: b039954a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1509.816 ; gain = 43.438

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c1faa388

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1509.816 ; gain = 43.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.259  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: c1faa388

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1509.816 ; gain = 43.438

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c1faa388

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1509.816 ; gain = 43.438
Phase 5 Delay and Skew Optimization | Checksum: c1faa388

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1509.816 ; gain = 43.438

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1163d4734

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1509.816 ; gain = 43.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.259  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11f397ff2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1509.816 ; gain = 43.438
Phase 6 Post Hold Fix | Checksum: 11f397ff2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1509.816 ; gain = 43.438

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.35829 %
  Global Horizontal Routing Utilization  = 6.38717 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f9dd0ecb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1509.816 ; gain = 43.438

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f9dd0ecb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1509.816 ; gain = 43.438

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 118d51e50

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1509.816 ; gain = 43.438

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.259  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 118d51e50

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1509.816 ; gain = 43.438
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1509.816 ; gain = 43.438

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.816 ; gain = 43.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1509.816 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1509.816 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1509.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'I:/tt/riscv/riscv.runs/impl_1/riscv_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file riscv_top_drc_routed.rpt -pb riscv_top_drc_routed.pb -rpx riscv_top_drc_routed.rpx
Command: report_drc -file riscv_top_drc_routed.rpt -pb riscv_top_drc_routed.pb -rpx riscv_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file I:/tt/riscv/riscv.runs/impl_1/riscv_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
Command: report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file I:/tt/riscv/riscv.runs/impl_1/riscv_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
Command: report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file riscv_top_route_status.rpt -pb riscv_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file riscv_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file riscv_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file riscv_top_bus_skew_routed.rpt -pb riscv_top_bus_skew_routed.pb -rpx riscv_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force riscv_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/ex_mem0/working0 is a gated clock net sourced by a combinational pin cpu0/ex_mem0/working_reg_i_1/O, cell cpu0/ex_mem0/working_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/id_ex0/ex_aluop_reg[1]_0[0] is a gated clock net sourced by a combinational pin cpu0/id_ex0/wd_o_reg[4]_i_2/O, cell cpu0/id_ex0/wd_o_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/id_ex0/ex_aluop_reg[3]_1[0] is a gated clock net sourced by a combinational pin cpu0/id_ex0/wdata_o_reg[31]_i_2/O, cell cpu0/id_ex0/wdata_o_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/id_ex0/ex_aluop_reg[3]_2[0] is a gated clock net sourced by a combinational pin cpu0/id_ex0/pc_addr_o_reg[31]_i_2/O, cell cpu0/id_ex0/pc_addr_o_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/id_ex0/ex_alusel_reg[1]_0[0] is a gated clock net sourced by a combinational pin cpu0/id_ex0/reg1_read_o_reg_i_2/O, cell cpu0/id_ex0/reg1_read_o_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/id_ex0/rst_reg_0[0] is a gated clock net sourced by a combinational pin cpu0/id_ex0/id_pc_o_reg[31]_i_2/O, cell cpu0/id_ex0/id_pc_o_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/id_ex0/rst_reg_3[0] is a gated clock net sourced by a combinational pin cpu0/id_ex0/imm_o_reg[31]_i_2/O, cell cpu0/id_ex0/imm_o_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/if_id0/id_inst_reg[5]_0[0] is a gated clock net sourced by a combinational pin cpu0/if_id0/wd_o_reg[4]_i_2__0/O, cell cpu0/if_id0/wd_o_reg[4]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/mem0/mem_req_reg_1[0] is a gated clock net sourced by a combinational pin cpu0/mem0/mmem_r_w_reg_i_2/O, cell cpu0/mem0/mmem_r_w_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/memctrl0/if_mem_reg/G0 is a gated clock net sourced by a combinational pin cpu0/memctrl0/if_mem_reg/L3_2/O, cell cpu0/memctrl0/if_mem_reg/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_0[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[0]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_10[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[26]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_11[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[30]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_12[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[32]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[32]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_13[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[34]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[34]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_14[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[38]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[38]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_15[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[40]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[40]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_16[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[42]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[42]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_17[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[46]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[46]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_18[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[48]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[48]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_19[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[50]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[50]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_1[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[2]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_20[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[54]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[54]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_21[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[56]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[56]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_22[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[58]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[58]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_23[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[62]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[62]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_24[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[64]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[64]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_25[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[66]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[66]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_26[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[70]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[70]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_27[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[72]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[72]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_28[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[74]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[74]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_29[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[78]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[78]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_2[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[6]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_30[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[80]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[80]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_31[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[82]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[82]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_32[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[86]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[86]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_33[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[88]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[88]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_34[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[90]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[90]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_35[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[94]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[94]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_36[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[96]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[96]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_37[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[98]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[98]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_38[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[102]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[102]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_39[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[104]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[104]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_3[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[8]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_40[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[106]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[106]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_41[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[110]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[110]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_42[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[112]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[112]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_43[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[114]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[114]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_48[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[1]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_49[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[3]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_4[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[10]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_50[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[7]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_51[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[9]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_52[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[11]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_53[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[15]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_54[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[17]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_55[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[19]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_56[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[23]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_57[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[25]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_58[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[27]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_59[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[31]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_5[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[14]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_60[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[33]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[33]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_61[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[35]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[35]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_62[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[39]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[39]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_63[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[41]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[41]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_64[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[43]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[43]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_65[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[47]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[47]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_66[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[49]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[49]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_67[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[51]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[51]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_68[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[55]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[55]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_69[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[57]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[57]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_6[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[16]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_70[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[59]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[59]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_71[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[63]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[63]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_72[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[65]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[65]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_73[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[67]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[67]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_74[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[71]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[71]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_75[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[73]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[73]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_76[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[75]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[75]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_77[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[79]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[79]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_78[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[81]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[81]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_79[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[83]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[83]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_7[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[18]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_80[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[87]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[87]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_81[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[89]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[89]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_82[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[91]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[91]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_83[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[95]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[95]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_84[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[97]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[97]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_85[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[99]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[99]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_86[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[103]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[103]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_87[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[105]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[105]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_88[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[107]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[107]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_89[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[111]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[111]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_8[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[22]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_90[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[113]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[113]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_91[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[115]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[115]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[1]_9[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[24]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[2]_0[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[4]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/pc_reg0/inst_cache_addr_o_reg[2]_10[0] is a gated clock net sourced by a combinational pin cpu0/pc_reg0/inst_valid_reg[84]_i_1/O, cell cpu0/pc_reg0/inst_valid_reg[84]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 127 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./riscv_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'I:/tt/riscv/riscv.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Dec  4 23:11:24 2019. For additional details about this file, please refer to the WebTalk help file at I:/vivado/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1982.781 ; gain = 426.438
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 23:11:24 2019...
