
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'yunkunliao' on host 'KiKiCoffee' (Linux_x86_64 version 5.15.0-89-generic) on Thu Dec 14 07:42:46 EST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/yunkunliao/scadet_fpga/vivado'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: source run_hls.tcl
INFO: [HLS 200-1510] Running: open_project -reset hls_prj_opt_4 
INFO: [HLS 200-10] Opening and resetting project '/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4'.
WARNING: [HLS 200-40] No /home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: set_top scadet_v5 
INFO: [HLS 200-1510] Running: add_files ../hls/scadet_v5.h 
INFO: [HLS 200-10] Adding design file '../hls/scadet_v5.h' to the project
INFO: [HLS 200-1510] Running: add_files ../hls/scadet_v5.cpp 
INFO: [HLS 200-10] Adding design file '../hls/scadet_v5.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/yunkunliao/scadet_fpga/tb/timestamp.txt 
INFO: [HLS 200-10] Adding test bench file '/home/yunkunliao/scadet_fpga/tb/timestamp.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/yunkunliao/scadet_fpga/tb/scadet_v5_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/yunkunliao/scadet_fpga/tb/scadet_v5_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -z stack-size=10485760 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../tb/scadet_v5_tb.cpp in debug mode
   Compiling ../../../../../hls/scadet_v5.cpp in debug mode
   Generating csim.exe
VictimAddr = 7f62aa625577
secId - 549
write a new tsk 0
read a new tsk 0
write a new tsk 1
read a new tsk 1
write a new tsk 2
read a new tsk 2
write a new tsk 3
read a new tsk 3
write a new tsk 4
read a new tsk 4
write a new tsk 5
read a new tsk 5
write a new tsk 6
read a new tsk 6
write a new tsk 7
read a new tsk 7
write a new tsk 8
read a new tsk 8
write a new tsk 9
read a new tsk 9
write a new tsk 10
read a new tsk 10
write a new tsk 11
read a new tsk 11
write a new tsk 12
read a new tsk 12
write a new tsk 13
read a new tsk 13
write a new tsk 14
read a new tsk 14
write a new tsk 15
read a new tsk 15
write a new tsk 16
read a new tsk 16
write a new tsk 17
read a new tsk 17
write a new tsk 18
read a new tsk 18
write a new tsk 19
read a new tsk 19
write a new tsk 20
read a new tsk 20
write a new tsk 21
read a new tsk 21
write a new tsk 22
read a new tsk 22
write a new tsk 23
read a new tsk 23
write a new tsk 24
read a new tsk 24
write a new tsk 25
read a new tsk 25
write a new tsk 26
read a new tsk 26
write a new tsk 27
read a new tsk 27
write a new tsk 28
read a new tsk 28
write a new tsk 29
read a new tsk 29
write a new tsk 30
read a new tsk 30
write a new tsk 31
read a new tsk 31
write a new tsk 32
read a new tsk 32
write a new tsk 33
read a new tsk 33
write a new tsk 34
read a new tsk 34
write a new tsk 35
read a new tsk 35
write a new tsk 36
read a new tsk 36
write a new tsk 37
read a new tsk 37
write a new tsk 38
read a new tsk 38
write a new tsk 39
read a new tsk 39
write a new tsk 40
read a new tsk 40
write a new tsk 41
read a new tsk 41
write a new tsk 42
read a new tsk 42
write a new tsk 43
read a new tsk 43
write a new tsk 44
read a new tsk 44
write a new tsk 45
read a new tsk 45
write a new tsk 46
read a new tsk 46
write a new tsk 47
read a new tsk 47
write a new tsk 48
read a new tsk 48
write a new tsk 49
read a new tsk 49
write a new tsk 50
read a new tsk 50
write a new tsk 51
read a new tsk 51
write a new tsk 52
read a new tsk 52
write a new tsk 53
read a new tsk 53
write a new tsk 54
read a new tsk 54
write a new tsk 55
read a new tsk 55
write a new tsk 56
read a new tsk 56
write a new tsk 57
read a new tsk 57
write a new tsk 58
read a new tsk 58
write a new tsk 59
read a new tsk 59
write a new tsk 60
read a new tsk 60
write a new tsk 61
read a new tsk 61
write a new tsk 62
read a new tsk 62
write a new tsk 63
read a new tsk 63
write a new tsk 64
read a new tsk 64
write a new tsk 65
read a new tsk 65
write a new tsk 66
read a new tsk 66
write a new tsk 67
read a new tsk 67
write a new tsk 68
read a new tsk 68
write a new tsk 69
read a new tsk 69
write a new tsk 70
read a new tsk 70
write a new tsk 71
read a new tsk 71
write a new tsk 72
read a new tsk 72
write a new tsk 73
read a new tsk 73
write a new tsk 74
read a new tsk 74
write a new tsk 75
read a new tsk 75
write a new tsk 76
read a new tsk 76
write a new tsk 77
read a new tsk 77
write a new tsk 78
read a new tsk 78
write a new tsk 79
read a new tsk 79
write a new tsk 80
read a new tsk 80
write a new tsk 81
read a new tsk 81
write a new tsk 82
read a new tsk 82
write a new tsk 83
read a new tsk 83
write a new tsk 84
read a new tsk 84
write a new tsk 85
read a new tsk 85
write a new tsk 86
read a new tsk 86
write a new tsk 87
read a new tsk 87
write a new tsk 88
read a new tsk 88
write a new tsk 89
read a new tsk 89
write a new tsk 90
read a new tsk 90
write a new tsk 91
read a new tsk 91
write a new tsk 92
read a new tsk 92
write a new tsk 93
read a new tsk 93
write a new tsk 94
read a new tsk 94
write a new tsk 95
read a new tsk 95
write a new tsk 96
read a new tsk 96
write a new tsk 97
read a new tsk 97
write a new tsk 98
read a new tsk 98
write a new tsk 99
read a new tsk 99
write a new tsk 100
read a new tsk 100
write a new tsk 101
read a new tsk 101
write a new tsk 102
read a new tsk 102
write a new tsk 103
read a new tsk 103
write a new tsk 104
read a new tsk 104
write a new tsk 105
read a new tsk 105
write a new tsk 106
read a new tsk 106
write a new tsk 107
read a new tsk 107
write a new tsk 108
read a new tsk 108
write a new tsk 109
read a new tsk 109
write a new tsk 110
read a new tsk 110
write a new tsk 111
read a new tsk 111
write a new tsk 112
read a new tsk 112
write a new tsk 113
read a new tsk 113
write a new tsk 114
read a new tsk 114
write a new tsk 115
read a new tsk 115
write a new tsk 116
read a new tsk 116
write a new tsk 117
read a new tsk 117
write a new tsk 118
read a new tsk 118
write a new tsk 119
read a new tsk 119
write a new tsk 120
read a new tsk 120
write a new tsk 121
read a new tsk 121
write a new tsk 122
read a new tsk 122
write a new tsk 123
read a new tsk 123
write a new tsk 124
read a new tsk 124
write a new tsk 125
read a new tsk 125
write a new tsk 126
read a new tsk 126
write a new tsk 127
read a new tsk 127
write a new tsk 128
read a new tsk 128
Find Attacker
20 is attacker!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.27 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.78 seconds; current allocated memory: -1033.656 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 459.523 MB.
INFO: [HLS 200-10] Analyzing design file '../hls/scadet_v5.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.97 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.23 seconds; current allocated memory: 462.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (../hls/scadet_v5.cpp:10:9)
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (../hls/scadet_v5.cpp:11:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_351_9' is marked as complete unroll implied by the pipeline pragma (../hls/scadet_v5.cpp:351:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_355_10' is marked as complete unroll implied by the pipeline pragma (../hls/scadet_v5.cpp:355:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_331_7' is marked as complete unroll implied by the pipeline pragma (../hls/scadet_v5.cpp:331:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_8' is marked as complete unroll implied by the pipeline pragma (../hls/scadet_v5.cpp:335:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_477_12' (../hls/scadet_v5.cpp:477:44) in function 'scadet_v5' completely with a factor of 7 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_481_13' (../hls/scadet_v5.cpp:481:44) in function 'scadet_v5' completely with a factor of 7 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_488_14' (../hls/scadet_v5.cpp:488:48) in function 'scadet_v5' completely with a factor of 7 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_362_11' (../hls/scadet_v5.cpp:362:44) in function 'scadet_v5' completely with a factor of 16 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_351_9' (../hls/scadet_v5.cpp:351:39) in function 'scadet_v5' completely with a factor of 16 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_355_10' (../hls/scadet_v5.cpp:355:40) in function 'scadet_v5' completely with a factor of 16 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_7' (../hls/scadet_v5.cpp:331:39) in function 'scadet_v5' completely with a factor of 7 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_8' (../hls/scadet_v5.cpp:335:39) in function 'scadet_v5' completely with a factor of 7 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_288_6' (../hls/scadet_v5.cpp:288:31) in function 'scadet_v5' completely with a factor of 16 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_195_2' (../hls/scadet_v5.cpp:195:31) in function 'scadet_v5' completely with a factor of 16 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_3' (../hls/scadet_v5.cpp:210:35) in function 'scadet_v5' completely with a factor of 16 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_4' (../hls/scadet_v5.cpp:219:35) in function 'scadet_v5' completely with a factor of 16 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_1' (../hls/scadet_v5.cpp:185:27) in function 'scadet_v5' completely with a factor of 16 (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9scadet_v5RN3hls6streamI7ap_uintILi96EELi0EEERNS0_IS1_ILi24EELi0EEEPS1_ILi512EES9_E8tagArray': Complete partitioning on dimension 1. (../hls/scadet_v5.cpp:104:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outStream' with compact=bit mode in 24-bits (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inStream' with compact=bit mode in 96-bits (../hls/scadet_v5.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'cntPort' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'tagPort' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'Evict_Tag_List_Loop'(../hls/scadet_v5.cpp:235:17) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../hls/scadet_v5.cpp:235:17)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'VITIS_LOOP_250_5'(../hls/scadet_v5.cpp:250:35) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../hls/scadet_v5.cpp:250:35)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'Load_Tag_List_Loop'(../hls/scadet_v5.cpp:261:13) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../hls/scadet_v5.cpp:261:13)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'Load_Cnt_List_Loop'(../hls/scadet_v5.cpp:271:13) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../hls/scadet_v5.cpp:271:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'scadet_v5(hls::stream<ap_uint<96>, 0>&, hls::stream<ap_uint<24>, 0>&, ap_uint<512>*, ap_uint<512>*)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_struct.ap_uint<24>s.1' into 'scadet_v5(hls::stream<ap_uint<96>, 0>&, hls::stream<ap_uint<24>, 0>&, ap_uint<512>*, ap_uint<512>*)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.11 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.38 seconds; current allocated memory: 464.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 464.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 485.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 502.945 MB.
INFO: [XFORM 203-510] Pipelining loop 'Search_Tag_List_Loop_For_Evict' (../hls/scadet_v5.cpp:476) in function 'scadet_v5' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sets_bitmap.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sets_bitmap.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../hls/scadet_v5.cpp:509:25) to (../hls/scadet_v5.cpp:580:25) in function 'scadet_v5'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../hls/scadet_v5.cpp:418:21) in function 'scadet_v5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../hls/scadet_v5.cpp:432:21) in function 'scadet_v5'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'scadet_v5' (../hls/scadet_v5.cpp:3:6)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 552.496 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tag_dataArray.V' (../hls/scadet_v5.cpp:268:36)
INFO: [HLS 200-472] Inferring partial write operation for 'cnt_dataArray.V' (../hls/scadet_v5.cpp:277:36)
INFO: [HLS 200-472] Inferring partial write operation for 'cnt_dataArray.V' (../hls/scadet_v5.cpp:415:67)
INFO: [HLS 200-472] Inferring partial write operation for 'cnt_dataArray.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cnt_dataArray.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'uni_dqpns_array.V' (../hls/scadet_v5.cpp:431:50)
INFO: [HLS 200-472] Inferring partial write operation for 'uni_dqpns_array.V' (../hls/scadet_v5.cpp:441:50)
INFO: [HLS 200-472] Inferring partial write operation for 'tag_dataArray.V' (../hls/scadet_v5.cpp:501:68)
INFO: [HLS 200-472] Inferring partial write operation for 'cnt_dataArray.V' (../hls/scadet_v5.cpp:550:68)
INFO: [HLS 200-472] Inferring partial write operation for 'tag_dataArray.V' (../hls/scadet_v5.cpp:576:68)
INFO: [HLS 200-472] Inferring partial write operation for 'uni_tags_array.V' (../hls/scadet_v5.cpp:579:45)
INFO: [HLS 200-472] Inferring partial write operation for 'uni_dqpns_array.V' (../hls/scadet_v5.cpp:581:50)
INFO: [HLS 200-472] Inferring partial write operation for 'tag_dataArray.V' (../hls/scadet_v5.cpp:615:47)
INFO: [HLS 200-472] Inferring partial write operation for 'cnt_dataArray.V' (../hls/scadet_v5.cpp:620:47)
INFO: [HLS 200-472] Inferring partial write operation for 'uni_tags_array.V' (../hls/scadet_v5.cpp:625:37)
INFO: [HLS 200-472] Inferring partial write operation for 'uni_dqpns_array.V' (../hls/scadet_v5.cpp:626:38)
INFO: [HLS 200-472] Inferring partial write operation for 'prev_ts_array.V' (../hls/scadet_v5.cpp:628:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 628.871 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'scadet_v5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scadet_v5_Pipeline_Evict_Tag_List_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Evict_Tag_List_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Evict_Tag_List_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 630.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 630.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scadet_v5_Pipeline_VITIS_LOOP_250_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_250_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_250_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 630.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 630.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scadet_v5_Pipeline_Load_Tag_List_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Load_Tag_List_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Load_Tag_List_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 630.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 630.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scadet_v5_Pipeline_Load_Cnt_List_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Load_Cnt_List_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Load_Cnt_List_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 631.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 631.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scadet_v5_Pipeline_Search_Tag_List_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Search_Tag_List_Loop_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1461')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'Search_Tag_List_Loop_1'
WARNING: [HLS 200-871] Estimated clock period (3.73715ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'scadet_v5_Pipeline_Search_Tag_List_Loop_1' consists of the following:	'load' operation ('__Val2__', ../hls/scadet_v5.cpp:312) on array 'tag_dataArray_V' [35]  (1.2 ns)
	'icmp' operation ('icmp_ln1065_10') [85]  (1.04 ns)
	'and' operation ('and_ln339_3', ../hls/scadet_v5.cpp:339) [86]  (0.122 ns)
	multiplexor before 'phi' operation ('__Repl2__') with incoming values : ('icmp_ln1065_11') [92]  (0.387 ns)
	'phi' operation ('__Repl2__') with incoming values : ('icmp_ln1065_11') [92]  (0 ns)
	'icmp' operation ('icmp_ln1461') [124]  (0.6 ns)
	blocking operation 0.387 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 632.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 632.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scadet_v5_Pipeline_Search_Cnt_List_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Search_Cnt_List_Loop_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1461')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'Search_Cnt_List_Loop_1'
WARNING: [HLS 200-871] Estimated clock period (3.1525ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'scadet_v5_Pipeline_Search_Cnt_List_Loop_1' consists of the following:	'load' operation ('__Val2__', ../hls/scadet_v5.cpp:350) on array 'cnt_dataArray_V' [49]  (1.2 ns)
	'icmp' operation ('icmp_ln1065_29') [121]  (0.768 ns)
	'and' operation ('__Repl2__', ../hls/scadet_v5.cpp:358) [122]  (0.122 ns)
	'icmp' operation ('icmp_ln1461') [133]  (0.676 ns)
	blocking operation 0.387 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 633.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 633.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scadet_v5_Pipeline_Search_Min_Cnt_Line_Loop_For_Evict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Search_Min_Cnt_Line_Loop_For_Evict'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Search_Min_Cnt_Line_Loop_For_Evict'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 633.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 633.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scadet_v5_Pipeline_Search_Tag_List_Loop_For_Evict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Search_Tag_List_Loop_For_Evict'.
WARNING: [HLS 200-880] The II Violation in module 'scadet_v5_Pipeline_Search_Tag_List_Loop_For_Evict' (loop 'Search_Tag_List_Loop_For_Evict'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln496', ../hls/scadet_v5.cpp:496) of constant 1 on local variable 'empty' and 'load' operation ('p_load') on local variable 'empty'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'Search_Tag_List_Loop_For_Evict'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 634.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 634.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scadet_v5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1559) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1559_2) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (3.392ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'scadet_v5' consists of the following:	'add' operation of DSP[104] ('add_ln1559') [102]  (2.4 ns)
	'mul' operation of DSP[104] ('mul_ln1559') [104]  (0.996 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 650.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 650.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scadet_v5_Pipeline_Evict_Tag_List_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scadet_v5_Pipeline_Evict_Tag_List_Loop' pipeline 'Evict_Tag_List_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Evict_Tag_List_Loop/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scadet_v5_Pipeline_Evict_Tag_List_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 650.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scadet_v5_Pipeline_VITIS_LOOP_250_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scadet_v5_Pipeline_VITIS_LOOP_250_5' pipeline 'VITIS_LOOP_250_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_VITIS_LOOP_250_5/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scadet_v5_Pipeline_VITIS_LOOP_250_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 650.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scadet_v5_Pipeline_Load_Tag_List_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scadet_v5_Pipeline_Load_Tag_List_Loop' pipeline 'Load_Tag_List_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Tag_List_Loop/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scadet_v5_Pipeline_Load_Tag_List_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 650.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scadet_v5_Pipeline_Load_Cnt_List_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scadet_v5_Pipeline_Load_Cnt_List_Loop' pipeline 'Load_Cnt_List_Loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'scadet_v5_Pipeline_Load_Cnt_List_Loop/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'scadet_v5_Pipeline_Load_Cnt_List_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 650.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scadet_v5_Pipeline_Search_Tag_List_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'scadet_v5_Pipeline_Search_Tag_List_Loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 650.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scadet_v5_Pipeline_Search_Cnt_List_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'scadet_v5_Pipeline_Search_Cnt_List_Loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 650.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scadet_v5_Pipeline_Search_Min_Cnt_Line_Loop_For_Evict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scadet_v5_Pipeline_Search_Min_Cnt_Line_Loop_For_Evict' pipeline 'Search_Min_Cnt_Line_Loop_For_Evict' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'scadet_v5_Pipeline_Search_Min_Cnt_Line_Loop_For_Evict'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 653.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scadet_v5_Pipeline_Search_Tag_List_Loop_For_Evict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scadet_v5_Pipeline_Search_Tag_List_Loop_For_Evict' pipeline 'Search_Tag_List_Loop_For_Evict' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'scadet_v5_Pipeline_Search_Tag_List_Loop_For_Evict'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 654.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scadet_v5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'scadet_v5/inStream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scadet_v5/outStream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scadet_v5/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'scadet_v5/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'scadet_v5' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'tsk_cnt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sets_bitmap_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sets_bitmap_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'validArray_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'scadet_v5_stream_stream_ap_uint_0_ap_uint_512_ap_uint_512_tagArray_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'scadet_v5_stream_stream_ap_uint_0_ap_uint_512_ap_uint_512_tagArray_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'scadet_v5_stream_stream_ap_uint_0_ap_uint_512_ap_uint_512_tagArray_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'scadet_v5_stream_stream_ap_uint_0_ap_uint_512_ap_uint_512_tagArray_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'scadet_v5_stream_stream_ap_uint_0_ap_uint_512_ap_uint_512_tagArray_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'scadet_v5_stream_stream_ap_uint_0_ap_uint_512_ap_uint_512_tagArray_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'scadet_v5_stream_stream_ap_uint_0_ap_uint_512_ap_uint_512_tagArray_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'scadet_v5_stream_stream_ap_uint_0_ap_uint_512_ap_uint_512_tagArray_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'scadet_v5_stream_stream_ap_uint_0_ap_uint_512_ap_uint_512_tagArray_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'scadet_v5_stream_stream_ap_uint_0_ap_uint_512_ap_uint_512_tagArray' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9scadet_v5RN3hls6streamI7ap_uintILi96EELi0EEERNS0_IS1_ILi24EELi0EEEPS1_ILi512_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9scadet_v5RN3hls6streamI7ap_uintILi96EELi0EEERNS0_IS1_ILi24EELi0EEEPS1_ILi512_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9scadet_v5RN3hls6streamI7ap_uintILi96EELi0EEERNS0_IS1_ILi24EELi0EEEPS1_ILi512_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9scadet_v5RN3hls6streamI7ap_uintILi96EELi0EEERNS0_IS1_ILi24EELi0EEEPS1_ILi512_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9scadet_v5RN3hls6streamI7ap_uintILi96EELi0EEERNS0_IS1_ILi24EELi0EEEPS1_ILi512_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9scadet_v5RN3hls6streamI7ap_uintILi96EELi0EEERNS0_IS1_ILi24EELi0EEEPS1_ILi512' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mruArray_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tag_dirt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt_dirt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'isEvict' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tag_valid_vec_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt_insert_idx_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt_insert_idy_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt_insert_val_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt_valid_vec_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'evict_idy_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dqpn_hit_idx_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dqpn_hit_idy_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dqpn_hit_cnt_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt_evict_line_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tags_evict_idx_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tags_evict_idy_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt_insert_line_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tags_insert_line_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tags_beat_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt_beat_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_10ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_5ns_15_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scadet_v5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 668.160 MB.
INFO: [RTMG 210-278] Implementing memory 'scadet_v5_prev_ts_array_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'scadet_v5_uni_tags_array_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'scadet_v5_tag_dataArray_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'scadet_v5_cnt_dataArray_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.39 seconds; current allocated memory: 694.707 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 698.391 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for scadet_v5.
INFO: [VLOG 209-307] Generating Verilog RTL for scadet_v5.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 267.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.4 seconds. CPU system time: 0.68 seconds. Elapsed time: 16.09 seconds; current allocated memory: 238.969 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -enable_dataflow_profiling -ldflags -z stack-size=10485760 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling scadet_v5_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_scadet_v5_util.cpp
   Compiling apatb_scadet_v5.cpp
   Compiling scadet_v5.cpp_pre.cpp.tb.cpp
   Compiling apatb_scadet_v5_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
VictimAddr = 7f62aa625577
secId - 549
write a new tsk 0
read a new tsk 0
write a new tsk 1
read a new tsk 1
write a new tsk 2
read a new tsk 2
write a new tsk 3
read a new tsk 3
write a new tsk 4
read a new tsk 4
write a new tsk 5
read a new tsk 5
write a new tsk 6
read a new tsk 6
write a new tsk 7
read a new tsk 7
write a new tsk 8
read a new tsk 8
write a new tsk 9
read a new tsk 9
write a new tsk 10
read a new tsk 10
write a new tsk 11
read a new tsk 11
write a new tsk 12
read a new tsk 12
write a new tsk 13
read a new tsk 13
write a new tsk 14
read a new tsk 14
write a new tsk 15
read a new tsk 15
write a new tsk 16
read a new tsk 16
write a new tsk 17
read a new tsk 17
write a new tsk 18
read a new tsk 18
write a new tsk 19
read a new tsk 19
write a new tsk 20
read a new tsk 20
write a new tsk 21
read a new tsk 21
write a new tsk 22
read a new tsk 22
write a new tsk 23
read a new tsk 23
write a new tsk 24
read a new tsk 24
write a new tsk 25
read a new tsk 25
write a new tsk 26
read a new tsk 26
write a new tsk 27
read a new tsk 27
write a new tsk 28
read a new tsk 28
write a new tsk 29
read a new tsk 29
write a new tsk 30
read a new tsk 30
write a new tsk 31
read a new tsk 31
write a new tsk 32
read a new tsk 32
write a new tsk 33
read a new tsk 33
write a new tsk 34
read a new tsk 34
write a new tsk 35
read a new tsk 35
write a new tsk 36
read a new tsk 36
write a new tsk 37
read a new tsk 37
write a new tsk 38
read a new tsk 38
write a new tsk 39
read a new tsk 39
write a new tsk 40
read a new tsk 40
write a new tsk 41
read a new tsk 41
write a new tsk 42
read a new tsk 42
write a new tsk 43
read a new tsk 43
write a new tsk 44
read a new tsk 44
write a new tsk 45
read a new tsk 45
write a new tsk 46
read a new tsk 46
write a new tsk 47
read a new tsk 47
write a new tsk 48
read a new tsk 48
write a new tsk 49
read a new tsk 49
write a new tsk 50
read a new tsk 50
write a new tsk 51
read a new tsk 51
write a new tsk 52
read a new tsk 52
write a new tsk 53
read a new tsk 53
write a new tsk 54
read a new tsk 54
write a new tsk 55
read a new tsk 55
write a new tsk 56
read a new tsk 56
write a new tsk 57
read a new tsk 57
write a new tsk 58
read a new tsk 58
write a new tsk 59
read a new tsk 59
write a new tsk 60
read a new tsk 60
write a new tsk 61
read a new tsk 61
write a new tsk 62
read a new tsk 62
write a new tsk 63
read a new tsk 63
write a new tsk 64
read a new tsk 64
write a new tsk 65
read a new tsk 65
write a new tsk 66
read a new tsk 66
write a new tsk 67
read a new tsk 67
write a new tsk 68
read a new tsk 68
write a new tsk 69
read a new tsk 69
write a new tsk 70
read a new tsk 70
write a new tsk 71
read a new tsk 71
write a new tsk 72
read a new tsk 72
write a new tsk 73
read a new tsk 73
write a new tsk 74
read a new tsk 74
write a new tsk 75
read a new tsk 75
write a new tsk 76
read a new tsk 76
write a new tsk 77
read a new tsk 77
write a new tsk 78
read a new tsk 78
write a new tsk 79
read a new tsk 79
write a new tsk 80
read a new tsk 80
write a new tsk 81
read a new tsk 81
write a new tsk 82
read a new tsk 82
write a new tsk 83
read a new tsk 83
write a new tsk 84
read a new tsk 84
write a new tsk 85
read a new tsk 85
write a new tsk 86
read a new tsk 86
write a new tsk 87
read a new tsk 87
write a new tsk 88
read a new tsk 88
write a new tsk 89
read a new tsk 89
write a new tsk 90
read a new tsk 90
write a new tsk 91
read a new tsk 91
write a new tsk 92
read a new tsk 92
write a new tsk 93
read a new tsk 93
write a new tsk 94
read a new tsk 94
write a new tsk 95
read a new tsk 95
write a new tsk 96
read a new tsk 96
write a new tsk 97
read a new tsk 97
write a new tsk 98
read a new tsk 98
write a new tsk 99
read a new tsk 99
write a new tsk 100
read a new tsk 100
write a new tsk 101
read a new tsk 101
write a new tsk 102
read a new tsk 102
write a new tsk 103
read a new tsk 103
write a new tsk 104
read a new tsk 104
write a new tsk 105
read a new tsk 105
write a new tsk 106
read a new tsk 106
write a new tsk 107
read a new tsk 107
write a new tsk 108
read a new tsk 108
write a new tsk 109
read a new tsk 109
write a new tsk 110
read a new tsk 110
write a new tsk 111
read a new tsk 111
write a new tsk 112
read a new tsk 112
write a new tsk 113
read a new tsk 113
write a new tsk 114
read a new tsk 114
write a new tsk 115
read a new tsk 115
write a new tsk 116
read a new tsk 116
write a new tsk 117
read a new tsk 117
write a new tsk 118
read a new tsk 118
write a new tsk 119
read a new tsk 119
write a new tsk 120
read a new tsk 120
write a new tsk 121
read a new tsk 121
write a new tsk 122
read a new tsk 122
write a new tsk 123
read a new tsk 123
write a new tsk 124
read a new tsk 124
write a new tsk 125
read a new tsk 125
write a new tsk 126
read a new tsk 126
write a new tsk 127
read a new tsk 127
write a new tsk 128
read a new tsk 128
Find Attacker
20 is attacker!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_scadet_v5_top glbl -Oenable_linking_all_libraries -prj scadet_v5.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s scadet_v5 -debug wave 
Multi-threading is on. Using 10 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/AESL_autofifo_outStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_outStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_prev_ts_array_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_prev_ts_array_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_scadet_v5_Pipeline_VITIS_LOOP_250_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_scadet_v5_Pipeline_VITIS_LOOP_250_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_scadet_v5_Pipeline_Search_Tag_List_Loop_For_Evict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_scadet_v5_Pipeline_Search_Tag_List_Loop_For_Evict
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_scadet_v5_Pipeline_Search_Tag_List_Loop_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_scadet_v5_Pipeline_Search_Tag_List_Loop_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_scadet_v5_Pipeline_Load_Cnt_List_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_scadet_v5_Pipeline_Load_Cnt_List_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_mul_4ns_6ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_mul_4ns_6ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_scadet_v5_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_tag_dataArray_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_tag_dataArray_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem1_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_cnt_dataArray_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_cnt_dataArray_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_scadet_v5_Pipeline_Load_Tag_List_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_scadet_v5_Pipeline_Load_Tag_List_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_scadet_v5_Pipeline_Evict_Tag_List_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_scadet_v5_Pipeline_Evict_Tag_List_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_am_addmul_8ns_3ns_10ns_19_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module scadet_v5_am_addmul_8ns_3ns_10ns_19_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module scadet_v5_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_scadet_v5_Pipeline_Search_Cnt_List_Loop_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_scadet_v5_Pipeline_Search_Cnt_List_Loop_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_scadet_v5_Pipeline_Search_Min_Cnt_Line_Loop_For_Evict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_scadet_v5_Pipeline_Search_Min_Cnt_Line_Loop_For_Evict
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_uni_tags_array_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_uni_tags_array_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/AESL_autofifo_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_inStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5_mul_mul_10ns_5ns_15_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scadet_v5_mul_mul_10ns_5ns_15_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module scadet_v5_mul_mul_10ns_5ns_15_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.scadet_v5_prev_ts_array_V_RAM_AU...
Compiling module xil_defaultlib.scadet_v5_uni_tags_array_V_RAM_A...
Compiling module xil_defaultlib.scadet_v5_tag_dataArray_V_RAM_AU...
Compiling module xil_defaultlib.scadet_v5_cnt_dataArray_V_RAM_AU...
Compiling module xil_defaultlib.scadet_v5_flow_control_loop_pipe...
Compiling module xil_defaultlib.scadet_v5_scadet_v5_Pipeline_Evi...
Compiling module xil_defaultlib.scadet_v5_scadet_v5_Pipeline_VIT...
Compiling module xil_defaultlib.scadet_v5_scadet_v5_Pipeline_Loa...
Compiling module xil_defaultlib.scadet_v5_scadet_v5_Pipeline_Loa...
Compiling module xil_defaultlib.scadet_v5_scadet_v5_Pipeline_Sea...
Compiling module xil_defaultlib.scadet_v5_scadet_v5_Pipeline_Sea...
Compiling module xil_defaultlib.scadet_v5_scadet_v5_Pipeline_Sea...
Compiling module xil_defaultlib.scadet_v5_scadet_v5_Pipeline_Sea...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_store(C_TA...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_load(C_TAR...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_reg_slice(...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_reg_slice(...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_throttle(C...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_reg_slice(...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_write(CONS...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_reg_slice(...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi_read(C_USE...
Compiling module xil_defaultlib.scadet_v5_gmem0_m_axi(CONSERVATI...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_store(C_TA...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_mem(MEM_ST...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_fifo(MEM_S...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_load(C_TAR...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_reg_slice(...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_reg_slice(...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_srl(DATA_W...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_fifo(DATA_...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_throttle(C...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_reg_slice(...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_write(CONS...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_reg_slice(...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi_read(C_USE...
Compiling module xil_defaultlib.scadet_v5_gmem1_m_axi(CONSERVATI...
Compiling module xil_defaultlib.scadet_v5_mul_4ns_6ns_9_1_1(NUM_...
Compiling module xil_defaultlib.scadet_v5_mul_mul_10ns_5ns_15_4_...
Compiling module xil_defaultlib.scadet_v5_mul_mul_10ns_5ns_15_4_...
Compiling module xil_defaultlib.scadet_v5_am_addmul_8ns_3ns_10ns...
Compiling module xil_defaultlib.scadet_v5_am_addmul_8ns_3ns_10ns...
Compiling module xil_defaultlib.scadet_v5
Compiling module xil_defaultlib.AESL_autofifo_inStream
Compiling module xil_defaultlib.AESL_autofifo_outStream
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=156)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_scadet_v5_top
Compiling module work.glbl
Built simulation snapshot scadet_v5

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/scadet_v5/xsim_script.tcl
# xsim {scadet_v5} -view {{scadet_v5_dataflow_ana.wcfg}} -tclbatch {scadet_v5.tcl} -protoinst {scadet_v5.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file scadet_v5.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_scadet_v5_top/AESL_inst_scadet_v5//AESL_inst_scadet_v5_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_scadet_v5_top/AESL_inst_scadet_v5/grp_scadet_v5_Pipeline_Evict_Tag_List_Loop_fu_1425/grp_scadet_v5_Pipeline_Evict_Tag_List_Loop_fu_1425_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_scadet_v5_top/AESL_inst_scadet_v5/grp_scadet_v5_Pipeline_Load_Cnt_List_Loop_fu_1458/grp_scadet_v5_Pipeline_Load_Cnt_List_Loop_fu_1458_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_scadet_v5_top/AESL_inst_scadet_v5/grp_scadet_v5_Pipeline_Load_Tag_List_Loop_fu_1447/grp_scadet_v5_Pipeline_Load_Tag_List_Loop_fu_1447_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_scadet_v5_top/AESL_inst_scadet_v5/grp_scadet_v5_Pipeline_Search_Cnt_List_Loop_1_fu_1483/grp_scadet_v5_Pipeline_Search_Cnt_List_Loop_1_fu_1483_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_scadet_v5_top/AESL_inst_scadet_v5/grp_scadet_v5_Pipeline_Search_Min_Cnt_Line_Loop_For_Evict_fu_1514/grp_scadet_v5_Pipeline_Search_Min_Cnt_Line_Loop_For_Evict_fu_1514_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_scadet_v5_top/AESL_inst_scadet_v5/grp_scadet_v5_Pipeline_Search_Tag_List_Loop_1_fu_1469/grp_scadet_v5_Pipeline_Search_Tag_List_Loop_1_fu_1469_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_scadet_v5_top/AESL_inst_scadet_v5/grp_scadet_v5_Pipeline_Search_Tag_List_Loop_For_Evict_fu_1536/grp_scadet_v5_Pipeline_Search_Tag_List_Loop_For_Evict_fu_1536_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_scadet_v5_top/AESL_inst_scadet_v5/grp_scadet_v5_Pipeline_VITIS_LOOP_250_5_fu_1436/grp_scadet_v5_Pipeline_VITIS_LOOP_250_5_fu_1436_activity
Time resolution is 1 ps
open_wave_config scadet_v5_dataflow_ana.wcfg
source scadet_v5.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $return_group]
## set wdata_group [add_wave_group "Write Channel" -into $return_group]
## set ctrl_group [add_wave_group "Handshakes" -into $return_group]
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_BUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_BID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_BRESP -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_RRESP -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_RUSER -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_RID -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_RDATA -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARID -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_WUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_WID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_WDATA -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem1_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_BUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_BID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_BRESP -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_RRESP -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_RUSER -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_RID -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_RDATA -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARID -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_WUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_WID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_WDATA -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/m_axi_gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(fifo) -into $coutputgroup]
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/outStream_write -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/outStream_full_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/outStream_din -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(fifo) -into $cinputgroup]
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/inStream_read -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/inStream_empty_n -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/inStream_dout -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/ap_start -into $blocksiggroup
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/ap_done -into $blocksiggroup
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/ap_idle -into $blocksiggroup
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_scadet_v5_top/AESL_inst_scadet_v5/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_scadet_v5_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_scadet_v5_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_scadet_v5_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_scadet_v5_top/LENGTH_inStream -into $tb_portdepth_group -radix hex
## add_wave /apatb_scadet_v5_top/LENGTH_outStream -into $tb_portdepth_group -radix hex
## add_wave /apatb_scadet_v5_top/LENGTH_gmem0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_scadet_v5_top/LENGTH_gmem1 -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_return_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_return_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_return_group]
## add_wave /apatb_scadet_v5_top/gmem1_BUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_BID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_BRESP -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_RRESP -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_RUSER -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_RID -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_RDATA -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARID -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_WUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_WID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_WDATA -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem1_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_BUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_BID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_BRESP -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_RRESP -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_RUSER -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_RID -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_RDATA -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARID -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_WUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_WID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_WDATA -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWID -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(fifo) -into $tbcoutputgroup]
## add_wave /apatb_scadet_v5_top/outStream_write -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/outStream_full_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/outStream_din -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(fifo) -into $tbcinputgroup]
## add_wave /apatb_scadet_v5_top/inStream_read -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/inStream_empty_n -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_scadet_v5_top/inStream_dout -into $tb_return_group -radix hex
## save_wave_config scadet_v5.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 129 [n/a] @ "110000"
// RTL Simulation : 1 / 129 [n/a] @ "170000"
// RTL Simulation : 2 / 129 [n/a] @ "290000"
// RTL Simulation : 3 / 129 [n/a] @ "410000"
// RTL Simulation : 4 / 129 [n/a] @ "530000"
// RTL Simulation : 5 / 129 [n/a] @ "650000"
// RTL Simulation : 6 / 129 [n/a] @ "770000"
// RTL Simulation : 7 / 129 [n/a] @ "890000"
// RTL Simulation : 8 / 129 [n/a] @ "1010000"
// RTL Simulation : 9 / 129 [n/a] @ "1138000"
// RTL Simulation : 10 / 129 [n/a] @ "1266000"
// RTL Simulation : 11 / 129 [n/a] @ "1394000"
// RTL Simulation : 12 / 129 [n/a] @ "1522000"
// RTL Simulation : 13 / 129 [n/a] @ "1650000"
// RTL Simulation : 14 / 129 [n/a] @ "1778000"
// RTL Simulation : 15 / 129 [n/a] @ "1906000"
// RTL Simulation : 16 / 129 [n/a] @ "2042000"
// RTL Simulation : 17 / 129 [n/a] @ "2178000"
// RTL Simulation : 18 / 129 [n/a] @ "2314000"
// RTL Simulation : 19 / 129 [n/a] @ "2450000"
// RTL Simulation : 20 / 129 [n/a] @ "2586000"
// RTL Simulation : 21 / 129 [n/a] @ "2722000"
// RTL Simulation : 22 / 129 [n/a] @ "2858000"
// RTL Simulation : 23 / 129 [n/a] @ "3002000"
// RTL Simulation : 24 / 129 [n/a] @ "3146000"
// RTL Simulation : 25 / 129 [n/a] @ "3290000"
// RTL Simulation : 26 / 129 [n/a] @ "3434000"
// RTL Simulation : 27 / 129 [n/a] @ "3578000"
// RTL Simulation : 28 / 129 [n/a] @ "3722000"
// RTL Simulation : 29 / 129 [n/a] @ "3866000"
// RTL Simulation : 30 / 129 [n/a] @ "4018000"
// RTL Simulation : 31 / 129 [n/a] @ "4170000"
// RTL Simulation : 32 / 129 [n/a] @ "4322000"
// RTL Simulation : 33 / 129 [n/a] @ "4474000"
// RTL Simulation : 34 / 129 [n/a] @ "4626000"
// RTL Simulation : 35 / 129 [n/a] @ "4778000"
// RTL Simulation : 36 / 129 [n/a] @ "4930000"
// RTL Simulation : 37 / 129 [n/a] @ "5090000"
// RTL Simulation : 38 / 129 [n/a] @ "5250000"
// RTL Simulation : 39 / 129 [n/a] @ "5410000"
// RTL Simulation : 40 / 129 [n/a] @ "5570000"
// RTL Simulation : 41 / 129 [n/a] @ "5730000"
// RTL Simulation : 42 / 129 [n/a] @ "5890000"
// RTL Simulation : 43 / 129 [n/a] @ "6050000"
// RTL Simulation : 44 / 129 [n/a] @ "6218000"
// RTL Simulation : 45 / 129 [n/a] @ "6386000"
// RTL Simulation : 46 / 129 [n/a] @ "6554000"
// RTL Simulation : 47 / 129 [n/a] @ "6722000"
// RTL Simulation : 48 / 129 [n/a] @ "6890000"
// RTL Simulation : 49 / 129 [n/a] @ "7058000"
// RTL Simulation : 50 / 129 [n/a] @ "7226000"
// RTL Simulation : 51 / 129 [n/a] @ "7402000"
// RTL Simulation : 52 / 129 [n/a] @ "7578000"
// RTL Simulation : 53 / 129 [n/a] @ "7754000"
// RTL Simulation : 54 / 129 [n/a] @ "7930000"
// RTL Simulation : 55 / 129 [n/a] @ "8106000"
// RTL Simulation : 56 / 129 [n/a] @ "8282000"
// RTL Simulation : 57 / 129 [n/a] @ "8458000"
// RTL Simulation : 58 / 129 [n/a] @ "8642000"
// RTL Simulation : 59 / 129 [n/a] @ "8826000"
// RTL Simulation : 60 / 129 [n/a] @ "9010000"
// RTL Simulation : 61 / 129 [n/a] @ "9194000"
// RTL Simulation : 62 / 129 [n/a] @ "9378000"
// RTL Simulation : 63 / 129 [n/a] @ "9562000"
// RTL Simulation : 64 / 129 [n/a] @ "9746000"
// RTL Simulation : 65 / 129 [n/a] @ "9938000"
// RTL Simulation : 66 / 129 [n/a] @ "10130000"
// RTL Simulation : 67 / 129 [n/a] @ "10322000"
// RTL Simulation : 68 / 129 [n/a] @ "10514000"
// RTL Simulation : 69 / 129 [n/a] @ "10706000"
// RTL Simulation : 70 / 129 [n/a] @ "10898000"
// RTL Simulation : 71 / 129 [n/a] @ "11090000"
// RTL Simulation : 72 / 129 [n/a] @ "11290000"
// RTL Simulation : 73 / 129 [n/a] @ "11490000"
// RTL Simulation : 74 / 129 [n/a] @ "11690000"
// RTL Simulation : 75 / 129 [n/a] @ "11890000"
// RTL Simulation : 76 / 129 [n/a] @ "12090000"
// RTL Simulation : 77 / 129 [n/a] @ "12290000"
// RTL Simulation : 78 / 129 [n/a] @ "12490000"
// RTL Simulation : 79 / 129 [n/a] @ "12698000"
// RTL Simulation : 80 / 129 [n/a] @ "12906000"
// RTL Simulation : 81 / 129 [n/a] @ "13114000"
// RTL Simulation : 82 / 129 [n/a] @ "13322000"
// RTL Simulation : 83 / 129 [n/a] @ "13530000"
// RTL Simulation : 84 / 129 [n/a] @ "13738000"
// RTL Simulation : 85 / 129 [n/a] @ "13946000"
// RTL Simulation : 86 / 129 [n/a] @ "14162000"
// RTL Simulation : 87 / 129 [n/a] @ "14378000"
// RTL Simulation : 88 / 129 [n/a] @ "14594000"
// RTL Simulation : 89 / 129 [n/a] @ "14810000"
// RTL Simulation : 90 / 129 [n/a] @ "15026000"
// RTL Simulation : 91 / 129 [n/a] @ "15242000"
// RTL Simulation : 92 / 129 [n/a] @ "15458000"
// RTL Simulation : 93 / 129 [n/a] @ "15682000"
// RTL Simulation : 94 / 129 [n/a] @ "15906000"
// RTL Simulation : 95 / 129 [n/a] @ "16130000"
// RTL Simulation : 96 / 129 [n/a] @ "16354000"
// RTL Simulation : 97 / 129 [n/a] @ "16578000"
// RTL Simulation : 98 / 129 [n/a] @ "16802000"
// RTL Simulation : 99 / 129 [n/a] @ "17026000"
// RTL Simulation : 100 / 129 [n/a] @ "17258000"
// RTL Simulation : 101 / 129 [n/a] @ "17490000"
// RTL Simulation : 102 / 129 [n/a] @ "17722000"
// RTL Simulation : 103 / 129 [n/a] @ "17954000"
// RTL Simulation : 104 / 129 [n/a] @ "18186000"
// RTL Simulation : 105 / 129 [n/a] @ "18418000"
// RTL Simulation : 106 / 129 [n/a] @ "18650000"
// RTL Simulation : 107 / 129 [n/a] @ "18890000"
// RTL Simulation : 108 / 129 [n/a] @ "19130000"
// RTL Simulation : 109 / 129 [n/a] @ "19370000"
// RTL Simulation : 110 / 129 [n/a] @ "19610000"
// RTL Simulation : 111 / 129 [n/a] @ "19850000"
// RTL Simulation : 112 / 129 [n/a] @ "20090000"
// RTL Simulation : 113 / 129 [n/a] @ "20330000"
// RTL Simulation : 114 / 129 [n/a] @ "20578000"
// RTL Simulation : 115 / 129 [n/a] @ "20826000"
// RTL Simulation : 116 / 129 [n/a] @ "21074000"
// RTL Simulation : 117 / 129 [n/a] @ "21322000"
// RTL Simulation : 118 / 129 [n/a] @ "21570000"
// RTL Simulation : 119 / 129 [n/a] @ "21818000"
// RTL Simulation : 120 / 129 [n/a] @ "22066000"
// RTL Simulation : 121 / 129 [n/a] @ "22322000"
// RTL Simulation : 122 / 129 [n/a] @ "22578000"
// RTL Simulation : 123 / 129 [n/a] @ "22834000"
// RTL Simulation : 124 / 129 [n/a] @ "23090000"
// RTL Simulation : 125 / 129 [n/a] @ "23346000"
// RTL Simulation : 126 / 129 [n/a] @ "23602000"
// RTL Simulation : 127 / 129 [n/a] @ "23858000"
// RTL Simulation : 128 / 129 [n/a] @ "24122000"
// RTL Simulation : 129 / 129 [n/a] @ "24166000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 24190 ns : File "/home/yunkunliao/scadet_fpga/vivado/hls_prj_opt_4/solution1/sim/verilog/scadet_v5.autotb.v" Line 574
run: Time (s): cpu = 00:05:46 ; elapsed = 00:05:46 . Memory (MB): peak = 3459.387 ; gain = 0.000 ; free physical = 33272 ; free virtual = 59441
## quit
INFO: xsimkernel Simulation Memory Usage: 146612 KB (Peak: 184296 KB), Simulation CPU Usage: 84750 ms
INFO: [Common 17-206] Exiting xsim at Thu Dec 14 07:49:09 2023...
INFO: [COSIM 212-316] Starting C post checking ...
VictimAddr = 7f62aa625577
secId - 549
write a new tsk 0
write a new tsk 1
write a new tsk 2
write a new tsk 3
write a new tsk 4
write a new tsk 5
write a new tsk 6
write a new tsk 7
write a new tsk 8
write a new tsk 9
write a new tsk 10
write a new tsk 11
write a new tsk 12
write a new tsk 13
write a new tsk 14
write a new tsk 15
write a new tsk 16
write a new tsk 17
write a new tsk 18
write a new tsk 19
write a new tsk 20
write a new tsk 21
write a new tsk 22
write a new tsk 23
write a new tsk 24
write a new tsk 25
write a new tsk 26
write a new tsk 27
write a new tsk 28
write a new tsk 29
write a new tsk 30
write a new tsk 31
write a new tsk 32
write a new tsk 33
write a new tsk 34
write a new tsk 35
write a new tsk 36
write a new tsk 37
write a new tsk 38
write a new tsk 39
write a new tsk 40
write a new tsk 41
write a new tsk 42
write a new tsk 43
write a new tsk 44
write a new tsk 45
write a new tsk 46
write a new tsk 47
write a new tsk 48
write a new tsk 49
write a new tsk 50
write a new tsk 51
write a new tsk 52
write a new tsk 53
write a new tsk 54
write a new tsk 55
write a new tsk 56
write a new tsk 57
write a new tsk 58
write a new tsk 59
write a new tsk 60
write a new tsk 61
write a new tsk 62
write a new tsk 63
write a new tsk 64
write a new tsk 65
write a new tsk 66
write a new tsk 67
write a new tsk 68
write a new tsk 69
write a new tsk 70
write a new tsk 71
write a new tsk 72
write a new tsk 73
write a new tsk 74
write a new tsk 75
write a new tsk 76
write a new tsk 77
write a new tsk 78
write a new tsk 79
write a new tsk 80
write a new tsk 81
write a new tsk 82
write a new tsk 83
write a new tsk 84
write a new tsk 85
write a new tsk 86
write a new tsk 87
write a new tsk 88
write a new tsk 89
write a new tsk 90
write a new tsk 91
write a new tsk 92
write a new tsk 93
write a new tsk 94
write a new tsk 95
write a new tsk 96
write a new tsk 97
write a new tsk 98
write a new tsk 99
write a new tsk 100
write a new tsk 101
write a new tsk 102
write a new tsk 103
write a new tsk 104
write a new tsk 105
write a new tsk 106
write a new tsk 107
write a new tsk 108
write a new tsk 109
write a new tsk 110
write a new tsk 111
write a new tsk 112
write a new tsk 113
write a new tsk 114
write a new tsk 115
write a new tsk 116
write a new tsk 117
write a new tsk 118
write a new tsk 119
write a new tsk 120
write a new tsk 121
write a new tsk 122
write a new tsk 123
write a new tsk 124
write a new tsk 125
write a new tsk 126
write a new tsk 127
write a new tsk 128
20 is attacker!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 454.54 seconds. CPU system time: 2.45 seconds. Elapsed time: 364.08 seconds; current allocated memory: 10.434 MB.
INFO: [HLS 200-112] Total CPU user time: 474.72 seconds. Total CPU system time: 3.92 seconds. Total elapsed time: 384.13 seconds; peak allocated memory: 708.926 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Dec 14 07:49:10 2023...
