{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727747959711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727747959711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 19:59:19 2024 " "Processing started: Mon Sep 30 19:59:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727747959711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727747959711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727747959711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727747960466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727747960466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tictactoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tictactoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_TicTacToe " "Found entity 1: FSM_TicTacToe" {  } { { "FSM_TicTacToe.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/FSM_TicTacToe.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727747970980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727747970980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tictactoe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tictactoe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_TicTacToe_Tb " "Found entity 1: FSM_TicTacToe_Tb" {  } { { "FSM_TicTacToe_Tb.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/FSM_TicTacToe_Tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727747970983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727747970983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victoryconditions.sv 1 1 " "Found 1 design units, including 1 entities, in source file victoryconditions.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VictoryConditions " "Found entity 1: VictoryConditions" {  } { { "VictoryConditions.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/VictoryConditions.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727747971000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727747971000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file inputcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InputController " "Found entity 1: InputController" {  } { { "InputController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/InputController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727747971012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727747971012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdowntimer.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdowntimer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CountdownTimer " "Found entity 1: CountdownTimer" {  } { { "CountdownTimer.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/CountdownTimer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727747971015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727747971015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randommovegenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file randommovegenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomMoveGenerator " "Found entity 1: RandomMoveGenerator" {  } { { "RandomMoveGenerator.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/RandomMoveGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727747971019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727747971019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/BinaryToBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727747971022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727747971022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdFPGA " "Found entity 1: bcdFPGA" {  } { { "bcdFPGA.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/bcdFPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727747971025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727747971025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_TicTacToe " "Elaborating entity \"FSM_TicTacToe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727747971106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VictoryConditions VictoryConditions:vc " "Elaborating entity \"VictoryConditions\" for hierarchy \"VictoryConditions:vc\"" {  } { { "FSM_TicTacToe.sv" "vc" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/FSM_TicTacToe.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727747971130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputController InputController:ic " "Elaborating entity \"InputController\" for hierarchy \"InputController:ic\"" {  } { { "FSM_TicTacToe.sv" "ic" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/FSM_TicTacToe.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727747971148 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cells InputController.sv(10) " "Verilog HDL Always Construct warning at InputController.sv(10): inferring latch(es) for variable \"Cells\", which holds its previous value in one or more paths through the always construct" {  } { { "InputController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/InputController.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1727747971179 "|FSM_TicTacToe|InputController:ic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cells\[9\] InputController.sv(10) " "Inferred latch for \"Cells\[9\]\" at InputController.sv(10)" {  } { { "InputController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/InputController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727747971179 "|FSM_TicTacToe|InputController:ic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cells\[10\] InputController.sv(10) " "Inferred latch for \"Cells\[10\]\" at InputController.sv(10)" {  } { { "InputController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/InputController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727747971179 "|FSM_TicTacToe|InputController:ic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cells\[11\] InputController.sv(10) " "Inferred latch for \"Cells\[11\]\" at InputController.sv(10)" {  } { { "InputController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/InputController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727747971179 "|FSM_TicTacToe|InputController:ic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cells\[12\] InputController.sv(10) " "Inferred latch for \"Cells\[12\]\" at InputController.sv(10)" {  } { { "InputController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/InputController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727747971180 "|FSM_TicTacToe|InputController:ic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cells\[13\] InputController.sv(10) " "Inferred latch for \"Cells\[13\]\" at InputController.sv(10)" {  } { { "InputController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/InputController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727747971180 "|FSM_TicTacToe|InputController:ic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cells\[14\] InputController.sv(10) " "Inferred latch for \"Cells\[14\]\" at InputController.sv(10)" {  } { { "InputController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/InputController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727747971180 "|FSM_TicTacToe|InputController:ic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cells\[15\] InputController.sv(10) " "Inferred latch for \"Cells\[15\]\" at InputController.sv(10)" {  } { { "InputController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/InputController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727747971180 "|FSM_TicTacToe|InputController:ic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cells\[16\] InputController.sv(10) " "Inferred latch for \"Cells\[16\]\" at InputController.sv(10)" {  } { { "InputController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/InputController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727747971180 "|FSM_TicTacToe|InputController:ic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cells\[17\] InputController.sv(10) " "Inferred latch for \"Cells\[17\]\" at InputController.sv(10)" {  } { { "InputController.sv" "" { Text "C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/InputController.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1727747971180 "|FSM_TicTacToe|InputController:ic"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727747971315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 19:59:31 2024 " "Processing ended: Mon Sep 30 19:59:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727747971315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727747971315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727747971315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727747971315 ""}
