Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 28 08:27:34 2026
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.763        0.000                      0                   70        0.188        0.000                      0                   70        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.763        0.000                      0                   70        0.188        0.000                      0                   70        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 btn_deb/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.828ns (22.092%)  route 2.920ns (77.908%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  btn_deb/ctr_reg[7]/Q
                         net (fo=2, routed)           0.692     6.468    btn_deb/ctr_reg[7]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  btn_deb/ctr[0]_i_6/O
                         net (fo=1, routed)           0.871     7.463    btn_deb/ctr[0]_i_6_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  btn_deb/ctr[0]_i_3/O
                         net (fo=2, routed)           0.561     8.147    btn_deb/ctr[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.124     8.271 r  btn_deb/ctr[0]_i_1/O
                         net (fo=17, routed)          0.796     9.068    btn_deb/ctr[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.597    15.020    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[10]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.429    14.830    btn_deb/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 btn_deb/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.828ns (22.092%)  route 2.920ns (77.908%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  btn_deb/ctr_reg[7]/Q
                         net (fo=2, routed)           0.692     6.468    btn_deb/ctr_reg[7]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  btn_deb/ctr[0]_i_6/O
                         net (fo=1, routed)           0.871     7.463    btn_deb/ctr[0]_i_6_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  btn_deb/ctr[0]_i_3/O
                         net (fo=2, routed)           0.561     8.147    btn_deb/ctr[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.124     8.271 r  btn_deb/ctr[0]_i_1/O
                         net (fo=17, routed)          0.796     9.068    btn_deb/ctr[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.597    15.020    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[11]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.429    14.830    btn_deb/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 btn_deb/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.828ns (22.092%)  route 2.920ns (77.908%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  btn_deb/ctr_reg[7]/Q
                         net (fo=2, routed)           0.692     6.468    btn_deb/ctr_reg[7]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  btn_deb/ctr[0]_i_6/O
                         net (fo=1, routed)           0.871     7.463    btn_deb/ctr[0]_i_6_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  btn_deb/ctr[0]_i_3/O
                         net (fo=2, routed)           0.561     8.147    btn_deb/ctr[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.124     8.271 r  btn_deb/ctr[0]_i_1/O
                         net (fo=17, routed)          0.796     9.068    btn_deb/ctr[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.597    15.020    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[8]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.429    14.830    btn_deb/ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 btn_deb/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.828ns (22.092%)  route 2.920ns (77.908%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  btn_deb/ctr_reg[7]/Q
                         net (fo=2, routed)           0.692     6.468    btn_deb/ctr_reg[7]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  btn_deb/ctr[0]_i_6/O
                         net (fo=1, routed)           0.871     7.463    btn_deb/ctr[0]_i_6_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  btn_deb/ctr[0]_i_3/O
                         net (fo=2, routed)           0.561     8.147    btn_deb/ctr[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.124     8.271 r  btn_deb/ctr[0]_i_1/O
                         net (fo=17, routed)          0.796     9.068    btn_deb/ctr[0]_i_1_n_0
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.597    15.020    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[9]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y67          FDRE (Setup_fdre_C_R)       -0.429    14.830    btn_deb/ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 btn_deb/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.828ns (22.693%)  route 2.821ns (77.307%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  btn_deb/ctr_reg[7]/Q
                         net (fo=2, routed)           0.692     6.468    btn_deb/ctr_reg[7]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  btn_deb/ctr[0]_i_6/O
                         net (fo=1, routed)           0.871     7.463    btn_deb/ctr[0]_i_6_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  btn_deb/ctr[0]_i_3/O
                         net (fo=2, routed)           0.561     8.147    btn_deb/ctr[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.124     8.271 r  btn_deb/ctr[0]_i_1/O
                         net (fo=17, routed)          0.697     8.968    btn_deb/ctr[0]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btn_deb/ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  btn_deb/ctr_reg[0]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    btn_deb/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 btn_deb/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.828ns (22.693%)  route 2.821ns (77.307%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  btn_deb/ctr_reg[7]/Q
                         net (fo=2, routed)           0.692     6.468    btn_deb/ctr_reg[7]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  btn_deb/ctr[0]_i_6/O
                         net (fo=1, routed)           0.871     7.463    btn_deb/ctr[0]_i_6_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  btn_deb/ctr[0]_i_3/O
                         net (fo=2, routed)           0.561     8.147    btn_deb/ctr[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.124     8.271 r  btn_deb/ctr[0]_i_1/O
                         net (fo=17, routed)          0.697     8.968    btn_deb/ctr[0]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btn_deb/ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  btn_deb/ctr_reg[1]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    btn_deb/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 btn_deb/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.828ns (22.693%)  route 2.821ns (77.307%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  btn_deb/ctr_reg[7]/Q
                         net (fo=2, routed)           0.692     6.468    btn_deb/ctr_reg[7]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  btn_deb/ctr[0]_i_6/O
                         net (fo=1, routed)           0.871     7.463    btn_deb/ctr[0]_i_6_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  btn_deb/ctr[0]_i_3/O
                         net (fo=2, routed)           0.561     8.147    btn_deb/ctr[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.124     8.271 r  btn_deb/ctr[0]_i_1/O
                         net (fo=17, routed)          0.697     8.968    btn_deb/ctr[0]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btn_deb/ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  btn_deb/ctr_reg[2]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    btn_deb/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 btn_deb/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.828ns (22.693%)  route 2.821ns (77.307%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  btn_deb/ctr_reg[7]/Q
                         net (fo=2, routed)           0.692     6.468    btn_deb/ctr_reg[7]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  btn_deb/ctr[0]_i_6/O
                         net (fo=1, routed)           0.871     7.463    btn_deb/ctr[0]_i_6_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  btn_deb/ctr[0]_i_3/O
                         net (fo=2, routed)           0.561     8.147    btn_deb/ctr[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.124     8.271 r  btn_deb/ctr[0]_i_1/O
                         net (fo=17, routed)          0.697     8.968    btn_deb/ctr[0]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btn_deb/ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.599    15.022    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  btn_deb/ctr_reg[3]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429    14.832    btn_deb/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 btn_deb/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.828ns (23.014%)  route 2.770ns (76.986%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  btn_deb/ctr_reg[7]/Q
                         net (fo=2, routed)           0.692     6.468    btn_deb/ctr_reg[7]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  btn_deb/ctr[0]_i_6/O
                         net (fo=1, routed)           0.871     7.463    btn_deb/ctr[0]_i_6_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  btn_deb/ctr[0]_i_3/O
                         net (fo=2, routed)           0.561     8.147    btn_deb/ctr[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.124     8.271 r  btn_deb/ctr[0]_i_1/O
                         net (fo=17, routed)          0.646     8.918    btn_deb/ctr[0]_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  btn_deb/ctr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.594    15.017    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  btn_deb/ctr_reg[16]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y69          FDRE (Setup_fdre_C_R)       -0.429    14.827    btn_deb/ctr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 btn_deb/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.828ns (22.939%)  route 2.782ns (77.061%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  btn_deb/ctr_reg[7]/Q
                         net (fo=2, routed)           0.692     6.468    btn_deb/ctr_reg[7]
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.592 f  btn_deb/ctr[0]_i_6/O
                         net (fo=1, routed)           0.871     7.463    btn_deb/ctr[0]_i_6_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  btn_deb/ctr[0]_i_3/O
                         net (fo=2, routed)           0.561     8.147    btn_deb/ctr[0]_i_3_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.124     8.271 r  btn_deb/ctr[0]_i_1/O
                         net (fo=17, routed)          0.658     8.929    btn_deb/ctr[0]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.598    15.021    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[4]/C
                         clock pessimism              0.299    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X3Y66          FDRE (Setup_fdre_C_R)       -0.429    14.855    btn_deb/ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rp/last_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp/singl_cyc_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.516    rp/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  rp/last_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     1.644 f  rp/last_state_reg/Q
                         net (fo=1, routed)           0.053     1.698    rp/last_state
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.099     1.797 r  rp/singl_cyc_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.797    rp/singl_cyc_pulse_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  rp/singl_cyc_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.033    rp/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  rp/singl_cyc_pulse_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.092     1.608    rp/singl_cyc_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 btn_deb/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/pb_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.821%)  route 0.147ns (44.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    btn_deb/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  btn_deb/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  btn_deb/ff2_reg/Q
                         net (fo=2, routed)           0.147     1.806    btn_deb/ff2
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.045     1.851 r  btn_deb/pb_clean_i_1/O
                         net (fo=1, routed)           0.000     1.851    btn_deb/pb_clean_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  btn_deb/pb_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.033    btn_deb/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  btn_deb/pb_clean_reg/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091     1.621    btn_deb/pb_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 btn_deb/pb_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp/last_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.516    btn_deb/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  btn_deb/pb_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  btn_deb/pb_clean_reg/Q
                         net (fo=4, routed)           0.178     1.835    btn_deb/pb_clean
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.042     1.877 r  btn_deb/last_state_i_1/O
                         net (fo=1, routed)           0.000     1.877    rp/last_state_reg_0
    SLICE_X1Y68          FDRE                                         r  rp/last_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.033    rp/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  rp/last_state_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.107     1.623    rp/last_state_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_deb/ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  btn_deb/ctr_reg[11]/Q
                         net (fo=2, routed)           0.119     1.778    btn_deb/ctr_reg[11]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  btn_deb/ctr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    btn_deb/ctr_reg[8]_i_1_n_4
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.869     2.034    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[11]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    btn_deb/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btn_deb/ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.599     1.518    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  btn_deb/ctr_reg[7]/Q
                         net (fo=2, routed)           0.119     1.779    btn_deb/ctr_reg[7]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  btn_deb/ctr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    btn_deb/ctr_reg[4]_i_1_n_4
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    btn_deb/ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_deb/ctr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.516    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  btn_deb/ctr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  btn_deb/ctr_reg[15]/Q
                         net (fo=2, routed)           0.120     1.778    btn_deb/ctr_reg[15]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  btn_deb/ctr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    btn_deb/ctr_reg[12]_i_1_n_4
    SLICE_X3Y68          FDRE                                         r  btn_deb/ctr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.033    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  btn_deb/ctr_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.105     1.621    btn_deb/ctr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_deb/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.600     1.519    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  btn_deb/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  btn_deb/ctr_reg[3]/Q
                         net (fo=2, routed)           0.120     1.781    btn_deb/ctr_reg[3]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  btn_deb/ctr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.889    btn_deb/ctr_reg[0]_i_2_n_4
    SLICE_X3Y65          FDRE                                         r  btn_deb/ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.871     2.036    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  btn_deb/ctr_reg[3]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    btn_deb/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_deb/ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  btn_deb/ctr_reg[8]/Q
                         net (fo=2, routed)           0.116     1.775    btn_deb/ctr_reg[8]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  btn_deb/ctr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    btn_deb/ctr_reg[8]_i_1_n_7
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.869     2.034    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[8]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    btn_deb/ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_deb/ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.599     1.518    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  btn_deb/ctr_reg[4]/Q
                         net (fo=2, routed)           0.116     1.776    btn_deb/ctr_reg[4]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  btn_deb/ctr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    btn_deb/ctr_reg[4]_i_1_n_7
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  btn_deb/ctr_reg[4]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    btn_deb/ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 btn_deb/ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_deb/ctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  btn_deb/ctr_reg[10]/Q
                         net (fo=2, routed)           0.120     1.779    btn_deb/ctr_reg[10]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  btn_deb/ctr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    btn_deb/ctr_reg[8]_i_1_n_5
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.869     2.034    btn_deb/clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  btn_deb/ctr_reg[10]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    btn_deb/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65     btn_deb/ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y67     btn_deb/ctr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y67     btn_deb/ctr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     btn_deb/ctr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     btn_deb/ctr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     btn_deb/ctr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     btn_deb/ctr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69     btn_deb/ctr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65     btn_deb/ctr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     btn_deb/ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     btn_deb/ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     btn_deb/ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     btn_deb/ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     btn_deb/ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     btn_deb/ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     btn_deb/ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     btn_deb/ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     btn_deb/ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     btn_deb/ctr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     btn_deb/ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     btn_deb/ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     btn_deb/ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     btn_deb/ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     btn_deb/ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67     btn_deb/ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     btn_deb/ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     btn_deb/ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     btn_deb/ctr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     btn_deb/ctr_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ud_ctr/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.009ns (54.687%)  route 3.321ns (45.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ud_ctr/led_reg[2]/Q
                         net (fo=2, routed)           3.321     9.097    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.650 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.650    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 3.976ns (58.523%)  route 2.818ns (41.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ud_ctr/led_reg[0]/Q
                         net (fo=2, routed)           2.818     8.594    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.114 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.114    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 3.991ns (59.222%)  route 2.748ns (40.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ud_ctr/led_reg[1]/Q
                         net (fo=2, routed)           2.748     8.524    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.059 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.059    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 4.007ns (63.403%)  route 2.313ns (36.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.717     5.320    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ud_ctr/led_reg[3]/Q
                         net (fo=2, routed)           2.313     8.088    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.639 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.639    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 4.008ns (63.542%)  route 2.299ns (36.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.716     5.319    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ud_ctr/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  ud_ctr/led_reg[4]/Q
                         net (fo=2, routed)           2.299     8.074    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.626 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.626    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 4.025ns (65.775%)  route 2.094ns (34.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.713     5.316    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ud_ctr/led_reg[15]/Q
                         net (fo=2, routed)           2.094     7.866    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.435 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.435    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.099ns  (logic 4.008ns (65.719%)  route 2.091ns (34.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.714     5.317    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  ud_ctr/led_reg[10]/Q
                         net (fo=2, routed)           2.091     7.864    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.416 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.416    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 4.010ns (65.862%)  route 2.079ns (34.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.713     5.316    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ud_ctr/led_reg[13]/Q
                         net (fo=2, routed)           2.079     7.850    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.404 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.404    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 4.026ns (67.563%)  route 1.933ns (32.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.713     5.316    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ud_ctr/led_reg[14]/Q
                         net (fo=2, routed)           1.933     7.705    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.275 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.275    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 4.011ns (67.631%)  route 1.920ns (32.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.716     5.319    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ud_ctr/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  ud_ctr/led_reg[7]/Q
                         net (fo=2, routed)           1.920     7.695    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.250 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.250    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ud_ctr/led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.373ns (80.029%)  route 0.343ns (19.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.516    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ud_ctr/led_reg[11]/Q
                         net (fo=2, routed)           0.343     2.000    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.232 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.232    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.397ns (80.471%)  route 0.339ns (19.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ud_ctr/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ud_ctr/led_reg[6]/Q
                         net (fo=2, routed)           0.339     1.997    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.253 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.253    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.389ns (79.827%)  route 0.351ns (20.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.516    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ud_ctr/led_reg[8]/Q
                         net (fo=2, routed)           0.351     2.008    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.257 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.257    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.393ns (79.875%)  route 0.351ns (20.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.596     1.515    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ud_ctr/led_reg[12]/Q
                         net (fo=2, routed)           0.351     2.007    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.260 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.260    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.396ns (77.525%)  route 0.405ns (22.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.516    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ud_ctr/led_reg[9]/Q
                         net (fo=2, routed)           0.405     2.062    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.317 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.317    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.393ns (76.781%)  route 0.421ns (23.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ud_ctr/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ud_ctr/led_reg[5]/Q
                         net (fo=2, routed)           0.421     2.080    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.332 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.332    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.397ns (76.343%)  route 0.433ns (23.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.598     1.517    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ud_ctr/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ud_ctr/led_reg[7]/Q
                         net (fo=2, routed)           0.433     2.091    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.347 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.347    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.412ns (75.625%)  route 0.455ns (24.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.596     1.515    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ud_ctr/led_reg[14]/Q
                         net (fo=2, routed)           0.455     2.111    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.382 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.382    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.394ns (72.837%)  route 0.520ns (27.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.516    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ud_ctr/led_reg[10]/Q
                         net (fo=2, routed)           0.520     2.177    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.430 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.430    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_ctr/led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.396ns (72.761%)  route 0.523ns (27.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.596     1.515    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ud_ctr/led_reg[13]/Q
                         net (fo=2, routed)           0.523     2.179    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.434 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.434    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            ud_ctr/led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.678ns  (logic 2.744ns (48.322%)  route 2.934ns (51.678%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF_inst/O
                         net (fo=32, routed)          2.739     4.217    ud_ctr/sw_IBUF
    SLICE_X1Y66          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  ud_ctr/led[0]_i_2/O
                         net (fo=1, routed)           0.195     4.536    ud_ctr/led[0]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.116 r  ud_ctr/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    ud_ctr/led_reg[0]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  ud_ctr/led_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.230    ud_ctr/led_reg[4]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  ud_ctr/led_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.344    ud_ctr/led_reg[8]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.678 r  ud_ctr/led_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.678    ud_ctr/led_reg[12]_i_1_n_6
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.594     5.017    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[13]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            ud_ctr/led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 2.723ns (48.130%)  route 2.934ns (51.870%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF_inst/O
                         net (fo=32, routed)          2.739     4.217    ud_ctr/sw_IBUF
    SLICE_X1Y66          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  ud_ctr/led[0]_i_2/O
                         net (fo=1, routed)           0.195     4.536    ud_ctr/led[0]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.116 r  ud_ctr/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    ud_ctr/led_reg[0]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  ud_ctr/led_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.230    ud_ctr/led_reg[4]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  ud_ctr/led_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.344    ud_ctr/led_reg[8]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.657 r  ud_ctr/led_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.657    ud_ctr/led_reg[12]_i_1_n_4
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.594     5.017    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[15]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            ud_ctr/led_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.583ns  (logic 2.649ns (47.443%)  route 2.934ns (52.557%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF_inst/O
                         net (fo=32, routed)          2.739     4.217    ud_ctr/sw_IBUF
    SLICE_X1Y66          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  ud_ctr/led[0]_i_2/O
                         net (fo=1, routed)           0.195     4.536    ud_ctr/led[0]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.116 r  ud_ctr/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    ud_ctr/led_reg[0]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  ud_ctr/led_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.230    ud_ctr/led_reg[4]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  ud_ctr/led_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.344    ud_ctr/led_reg[8]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.583 r  ud_ctr/led_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.583    ud_ctr/led_reg[12]_i_1_n_5
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.594     5.017    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[14]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            ud_ctr/led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.567ns  (logic 2.633ns (47.292%)  route 2.934ns (52.708%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF_inst/O
                         net (fo=32, routed)          2.739     4.217    ud_ctr/sw_IBUF
    SLICE_X1Y66          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  ud_ctr/led[0]_i_2/O
                         net (fo=1, routed)           0.195     4.536    ud_ctr/led[0]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.116 r  ud_ctr/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    ud_ctr/led_reg[0]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  ud_ctr/led_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.230    ud_ctr/led_reg[4]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  ud_ctr/led_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.344    ud_ctr/led_reg[8]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.567 r  ud_ctr/led_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.567    ud_ctr/led_reg[12]_i_1_n_7
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.594     5.017    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  ud_ctr/led_reg[12]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            ud_ctr/led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.564ns  (logic 2.630ns (47.263%)  route 2.934ns (52.737%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF_inst/O
                         net (fo=32, routed)          2.739     4.217    ud_ctr/sw_IBUF
    SLICE_X1Y66          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  ud_ctr/led[0]_i_2/O
                         net (fo=1, routed)           0.195     4.536    ud_ctr/led[0]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.116 r  ud_ctr/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    ud_ctr/led_reg[0]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  ud_ctr/led_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.230    ud_ctr/led_reg[4]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.564 r  ud_ctr/led_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.564    ud_ctr/led_reg[8]_i_1_n_6
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.595     5.018    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[9]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            ud_ctr/led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.543ns  (logic 2.609ns (47.063%)  route 2.934ns (52.937%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF_inst/O
                         net (fo=32, routed)          2.739     4.217    ud_ctr/sw_IBUF
    SLICE_X1Y66          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  ud_ctr/led[0]_i_2/O
                         net (fo=1, routed)           0.195     4.536    ud_ctr/led[0]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.116 r  ud_ctr/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    ud_ctr/led_reg[0]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  ud_ctr/led_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.230    ud_ctr/led_reg[4]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.543 r  ud_ctr/led_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.543    ud_ctr/led_reg[8]_i_1_n_4
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.595     5.018    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[11]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            ud_ctr/led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.469ns  (logic 2.535ns (46.347%)  route 2.934ns (53.653%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF_inst/O
                         net (fo=32, routed)          2.739     4.217    ud_ctr/sw_IBUF
    SLICE_X1Y66          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  ud_ctr/led[0]_i_2/O
                         net (fo=1, routed)           0.195     4.536    ud_ctr/led[0]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.116 r  ud_ctr/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    ud_ctr/led_reg[0]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  ud_ctr/led_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.230    ud_ctr/led_reg[4]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.469 r  ud_ctr/led_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.469    ud_ctr/led_reg[8]_i_1_n_5
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.595     5.018    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[10]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            ud_ctr/led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.453ns  (logic 2.519ns (46.190%)  route 2.934ns (53.810%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF_inst/O
                         net (fo=32, routed)          2.739     4.217    ud_ctr/sw_IBUF
    SLICE_X1Y66          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  ud_ctr/led[0]_i_2/O
                         net (fo=1, routed)           0.195     4.536    ud_ctr/led[0]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.116 r  ud_ctr/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    ud_ctr/led_reg[0]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  ud_ctr/led_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.230    ud_ctr/led_reg[4]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.453 r  ud_ctr/led_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.453    ud_ctr/led_reg[8]_i_1_n_7
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.595     5.018    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  ud_ctr/led_reg[8]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            ud_ctr/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.450ns  (logic 2.516ns (46.160%)  route 2.934ns (53.840%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF_inst/O
                         net (fo=32, routed)          2.739     4.217    ud_ctr/sw_IBUF
    SLICE_X1Y66          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  ud_ctr/led[0]_i_2/O
                         net (fo=1, routed)           0.195     4.536    ud_ctr/led[0]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.116 r  ud_ctr/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    ud_ctr/led_reg[0]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.450 r  ud_ctr/led_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.450    ud_ctr/led_reg[4]_i_1_n_6
    SLICE_X0Y67          FDRE                                         r  ud_ctr/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.597     5.020    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ud_ctr/led_reg[5]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            ud_ctr/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 2.495ns (45.952%)  route 2.934ns (54.048%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF_inst/O
                         net (fo=32, routed)          2.739     4.217    ud_ctr/sw_IBUF
    SLICE_X1Y66          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  ud_ctr/led[0]_i_2/O
                         net (fo=1, routed)           0.195     4.536    ud_ctr/led[0]_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.116 r  ud_ctr/led_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.116    ud_ctr/led_reg[0]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.429 r  ud_ctr/led_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.429    ud_ctr/led_reg[4]_i_1_n_4
    SLICE_X0Y67          FDRE                                         r  ud_ctr/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.597     5.020    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  ud_ctr/led_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rp/singl_cyc_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.289ns (31.773%)  route 0.622ns (68.227%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.622     0.866    rp/rst_IBUF
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.045     0.911 r  rp/singl_cyc_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.911    rp/singl_cyc_pulse_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  rp/singl_cyc_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.033    rp/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  rp/singl_cyc_pulse_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            btn_deb/ff1_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.244ns (25.419%)  route 0.717ns (74.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.717     0.962    btn_deb/rst_IBUF
    SLICE_X1Y66          FDRE                                         r  btn_deb/ff1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    btn_deb/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  btn_deb/ff1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            btn_deb/pb_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.289ns (30.058%)  route 0.674ns (69.942%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.674     0.918    btn_deb/rst_IBUF
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.045     0.963 r  btn_deb/pb_clean_i_1/O
                         net (fo=1, routed)           0.000     0.963    btn_deb/pb_clean_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  btn_deb/pb_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.033    btn_deb/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  btn_deb/pb_clean_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rp/last_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.290ns (30.130%)  route 0.674ns (69.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.674     0.918    btn_deb/rst_IBUF
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.046     0.964 r  btn_deb/last_state_i_1/O
                         net (fo=1, routed)           0.000     0.964    rp/last_state_reg_0
    SLICE_X1Y68          FDRE                                         r  rp/last_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.868     2.033    rp/clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  rp/last_state_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ud_ctr/led_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.244ns (25.305%)  route 0.722ns (74.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.722     0.966    ud_ctr/rst_IBUF
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ud_ctr/led_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.244ns (25.305%)  route 0.722ns (74.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.722     0.966    ud_ctr/rst_IBUF
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ud_ctr/led_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.244ns (25.305%)  route 0.722ns (74.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.722     0.966    ud_ctr/rst_IBUF
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ud_ctr/led_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.244ns (25.305%)  route 0.722ns (74.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=22, routed)          0.722     0.966    ud_ctr/rst_IBUF
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    ud_ctr/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  ud_ctr/led_reg[3]/C

Slack:                    inf
  Source:                 pb_in
                            (input port)
  Destination:            btn_deb/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.254ns (24.469%)  route 0.783ns (75.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  pb_in (IN)
                         net (fo=0)                   0.000     0.000    pb_in
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  pb_in_IBUF_inst/O
                         net (fo=1, routed)           0.783     1.036    btn_deb/pb_in_IBUF
    SLICE_X1Y66          FDRE                                         r  btn_deb/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.870     2.035    btn_deb/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  btn_deb/ff1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            btn_deb/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.289ns (26.089%)  route 0.820ns (73.911%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=22, routed)          0.820     1.064    btn_deb/rst_IBUF
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.045     1.109 r  btn_deb/ff2_i_1/O
                         net (fo=1, routed)           0.000     1.109    btn_deb/ff2_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  btn_deb/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.869     2.034    btn_deb/clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  btn_deb/ff2_reg/C





