#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec 14 12:22:59 2022
# Process ID: 16456
# Current directory: D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.runs/synth_1
# Command line: vivado.exe -log system2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system2.tcl
# Log file: D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.runs/synth_1/system2.vds
# Journal file: D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.runs/synth_1\vivado.jou
# Running On: Sern, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17014 MB
#-----------------------------------------------------------
source system2.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/system2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/utils_1/imports/synth_1/system2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top system2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18808
WARNING: [Synth 8-9971] redeclaration of ansi port 'clkDiv' is not allowed [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:28]
WARNING: [Synth 8-9449] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:33]
WARNING: [Synth 8-9449] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:38]
WARNING: [Synth 8-9971] redeclaration of ansi port 'segment' is not allowed [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/hexTo7Segment.v:28]
WARNING: [Synth 8-8895] 'validOutput' is already implicitly declared on line 55 [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:80]
WARNING: [Synth 8-8895] 'signbuffer' is already implicitly declared on line 55 [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:81]
WARNING: [Synth 8-8895] 'op' is already implicitly declared on line 55 [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:91]
WARNING: [Synth 8-8895] 'zerodiv' is already implicitly declared on line 55 [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:94]
WARNING: [Synth 8-8895] 'write3' is already implicitly declared on line 55 [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:110]
WARNING: [Synth 8-8895] 'write2' is already implicitly declared on line 55 [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:110]
WARNING: [Synth 8-8895] 'write1' is already implicitly declared on line 55 [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:110]
WARNING: [Synth 8-8895] 'write0' is already implicitly declared on line 55 [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:110]
WARNING: [Synth 8-6901] identifier 'm3' is used before its declaration [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:86]
WARNING: [Synth 8-6901] identifier 'm2' is used before its declaration [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:86]
WARNING: [Synth 8-6901] identifier 'm1' is used before its declaration [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:86]
WARNING: [Synth 8-6901] identifier 'm0' is used before its declaration [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:86]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.680 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system2' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/baudrate_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/baudrate_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/uart_rx.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/uart_rx.v:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/uart_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/uart_tx.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/uart_tx.v:48]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/uart_tx.v:22]
INFO: [Synth 8-6157] synthesizing module 'vga' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/vga_sync.v:114]
INFO: [Synth 8-3876] $readmem data file '7-seg_bin_map.data' is read successfully [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/vga_sync.v:157]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/vga_sync.v:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/vga_sync.v:26]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/vga_sync.v:114]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/singlePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'strToInt' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:23]
INFO: [Synth 8-6157] synthesizing module 'charToInt' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:43]
INFO: [Synth 8-6155] done synthesizing module 'charToInt' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:41]
INFO: [Synth 8-6155] done synthesizing module 'strToInt' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:23]
INFO: [Synth 8-6157] synthesizing module 'intCalculator' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:58]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:49]
INFO: [Synth 8-6155] done synthesizing module 'intCalculator' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:23]
INFO: [Synth 8-6157] synthesizing module 'round' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/new/round.v:1]
INFO: [Synth 8-6155] done synthesizing module 'round' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/new/round.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'rounded3' does not match port width (32) of module 'round' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:112]
WARNING: [Synth 8-689] width (4) of port connection 'rounded2' does not match port width (32) of module 'round' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:112]
WARNING: [Synth 8-689] width (4) of port connection 'rounded1' does not match port width (32) of module 'round' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:112]
WARNING: [Synth 8-689] width (4) of port connection 'rounded0' does not match port width (32) of module 'round' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:112]
WARNING: [Synth 8-689] width (4) of port connection 'rounded3' does not match port width (32) of module 'round' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:113]
WARNING: [Synth 8-689] width (4) of port connection 'rounded2' does not match port width (32) of module 'round' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:113]
WARNING: [Synth 8-689] width (4) of port connection 'rounded1' does not match port width (32) of module 'round' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:113]
WARNING: [Synth 8-689] width (4) of port connection 'rounded0' does not match port width (32) of module 'round' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:113]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:176]
INFO: [Synth 8-6155] done synthesizing module 'system2' (0#1) [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:23]
WARNING: [Synth 8-6014] Unused sequential element tnum3_reg was removed.  [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/vga_sync.v:179]
WARNING: [Synth 8-6014] Unused sequential element tnum2_reg was removed.  [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/vga_sync.v:180]
WARNING: [Synth 8-6014] Unused sequential element tnum1_reg was removed.  [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/vga_sync.v:181]
WARNING: [Synth 8-6014] Unused sequential element tnum0_reg was removed.  [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/vga_sync.v:182]
WARNING: [Synth 8-3848] Net data_in in module/entity system2 does not have driver. [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:46]
WARNING: [Synth 8-3848] Net wr_en in module/entity system2 does not have driver. [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/system2.v:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.680 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1293.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/constrs_1/imports/constrs_1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1332.723 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.723 ; gain = 39.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.723 ; gain = 39.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.723 ; gain = 39.043
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'i_reg' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'S_reg' [D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.723 ; gain = 39.043
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'genblk1[10].fdiv' (clockDiv) to 'fdivTarget'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 40    
+---Multipliers : 
	               7x32  Multipliers := 1     
	              32x32  Multipliers := 1     
+---Muxes : 
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 25    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 5     
	   4 Input   12 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 13    
	   4 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 9     
	  12 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
	  10 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rgb_reg6, operation Mode is: A*(B:0x78).
DSP Report: operator rgb_reg6 is absorbed into DSP rgb_reg6.
DSP Report: Generating DSP rgb_reg4, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff4c).
DSP Report: operator rgb_reg4 is absorbed into DSP rgb_reg4.
DSP Report: Generating DSP S0, operation Mode is: A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: Generating DSP S0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: Generating DSP S0, operation Mode is: A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: Generating DSP S0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1332.723 ; gain = 39.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|vga         | rom        | 2048x31       | LUT            | 
|vga         | rom        | 2048x31       | LUT            | 
|vga         | rom        | 2048x31       | LUT            | 
|vga         | rom        | 2048x31       | LUT            | 
|vga         | rom        | 2048x31       | LUT            | 
|vga         | rom        | 2048x31       | LUT            | 
|vga         | p_0_out    | 2048x31       | LUT            | 
|vga         | p_0_out    | 2048x31       | LUT            | 
|vga         | p_0_out    | 2048x31       | LUT            | 
|vga         | p_0_out    | 2048x31       | LUT            | 
|vga         | p_0_out    | 2048x31       | LUT            | 
|vga         | p_0_out    | 2048x31       | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga         | A*(B:0x78)                        | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga         | PCIN+(A:0x0):B+(C:0xffffffffff4c) | 30     | 10     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|alu         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1332.723 ; gain = 39.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1362.266 ; gain = 68.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1388.676 ; gain = 94.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1402.449 ; gain = 108.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1402.449 ; gain = 108.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1402.449 ; gain = 108.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1402.449 ; gain = 108.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1402.449 ; gain = 108.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1402.449 ; gain = 108.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B'          | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|alu         | A'*B          | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN>>17+A'*B | 17     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|vga         | A*B           | 4      | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga         | PCIN+A':B'+C  | 0      | 10     | -      | -      | 11     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |   732|
|3     |DSP48E1 |     5|
|7     |LUT1    |   230|
|8     |LUT2    |   813|
|9     |LUT3    |  1194|
|10    |LUT4    |   552|
|11    |LUT5    |   893|
|12    |LUT6    |  1599|
|13    |MUXF7   |    88|
|14    |MUXF8   |    19|
|15    |FDRE    |   231|
|16    |FDSE    |     6|
|17    |LD      |    64|
|18    |IBUF    |     3|
|19    |OBUF    |    33|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1402.449 ; gain = 108.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1402.449 ; gain = 69.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1402.449 ; gain = 108.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1414.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 908 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LD => LDCE: 64 instances

Synth Design complete, checksum: 9b3b39b2
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1418.207 ; gain = 124.527
INFO: [Common 17-1381] The checkpoint 'D:/Program_Files/CHULA/Y3TERM1/HW_Lab/HW-SYN-LAB-FINAL-PROJECT-2022/Final_Project/Final_Project.runs/synth_1/system2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system2_utilization_synth.rpt -pb system2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 12:24:09 2022...
