diff --git a/drivers/clk/renesas/r9a07g044-cpg.c b/drivers/clk/renesas/r9a07g044-cpg.c
index dd6d1d9c021d..bf5bf186625c 100644
--- a/drivers/clk/renesas/r9a07g044-cpg.c
+++ b/drivers/clk/renesas/r9a07g044-cpg.c
@@ -235,7 +235,7 @@ static const struct {
 };
 
 static const struct {
-	struct rzg2l_mod_clk common[84];
+	struct rzg2l_mod_clk common[86];
 #ifdef CONFIG_CLK_R9A07G054
 	struct rzg2l_mod_clk drp[5];
 #endif
@@ -339,6 +339,10 @@ static const struct {
 					0x56c, 0),
 		DEF_MOD("lcdc_clk_d",	R9A07G044_LCDC_CLK_D, R9A07G044_CLK_M3,
 					0x56c, 1),
+		DEF_MOD("cm33_clkin",  R9A07G044_CM33_CLKIN, R9A07G044_CLK_I2,
+					0x504, 0),
+		DEF_MOD("cm33_tsclk",  R9A07G044_CM33_TSCLK, R9A07G044_OSCCLK,
+					0x504, 1),
 		DEF_MOD("ssi0_pclk",	R9A07G044_SSI0_PCLK2, R9A07G044_CLK_P0,
 					0x570, 0),
 		DEF_MOD("ssi0_sfr",	R9A07G044_SSI0_PCLK_SFR, R9A07G044_CLK_P0,
@@ -493,6 +497,9 @@ static const struct rzg2l_reset r9a07g044_resets[] = {
 	DEF_RST(R9A07G044_ADC_PRESETN, 0x8a8, 0),
 	DEF_RST(R9A07G044_ADC_ADRST_N, 0x8a8, 1),
 	DEF_RST(R9A07G044_TSU_PRESETN, 0x8ac, 0),
+	DEF_RST(R9A07G044_CM33_NPORESET, 0x804, 0),
+	DEF_RST(R9A07G044_CM33_NSYSRESET, 0x804, 1),
+	DEF_RST(R9A07G044_CM33_MISCRESETN, 0x804, 2),
 #ifdef CONFIG_CLK_R9A07G054
 	DEF_RST(R9A07G054_STPAI_ARESETN, 0x8e8, 0),
 #endif
@@ -527,7 +534,7 @@ const struct rzg2l_cpg_info r9a07g044_cpg_info = {
 	/* Module Clocks */
 	.mod_clks = mod_clks.common,
 	.num_mod_clks = ARRAY_SIZE(mod_clks.common),
-	.num_hw_mod_clks = R9A07G044_TSU_PCLK + 1,
+	.num_hw_mod_clks = R9A07G044_CM33_TSCLK + 1,
 
 	/* No PM Module Clocks */
 	.no_pm_mod_clks = r9a07g044_no_pm_mod_clks,
@@ -535,7 +542,7 @@ const struct rzg2l_cpg_info r9a07g044_cpg_info = {
 
 	/* Resets */
 	.resets = r9a07g044_resets,
-	.num_resets = R9A07G044_TSU_PRESETN + 1, /* Last reset ID + 1 */
+	.num_resets = R9A07G044_CM33_MISCRESETN + 1, /* Last reset ID + 1 */
 
 	.has_clk_mon_regs = true,
 };
diff --git a/include/dt-bindings/clock/r9a07g044-cpg.h b/include/dt-bindings/clock/r9a07g044-cpg.h
index e209f96f92b7..a3d15ade9e29 100644
--- a/include/dt-bindings/clock/r9a07g044-cpg.h
+++ b/include/dt-bindings/clock/r9a07g044-cpg.h
@@ -130,6 +130,8 @@
 #define R9A07G044_ADC_ADCLK		94
 #define R9A07G044_ADC_PCLK		95
 #define R9A07G044_TSU_PCLK		96
+#define R9A07G044_CM33_CLKIN            97
+#define R9A07G044_CM33_TSCLK            98
 
 /* R9A07G044 Resets */
 #define R9A07G044_CA55_RST_1_0		0
@@ -216,6 +218,9 @@
 #define R9A07G044_ADC_PRESETN		81
 #define R9A07G044_ADC_ADRST_N		82
 #define R9A07G044_TSU_PRESETN		83
+#define R9A07G044_CM33_NPORESET         84
+#define R9A07G044_CM33_NSYSRESET        85
+#define R9A07G044_CM33_MISCRESETN       86
 
 /* Power domain IDs. */
 #define R9A07G044_PD_ALWAYS_ON		0
