// Seed: 2749554210
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input wor id_5,
    input wor id_6,
    output logic id_7,
    output tri id_8,
    input tri id_9,
    input supply1 id_10,
    input wire id_11,
    input wire id_12,
    output tri1 id_13,
    output supply1 id_14
);
  initial begin : LABEL_0
    if (1) id_0 <= id_3;
  end
  assign id_8 = id_2 - (id_12) ? -1 : 1;
  parameter id_16 = 1;
  nand primCall (id_14, id_1, id_6, id_11, id_16);
  always @(id_11) begin : LABEL_1
    id_7 <= 1;
  end
  module_0 modCall_1 (
      id_16,
      id_16
  );
endmodule
