Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 16 15:02:25 2020
| Host         : Marysia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.224        0.000                      0                 4257        0.036        0.000                      0                 4257        3.000        0.000                       0                  2075  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
clk                                 {0.000 5.000}      10.000          100.000         
  clk_out1_Main_System_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_Main_System_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_Main_System_clk_wiz_0_0        1.224        0.000                      0                 4257        0.036        0.000                      0                 4257        4.020        0.000                       0                  2071  
  clkfbout_Main_System_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Main_System_clk_wiz_0_0
  To Clock:  clk_out1_Main_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@10.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 6.225ns (71.228%)  route 2.515ns (28.772%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.566    -0.946    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y11         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDSE (Prop_fdse_C_Q)         0.478    -0.468 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/Q
                         net (fo=4, routed)           0.791     0.323    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[2]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.013     4.336 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[0]
                         net (fo=3, routed)           1.014     5.350    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.474 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16/O
                         net (fo=1, routed)           0.000     5.474    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.987 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.987    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.104    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.221 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.221    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.338    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.455    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2_n_1
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.778 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.710     7.488    system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675_reg[15]_0[1]
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.306     7.794 r  system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675[13]_i_1/O
                         net (fo=1, routed)           0.000     7.794    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]_1[1]
    SLICE_X12Y14         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.445     8.450    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X12Y14         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[13]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X12Y14         FDSE (Setup_fdse_C_D)        0.079     9.018    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[13]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@10.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 6.108ns (69.947%)  route 2.624ns (30.053%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.566    -0.946    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y11         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDSE (Prop_fdse_C_Q)         0.478    -0.468 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/Q
                         net (fo=4, routed)           0.791     0.323    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[2]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.013     4.336 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[0]
                         net (fo=3, routed)           1.014     5.350    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.474 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16/O
                         net (fo=1, routed)           0.000     5.474    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.987 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.987    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.104    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.221 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.221    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.338    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.661 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.819     7.481    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/add_ln1239_3_fu_355_p2[17]
    SLICE_X10Y15         LUT4 (Prop_lut4_I3_O)        0.306     7.787 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[9]_i_1/O
                         net (fo=1, routed)           0.000     7.787    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42_n_34
    SLICE_X10Y15         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.445     8.450    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y15         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[9]/C
                         clock pessimism              0.577     9.026    
                         clock uncertainty           -0.074     8.952    
    SLICE_X10Y15         FDSE (Setup_fdse_C_D)        0.081     9.033    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[9]
  -------------------------------------------------------------------
                         required time                          9.033    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@10.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 6.136ns (71.002%)  route 2.506ns (28.998%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.566    -0.946    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y11         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDSE (Prop_fdse_C_Q)         0.478    -0.468 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/Q
                         net (fo=4, routed)           0.791     0.323    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[2]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.013     4.336 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[0]
                         net (fo=3, routed)           1.014     5.350    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.474 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16/O
                         net (fo=1, routed)           0.000     5.474    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.987 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.987    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.104    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.221 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.221    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.338    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.455    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2_n_1
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.694 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.701     7.395    system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675_reg[15]_0[2]
    SLICE_X15Y15         LUT4 (Prop_lut4_I3_O)        0.301     7.696 r  system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675[14]_i_1/O
                         net (fo=1, routed)           0.000     7.696    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]_1[2]
    SLICE_X15Y15         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.444     8.449    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X15Y15         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[14]/C
                         clock pessimism              0.564     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X15Y15         FDSE (Setup_fdse_C_D)        0.029     8.967    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[14]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@10.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 6.019ns (69.160%)  route 2.684ns (30.840%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.566    -0.946    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y11         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDSE (Prop_fdse_C_Q)         0.478    -0.468 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/Q
                         net (fo=4, routed)           0.791     0.323    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[2]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.013     4.336 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[0]
                         net (fo=3, routed)           1.014     5.350    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.474 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16/O
                         net (fo=1, routed)           0.000     5.474    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.987 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.987    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.104    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.221 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.221    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.338    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.577 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.879     7.456    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/add_ln1239_3_fu_355_p2[18]
    SLICE_X10Y15         LUT4 (Prop_lut4_I3_O)        0.301     7.757 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[10]_i_1/O
                         net (fo=1, routed)           0.000     7.757    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42_n_33
    SLICE_X10Y15         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.445     8.450    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y15         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[10]/C
                         clock pessimism              0.577     9.026    
                         clock uncertainty           -0.074     8.952    
    SLICE_X10Y15         FDSE (Setup_fdse_C_D)        0.077     9.029    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[10]
  -------------------------------------------------------------------
                         required time                          9.029    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@10.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 6.110ns (70.691%)  route 2.533ns (29.309%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.566    -0.946    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y11         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDSE (Prop_fdse_C_Q)         0.478    -0.468 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/Q
                         net (fo=4, routed)           0.791     0.323    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[2]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.013     4.336 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[0]
                         net (fo=3, routed)           1.014     5.350    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.474 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16/O
                         net (fo=1, routed)           0.000     5.474    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.987 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.987    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.104    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.221 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.221    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.338    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.455 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.455    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2_n_1
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.674 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.728     7.403    system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675_reg[15]_0[0]
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.295     7.698 r  system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675[12]_i_1/O
                         net (fo=1, routed)           0.000     7.698    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]_1[0]
    SLICE_X11Y19         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.440     8.445    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X11Y19         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[12]/C
                         clock pessimism              0.577     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X11Y19         FDSE (Setup_fdse_C_D)        0.031     8.978    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[12]
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@10.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 5.993ns (69.286%)  route 2.657ns (30.714%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.566    -0.946    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y11         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDSE (Prop_fdse_C_Q)         0.478    -0.468 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/Q
                         net (fo=4, routed)           0.791     0.323    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[2]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.013     4.336 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[0]
                         net (fo=3, routed)           1.014     5.350    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.474 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16/O
                         net (fo=1, routed)           0.000     5.474    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.987 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.987    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.104    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.221 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.221    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.338    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.557 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.852     7.409    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/add_ln1239_3_fu_355_p2[16]
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.295     7.704 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[8]_i_1/O
                         net (fo=1, routed)           0.000     7.704    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42_n_35
    SLICE_X12Y14         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.445     8.450    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X12Y14         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[8]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X12Y14         FDSE (Setup_fdse_C_D)        0.077     9.016    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[8]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1225_reg_653_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@10.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 6.237ns (73.057%)  route 2.300ns (26.943%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.561    -0.951    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y16         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1225_reg_653_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDSE (Prop_fdse_C_Q)         0.478    -0.473 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1225_reg_653_reg[14]/Q
                         net (fo=4, routed)           0.723     0.251    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/Q[7]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.012     4.263 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p/P[0]
                         net (fo=3, routed)           0.947     5.210    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/P[0]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.334 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675[15]_i_39/O
                         net (fo=1, routed)           0.000     5.334    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675[15]_i_39_n_1
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.866 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.866    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_31_n_1
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.980 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.980    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_26_n_1
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.094 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.094    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_21_n_1
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.208 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.208    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_16_n_1
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.322 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.322    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_10_n_1
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.436 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.436    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_4_n_1
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.658 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_Aem_U43/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/select_ln1227_2_reg_675_reg[15]_i_2/O[0]
                         net (fo=8, routed)           0.629     7.288    system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/O[0]
    SLICE_X11Y19         LUT4 (Prop_lut4_I0_O)        0.299     7.587 r  system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675[15]_i_1/O
                         net (fo=1, routed)           0.000     7.587    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]_1[3]
    SLICE_X11Y19         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.440     8.445    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X11Y19         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]/C
                         clock pessimism              0.577     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X11Y19         FDSE (Setup_fdse_C_D)        0.031     8.978    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@10.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 6.101ns (72.102%)  route 2.361ns (27.898%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.566    -0.946    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y11         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDSE (Prop_fdse_C_Q)         0.478    -0.468 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[9]/Q
                         net (fo=4, routed)           0.791     0.323    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[2]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.013     4.336 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[0]
                         net (fo=3, routed)           1.014     5.350    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.474 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16/O
                         net (fo=1, routed)           0.000     5.474    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_16_n_1
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.987 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.987    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_8_n_1
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.104    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_3_n_1
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.221 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.221    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.338 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.338    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.653 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.556     7.209    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/add_ln1239_3_fu_355_p2[19]
    SLICE_X11Y19         LUT4 (Prop_lut4_I3_O)        0.307     7.516 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[11]_i_1/O
                         net (fo=1, routed)           0.000     7.516    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42_n_32
    SLICE_X11Y19         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.440     8.445    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X11Y19         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[11]/C
                         clock pessimism              0.577     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X11Y19         FDSE (Setup_fdse_C_D)        0.029     8.976    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[11]
  -------------------------------------------------------------------
                         required time                          8.976    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1223_reg_640_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1237_1_reg_665_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@10.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 4.297ns (65.008%)  route 2.313ns (34.992%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 8.545 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.565    -0.947    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X11Y12         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1223_reg_640_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456    -0.491 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1223_reg_640_reg[7]/Q
                         net (fo=24, routed)          1.448     0.957    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_wdI_U38/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/Q[0]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841     4.798 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_wdI_U38/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p/P[0]
                         net (fo=1, routed)           0.865     5.663    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p__0[0]
    DSP48_X0Y2           DSP48E1                                      r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1237_1_reg_665_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.541     8.545    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    DSP48_X0Y2           DSP48E1                                      r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1237_1_reg_665_reg/CLK
                         clock pessimism              0.577     9.122    
                         clock uncertainty           -0.074     9.048    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -1.701     7.347    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1237_1_reg_665_reg
  -------------------------------------------------------------------
                         required time                          7.347    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1223_reg_640_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1237_1_reg_665_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@10.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 4.297ns (65.008%)  route 2.313ns (34.992%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 8.545 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.565    -0.947    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X11Y12         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1223_reg_640_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDSE (Prop_fdse_C_Q)         0.456    -0.491 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1223_reg_640_reg[7]/Q
                         net (fo=24, routed)          1.448     0.957    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_wdI_U38/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/Q[0]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[6]_P[22])
                                                      3.841     4.798 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_wdI_U38/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p/P[22]
                         net (fo=1, routed)           0.865     5.663    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p__0[22]
    DSP48_X0Y2           DSP48E1                                      r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1237_1_reg_665_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        1.541     8.545    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    DSP48_X0Y2           DSP48E1                                      r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1237_1_reg_665_reg/CLK
                         clock pessimism              0.577     9.122    
                         clock uncertainty           -0.074     9.048    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.701     7.347    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1237_1_reg_665_reg
  -------------------------------------------------------------------
                         required time                          7.347    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  1.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.200%)  route 0.228ns (61.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.559    -0.622    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X35Y37         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_reg[5]/Q
                         net (fo=3, routed)           0.228    -0.253    system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271[5]
    SLICE_X37Y34         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.826    -0.864    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X37Y34         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[5]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.071    -0.289    system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_read_reg_544_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.250%)  route 0.238ns (62.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.558    -0.623    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X35Y36         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[6]/Q
                         net (fo=3, routed)           0.238    -0.245    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_read_reg_544_reg[15]_0[6]
    SLICE_X40Y35         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_read_reg_544_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.828    -0.862    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_clk
    SLICE_X40Y35         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_read_reg_544_reg[6]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.076    -0.282    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_read_reg_544_reg[6]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.480%)  route 0.235ns (62.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.559    -0.622    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X35Y37         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_reg[8]/Q
                         net (fo=3, routed)           0.235    -0.246    system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271[8]
    SLICE_X37Y34         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.826    -0.864    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X37Y34         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[8]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.076    -0.284    system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_outpix_val_0_V_reg_305_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.083%)  route 0.209ns (52.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.561    -0.620    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X36Y38         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_outpix_val_0_V_reg_305_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_outpix_val_0_V_reg_305_reg[13]/Q
                         net (fo=1, routed)           0.209    -0.270    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305_reg[15]_2[13]
    SLICE_X35Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376_n_35
    SLICE_X35Y41         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.830    -0.860    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X35Y41         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305_reg[13]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.092    -0.264    system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305_reg[13]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.401%)  route 0.236ns (62.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.559    -0.622    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X33Y35         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_reg[3]/Q
                         net (fo=3, routed)           0.236    -0.245    system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271[3]
    SLICE_X37Y34         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.826    -0.864    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X37Y34         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[3]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.075    -0.285    system/v_tpg_0/inst/tpgForeground_U0/x_0_reg_271_pp0_iter1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.906%)  route 0.231ns (62.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.561    -0.620    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X39Y39         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305_reg[8]/Q
                         net (fo=1, routed)           0.231    -0.248    system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/Q[8]
    SLICE_X28Y39         FDRE                                         r  system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.831    -0.859    system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/ap_clk
    SLICE_X28Y39         FDRE                                         r  system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.066    -0.289    system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_pp0_iter2_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.952%)  route 0.212ns (60.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.561    -0.620    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X37Y38         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_reg[9]/Q
                         net (fo=2, routed)           0.212    -0.267    system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575[9]
    SLICE_X35Y40         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_pp0_iter2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.830    -0.860    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X35Y40         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_pp0_iter2_reg_reg[9]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.047    -0.309    system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_pp0_iter2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.874%)  route 0.241ns (63.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.562    -0.619    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X36Y40         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[14]/Q
                         net (fo=1, routed)           0.241    -0.237    system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/Q[14]
    SLICE_X28Y40         FDRE                                         r  system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.832    -0.858    system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/ap_clk
    SLICE_X28Y40         FDRE                                         r  system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][14]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.075    -0.279    system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/rSerie_V_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/rSerie_V_reg[4]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.553    -0.628    system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/ap_clk
    SLICE_X37Y22         FDRE                                         r  system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/rSerie_V_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/rSerie_V_reg[13]/Q
                         net (fo=1, routed)           0.101    -0.386    system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/Q[0]
    SLICE_X38Y21         SRL16E                                       r  system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/rSerie_V_reg[4]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.820    -0.870    system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/ap_clk
    SLICE_X38Y21         SRL16E                                       r  system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/rSerie_V_reg[4]_srl9/CLK
                         clock pessimism              0.255    -0.614    
    SLICE_X38Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.431    system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/rSerie_V_reg[4]_srl9
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.191%)  route 0.249ns (63.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.562    -0.619    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X36Y41         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[9]/Q
                         net (fo=1, routed)           0.249    -0.230    system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/Q[9]
    SLICE_X28Y40         FDRE                                         r  system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2070, routed)        0.832    -0.858    system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/ap_clk
    SLICE_X28Y40         FDRE                                         r  system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.078    -0.276    system/v_tpg_0/inst/ovrlayYUV_V_val_2_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Main_System_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7      system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/tpgSinTableArray_9bi_U/video_subsystem_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/tpgSinTableArray_9bi_U/video_subsystem_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/tpgSinTableArray_9bi_U/video_subsystem_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    system/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y5       system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1238_1_reg_670_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y2       system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1237_1_reg_665_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y49      system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y49      system/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y49      system/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y13     system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/x_read_reg_608_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y21     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y21     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[4]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y22     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/gSerie_V_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y21     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/gSerie_V_reg[4]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y22     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/rSerie_V_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y21     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/rSerie_V_reg[4]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y13     system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/x_read_reg_608_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y24     system/v_tpg_0/inst/tpgBackground_U0/icmp_ln468_reg_1468_pp0_iter6_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y21     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y21     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[4]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y21     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/gSerie_V_reg[4]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y21     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/rSerie_V_reg[4]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y49      system/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y49      system/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y13     system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/x_read_reg_608_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y24     system/v_tpg_0/inst/tpgBackground_U0/icmp_ln468_reg_1468_pp0_iter6_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y21     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Main_System_clk_wiz_0_0
  To Clock:  clkfbout_Main_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Main_System_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    system/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



