Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/VIVADO/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fcb4376fdd774432867739869dff3d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 64 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:53]
WARNING: [VRFC 10-1783] select index 68 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:54]
WARNING: [VRFC 10-1783] select index 72 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:55]
WARNING: [VRFC 10-1783] select index 76 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:56]
WARNING: [VRFC 10-1783] select index 80 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:57]
WARNING: [VRFC 10-1783] select index 84 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:58]
WARNING: [VRFC 10-1783] select index 86 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:59]
WARNING: [VRFC 10-1783] select index 90 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:60]
WARNING: [VRFC 10-1783] select index 94 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:61]
WARNING: [VRFC 10-1783] select index 98 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:62]
WARNING: [VRFC 10-1783] select index 102 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:63]
WARNING: [VRFC 10-1783] select index 106 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:64]
WARNING: [VRFC 10-1783] select index 110 into I_Mem is out of bounds [C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v:65]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/PC.v" Line 21. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/PC.v" Line 38. Module pc_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/MUX.v" Line 22. Module pc_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v" Line 21. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Register.v" Line 22. Module Register_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/control.v" Line 24. Module main_control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/ALU.v" Line 51. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/ALU.v" Line 22. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Imem.v" Line 93. Module immediate_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/MUX.v" Line 40. Module MUX2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/Dmem.v" Line 22. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Duy/project_1/project_1.srcs/sources_1/new/MUX.v" Line 51. Module MUX2to1_DataMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.main_control_unit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MUX2to1_DataMemory
Compiling module xil_defaultlib.Branch_Adder
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav
