// Seed: 1010816178
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output reg id_2
);
  always @(id_0 or 1) begin
    id_2 <= 1;
  end
  logic id_3;
endmodule
