Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Mar 12 10:46:33 2024
| Host         : framework13 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  531         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (531)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1915)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (531)
--------------------------
 There are 531 register/latch pins with no clock driven by root clock pin: CLK_50MHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1915)
---------------------------------------------------
 There are 1915 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.587        0.000                      0                    1        1.103        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.587        0.000                      0                    1        1.103        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 CLK_50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.676ns (19.843%)  route 2.731ns (80.157%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CLK_50MHz_reg/Q
                         net (fo=1, routed)           0.725     6.267    CLK_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 f  CLK_50MHz_BUFG_inst/O
                         net (fo=532, routed)         2.006     8.369    CLK_50MHz_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  memory_reg_mux_sel_a_pos_3_i_1/O
                         net (fo=1, routed)           0.000     8.493    memory_reg_mux_sel_a_pos_3_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    CLK_50MHz_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 CLK_50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.212ns (17.756%)  route 0.982ns (82.244%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CLK_50MHz_reg/Q
                         net (fo=1, routed)           0.271     1.858    CLK_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 f  CLK_50MHz_BUFG_inst/O
                         net (fo=532, routed)         0.711     2.595    CLK_50MHz_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.640 r  memory_reg_mux_sel_a_pos_3_i_1/O
                         net (fo=1, routed)           0.000     2.640    memory_reg_mux_sel_a_pos_3_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    CLK_50MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  1.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK_50MHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1943 Endpoints
Min Delay          1943 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.788ns  (logic 4.951ns (31.360%)  route 10.837ns (68.640%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT6=5 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=2, routed)           1.881     4.335    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=99, routed)          3.886     8.345    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y29         LUT2 (Prop_lut2_I0_O)        0.150     8.495 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16/O
                         net (fo=6, routed)           1.655    10.151    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.326    10.477 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.973    11.450    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.574 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=1, routed)           0.607    12.181    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.305 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=3, routed)           1.305    13.610    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.734 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.519    14.254    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.761 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.761    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.875    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.989    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.103    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.217    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.340    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.788 r  my_otter/OTTER_REG_FILE/data_out_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.788    my_otter/PROGRAM_COUNTER/data_out_reg[31]_0[1]
    SLICE_X40Y26         FDCE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.693ns  (logic 4.856ns (30.945%)  route 10.837ns (69.055%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT6=5 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=2, routed)           1.881     4.335    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=99, routed)          3.886     8.345    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y29         LUT2 (Prop_lut2_I0_O)        0.150     8.495 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16/O
                         net (fo=6, routed)           1.655    10.151    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.326    10.477 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.973    11.450    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.574 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=1, routed)           0.607    12.181    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.305 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=3, routed)           1.305    13.610    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.734 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.519    14.254    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.761 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.761    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.875    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.989    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.103    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.217    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.340    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.693 r  my_otter/OTTER_REG_FILE/data_out_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.693    my_otter/PROGRAM_COUNTER/data_out_reg[31]_0[2]
    SLICE_X40Y26         FDCE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.677ns  (logic 4.840ns (30.874%)  route 10.837ns (69.126%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT6=5 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=2, routed)           1.881     4.335    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=99, routed)          3.886     8.345    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y29         LUT2 (Prop_lut2_I0_O)        0.150     8.495 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16/O
                         net (fo=6, routed)           1.655    10.151    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.326    10.477 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.973    11.450    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.574 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=1, routed)           0.607    12.181    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.305 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=3, routed)           1.305    13.610    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.734 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.519    14.254    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.761 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.761    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.875    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.989    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.103    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.217    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.340    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.677 r  my_otter/OTTER_REG_FILE/data_out_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.677    my_otter/PROGRAM_COUNTER/data_out_reg[31]_0[0]
    SLICE_X40Y26         FDCE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.674ns  (logic 4.837ns (30.861%)  route 10.837ns (69.139%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT6=5 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=2, routed)           1.881     4.335    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=99, routed)          3.886     8.345    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y29         LUT2 (Prop_lut2_I0_O)        0.150     8.495 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16/O
                         net (fo=6, routed)           1.655    10.151    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.326    10.477 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.973    11.450    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.574 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=1, routed)           0.607    12.181    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.305 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=3, routed)           1.305    13.610    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.734 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.519    14.254    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.761 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.761    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.875    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.989    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.103    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.217    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.340    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.674 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.674    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[1]
    SLICE_X40Y25         FDCE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.653ns  (logic 4.816ns (30.768%)  route 10.837ns (69.232%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT6=5 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=2, routed)           1.881     4.335    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=99, routed)          3.886     8.345    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y29         LUT2 (Prop_lut2_I0_O)        0.150     8.495 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16/O
                         net (fo=6, routed)           1.655    10.151    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.326    10.477 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.973    11.450    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.574 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=1, routed)           0.607    12.181    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.305 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=3, routed)           1.305    13.610    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.734 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.519    14.254    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.761 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.761    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.875    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.989    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.103    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.217    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.340    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.653 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.653    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[3]
    SLICE_X40Y25         FDCE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[regWrite]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[imm][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.611ns  (logic 1.988ns (12.734%)  route 13.623ns (87.266%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[regWrite]/C
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_otter/EX_MEM_reg[regWrite]/Q
                         net (fo=3, routed)           1.417     1.873    my_otter/PROGRAM_COUNTER/result0_carry_i_9_0
    SLICE_X45Y11         LUT5 (Prop_lut5_I0_O)        0.124     1.997 r  my_otter/PROGRAM_COUNTER/result0_carry_i_18/O
                         net (fo=2, routed)           0.429     2.425    my_otter/PROGRAM_COUNTER/result0_carry_i_18_n_0
    SLICE_X46Y11         LUT5 (Prop_lut5_I1_O)        0.124     2.549 r  my_otter/PROGRAM_COUNTER/result0_carry_i_10/O
                         net (fo=32, routed)          3.137     5.686    my_otter/OTTER_REG_FILE/result0_inferred__7/i__carry__0
    SLICE_X56Y13         LUT5 (Prop_lut5_I3_O)        0.124     5.810 r  my_otter/OTTER_REG_FILE/result0_carry__3_i_2/O
                         net (fo=22, routed)          0.837     6.647    my_otter/OTTER_REG_FILE/ALU_forward_muxA[18]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.771 r  my_otter/OTTER_REG_FILE/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     6.771    my_otter/BRANCH_CONDITIONAL/branch2_inferred__0/i__carry__2_1[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.321 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.321    my_otter/BRANCH_CONDITIONAL/branch2_inferred__0/i__carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.514     8.949    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]_2[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.073 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=1, routed)           0.810     9.883    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    10.007 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=98, routed)          2.905    12.912    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.124    13.036 r  my_otter/OTTER_REG_FILE/DE_EX[regWrite]_i_1/O
                         net (fo=103, routed)         2.575    15.611    my_otter/flush_E
    SLICE_X46Y14         FDRE                                         r  my_otter/DE_EX_reg[imm][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[regWrite]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[imm][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.611ns  (logic 1.988ns (12.734%)  route 13.623ns (87.266%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[regWrite]/C
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_otter/EX_MEM_reg[regWrite]/Q
                         net (fo=3, routed)           1.417     1.873    my_otter/PROGRAM_COUNTER/result0_carry_i_9_0
    SLICE_X45Y11         LUT5 (Prop_lut5_I0_O)        0.124     1.997 r  my_otter/PROGRAM_COUNTER/result0_carry_i_18/O
                         net (fo=2, routed)           0.429     2.425    my_otter/PROGRAM_COUNTER/result0_carry_i_18_n_0
    SLICE_X46Y11         LUT5 (Prop_lut5_I1_O)        0.124     2.549 r  my_otter/PROGRAM_COUNTER/result0_carry_i_10/O
                         net (fo=32, routed)          3.137     5.686    my_otter/OTTER_REG_FILE/result0_inferred__7/i__carry__0
    SLICE_X56Y13         LUT5 (Prop_lut5_I3_O)        0.124     5.810 r  my_otter/OTTER_REG_FILE/result0_carry__3_i_2/O
                         net (fo=22, routed)          0.837     6.647    my_otter/OTTER_REG_FILE/ALU_forward_muxA[18]
    SLICE_X57Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.771 r  my_otter/OTTER_REG_FILE/i__carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     6.771    my_otter/BRANCH_CONDITIONAL/branch2_inferred__0/i__carry__2_1[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.321 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.321    my_otter/BRANCH_CONDITIONAL/branch2_inferred__0/i__carry__1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           1.514     8.949    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]_2[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.073 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=1, routed)           0.810     9.883    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.124    10.007 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=98, routed)          2.905    12.912    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X41Y25         LUT2 (Prop_lut2_I1_O)        0.124    13.036 r  my_otter/OTTER_REG_FILE/DE_EX[regWrite]_i_1/O
                         net (fo=103, routed)         2.575    15.611    my_otter/flush_E
    SLICE_X46Y14         FDRE                                         r  my_otter/DE_EX_reg[imm][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.579ns  (logic 4.742ns (30.439%)  route 10.837ns (69.561%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT6=5 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=2, routed)           1.881     4.335    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=99, routed)          3.886     8.345    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y29         LUT2 (Prop_lut2_I0_O)        0.150     8.495 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16/O
                         net (fo=6, routed)           1.655    10.151    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.326    10.477 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.973    11.450    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.574 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=1, routed)           0.607    12.181    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.305 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=3, routed)           1.305    13.610    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.734 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.519    14.254    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.761 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.761    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.875    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.989    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.103    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.217    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.340    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.579 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.579    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[2]
    SLICE_X40Y25         FDCE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.563ns  (logic 4.726ns (30.368%)  route 10.837ns (69.632%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT6=5 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=2, routed)           1.881     4.335    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=99, routed)          3.886     8.345    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y29         LUT2 (Prop_lut2_I0_O)        0.150     8.495 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16/O
                         net (fo=6, routed)           1.655    10.151    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.326    10.477 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.973    11.450    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.574 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=1, routed)           0.607    12.181    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.305 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=3, routed)           1.305    13.610    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.734 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.519    14.254    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.761 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.761    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.875    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.989    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.103    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.217    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.340    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.563 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.563    my_otter/PROGRAM_COUNTER/data_out_reg[28]_0[0]
    SLICE_X40Y25         FDCE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.551ns  (logic 4.723ns (30.372%)  route 10.828ns (69.628%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT6=5 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y5          RAMB18E1                     0.000     0.000 r  my_otter/OTTER_REG_FILE/reg_file_reg_2/CLKARDCLK
    RAMB18_X2Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 f  my_otter/OTTER_REG_FILE/reg_file_reg_2/DOADO[1]
                         net (fo=2, routed)           1.881     4.335    my_otter/OTTER_REG_FILE/DE_EX_reg[rs2_data][1]
    SLICE_X46Y13         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  my_otter/OTTER_REG_FILE/result0_carry_i_13/O
                         net (fo=99, routed)          3.886     8.345    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][0]
    SLICE_X45Y29         LUT2 (Prop_lut2_I0_O)        0.150     8.495 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16/O
                         net (fo=6, routed)           1.655    10.151    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][31]_i_16_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.326    10.477 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8/O
                         net (fo=1, routed)           0.973    11.450    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_8_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.574 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4/O
                         net (fo=1, routed)           0.607    12.181    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_4_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.305 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][2]_i_2/O
                         net (fo=3, routed)           1.305    13.610    my_otter/OTTER_REG_FILE/internal_alu[2]
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.734 r  my_otter/OTTER_REG_FILE/data_out[1]_i_2/O
                         net (fo=1, routed)           0.519    14.254    my_otter/OTTER_REG_FILE/data_out[1]_i_2_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.761 r  my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.761    my_otter/OTTER_REG_FILE/data_out_reg[1]_i_1_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.875 r  my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.875    my_otter/OTTER_REG_FILE/data_out_reg[5]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.989    my_otter/OTTER_REG_FILE/data_out_reg[9]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.103    my_otter/OTTER_REG_FILE/data_out_reg[13]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.217 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.217    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.551 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.551    my_otter/PROGRAM_COUNTER/data_out_reg[24]_0[1]
    SLICE_X40Y24         FDCE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/DE_EX_reg[IR][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/EX_MEM_reg[memRead_size][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.816%)  route 0.119ns (48.184%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[IR][13]/C
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_otter/DE_EX_reg[IR][13]/Q
                         net (fo=2, routed)           0.119     0.247    my_otter/p_1_in[1]
    SLICE_X46Y15         FDRE                                         r  my_otter/EX_MEM_reg[memRead_size][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][29]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][29]/Q
                         net (fo=1, routed)           0.110     0.251    my_otter/IF_DE_reg[PC][29]
    SLICE_X41Y25         FDRE                                         r  my_otter/DE_EX_reg[PC][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][31]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][31]/Q
                         net (fo=1, routed)           0.110     0.251    my_otter/IF_DE_reg[PC][31]
    SLICE_X41Y25         FDRE                                         r  my_otter/DE_EX_reg[PC][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rf_sel][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/MEM_WB_reg[rf_sel][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rf_sel][0]/C
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[rf_sel][0]/Q
                         net (fo=1, routed)           0.114     0.255    my_otter/EX_MEM_reg[rf_sel][0]
    SLICE_X40Y9          FDRE                                         r  my_otter/MEM_WB_reg[rf_sel][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.080%)  route 0.115ns (44.920%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][9]/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][9]/Q
                         net (fo=1, routed)           0.115     0.256    my_otter/IF_DE_reg[PC][9]
    SLICE_X40Y13         FDRE                                         r  my_otter/DE_EX_reg[PC][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][1]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][1]/Q
                         net (fo=1, routed)           0.119     0.260    my_otter/IF_DE_reg[PC][1]
    SLICE_X40Y14         FDRE                                         r  my_otter/DE_EX_reg[PC][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PROGRAM_COUNTER/data_out_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_otter/IF_DE_reg[PC][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.054%)  route 0.120ns (45.946%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE                         0.000     0.000 r  my_otter/PROGRAM_COUNTER/data_out_reg[17]/C
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_otter/PROGRAM_COUNTER/data_out_reg[17]/Q
                         net (fo=2, routed)           0.120     0.261    my_otter/data_out_reg[17]
    SLICE_X41Y23         FDRE                                         r  my_otter/IF_DE_reg[PC][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PROGRAM_COUNTER/data_out_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_otter/IF_DE_reg[PC][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.054%)  route 0.120ns (45.946%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE                         0.000     0.000 r  my_otter/PROGRAM_COUNTER/data_out_reg[21]/C
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_otter/PROGRAM_COUNTER/data_out_reg[21]/Q
                         net (fo=2, routed)           0.120     0.261    my_otter/data_out_reg[21]
    SLICE_X41Y24         FDRE                                         r  my_otter/IF_DE_reg[PC][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[PC][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/EX_MEM_reg[PC][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[PC][14]/C
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/DE_EX_reg[PC][14]/Q
                         net (fo=3, routed)           0.124     0.265    my_otter/DE_EX_reg[PC][14]
    SLICE_X38Y17         FDRE                                         r  my_otter/EX_MEM_reg[PC][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PROGRAM_COUNTER/data_out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_otter/IF_DE_reg[PC][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.006%)  route 0.130ns (47.994%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE                         0.000     0.000 r  my_otter/PROGRAM_COUNTER/data_out_reg[31]/C
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_otter/PROGRAM_COUNTER/data_out_reg[31]/Q
                         net (fo=2, routed)           0.130     0.271    my_otter/data_out_reg[31]
    SLICE_X41Y26         FDRE                                         r  my_otter/IF_DE_reg[PC][31]/D
  -------------------------------------------------------------------    -------------------





