# Compile of adder.v was successful.
# Compile of alu32.v was successful.
# Compile of BranchComp.v was successful.
# Compile of control_logic.v was successful.
# Compile of datapath.v was successful.
# Compile of dmem.v was successful.
# Compile of imem.v was successful.
# Compile of Imm_Gen.v was successful.
# Compile of mux2.v was successful.
# Compile of mux4.v was successful.
# Compile of PC.v was successful.
# Compile of regfile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of tb.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 13:19:28 on Sep 12,2024
# Loading work.tb
# Loading work.RISC_V
# Loading work.datapath
# Loading work.regfile
# Loading work.BranchComp
# Loading work.PC
# Loading work.Imm_Gen
# Loading work.mux2
# Loading work.alu32
# Loading work.adder
# Loading work.mux4
# Loading work.dmem
# Loading work.imem
# Loading work.control_logic
# ** Warning: (vsim-3015) [PCDPC] - Port size (25) does not match connection size (32) for port 'Inst'. The port definition is at: E:/HoangDang/2024/HUST/EDABK/thiet ke so/single_line_riscv_linh/RISC_V single line/Imm_Gen.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Single_Cycle_Datapath/extend File: E:/HoangDang/2024/HUST/EDABK/thiet ke so/single_line_riscv_linh/RISC_V single line/datapath.v Line: 49
add wave sim:/tb/*
run
# The number of correct test case is:          1
# ** Note: $finish    : E:/HoangDang/2024/HUST/EDABK/thiet ke so/single_line_riscv_linh/RISC_V single line/tb.v(164)
#    Time: 430 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at E:/HoangDang/2024/HUST/EDABK/thiet ke so/single_line_riscv_linh/RISC_V single line/tb.v line 164
# End time: 13:25:14 on Sep 12,2024, Elapsed time: 0:05:46
# Errors: 0, Warnings: 6
