Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov  7 18:06:04 2025
| Host         : PC-1000-times running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XC7A200_TOP_control_sets_placed.rpt
| Design       : XC7A200_TOP
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   117 |
|    Minimum number of control sets                        |   117 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   376 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   117 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     4 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             840 |          217 |
| No           | No                    | Yes                    |             113 |           59 |
| No           | Yes                   | No                     |             341 |          125 |
| Yes          | No                    | No                     |             190 |           62 |
| Yes          | No                    | Yes                    |             103 |           35 |
| Yes          | Yes                   | No                     |             453 |          122 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                |                                                                       Enable Signal                                                                      |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3 |                1 |              1 |
|  i2c_dri_clk_BUFG                                                           | u_i2c_dri/scl_i_1_n_0                                                                                                                                    | u_img_data_pkt/i_clk_50M_rst_n                                                                                                                                             |                1 |              1 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3 |                1 |              1 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_descrambler_top_i/counter4_r0              |                                                                                                                                                                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg_0                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/txver_count_r0                                |                                                                                                                                                                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg_0                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg_0                                                                          |                1 |              2 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/idle_and_ver_gen_i/txver_count_r0                                |                                                                                                                                                                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15_i_1_n_0        |                                                                                                                                                                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2_i_1_n_0              |                                                                                                                                                                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg_0                                                                          |                1 |              2 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/do_cc_r                                                                   |                1 |              2 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_descrambler_top_i/counter4_r0              |                                                                                                                                                                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_descrambler_top_i/counter3_r0              |                                                                                                                                                                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r0           |                                                                                                                                                                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15_i_1_n_0        |                                                                                                                                                                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_descrambler_top_i/counter3_r0              |                                                                                                                                                                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2_i_1_n_0              |                                                                                                                                                                            |                1 |              2 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter5_r0           |                                                                                                                                                                            |                1 |              2 |
|  cam_pclk_IBUF_BUFG                                                         |                                                                                                                                                          | u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                          |                1 |              3 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[15]_i_1_n_0        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[14]_i_1_n_0                          |                2 |              3 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                              |                2 |              4 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3                                                                               |                1 |              4 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/good_cnt_r[3]_i_1_n_0                     |                1 |              4 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/good_cnt_r[3]_i_1_n_0                     |                1 |              4 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/support_reset_logic_i_u0/gt_rst_r_cdc_sync/s_level_out_d3                                                                               |                1 |              4 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                              |                2 |              4 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/E[0]                                       | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_reset_cdc_sync/s_level_out_d3                                                                                 |                2 |              4 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/E[0]                                       | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_reset_cdc_sync/s_level_out_d3                                                                                 |                2 |              4 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/E[0]                                       | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                  |                3 |              4 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[15]_i_1_n_0        |                                                                                                                                                                            |                1 |              4 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/E[0]                                       | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                  |                3 |              4 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/CHANNEL_UP_reg_1                                                 |                2 |              4 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/ready_r_reg0                              |                2 |              7 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_err_detect_4byte_i/ready_r_reg0                              |                2 |              7 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg0               |                                                                                                                                                                            |                2 |              7 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0        |                                                                                                                                                                            |                2 |              7 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                  |                5 |              7 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[23]_i_1_n_0        |                                                                                                                                                                            |                3 |              7 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[15]_i_1_n_0        |                                                                                                                                                                            |                2 |              7 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                  |                5 |              7 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA_reg0               |                                                                                                                                                                            |                3 |              7 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/E[0]                                                    | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/CHANNEL_UP_reg_1                                                 |                2 |              7 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_reset_cdc_sync/s_level_out_d3                                                                                 |                7 |              8 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1_n_0        |                                                                                                                                                                            |                2 |              8 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_reset_cdc_sync/s_level_out_d3                                                                                 |                4 |              8 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count                                                   | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_reset_cdc_sync/s_level_out_d3                                                                                 |                3 |              8 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count                                                   | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                  |                2 |              8 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0 | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r0                             |                2 |              8 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count                                                   | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_reset_cdc_sync/s_level_out_d3                                                                                 |                3 |              8 |
|  cam_pclk_IBUF_BUFG                                                         | u_img_data_pkt/wr_fifo_data[7]_i_1_n_0                                                                                                                   | u_img_data_pkt/i_clk_50M_rst_n                                                                                                                                             |                3 |              8 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/TX_DATA[31]_i_1_n_0        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/p_1_in16_in                                  |                2 |              8 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/p_0_in__0                               |                4 |              8 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count                                                   | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/rxfsm_soft_reset_r                                                                                  |                2 |              8 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/consecutive_commas_r0 | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/counter1_r0                             |                4 |              8 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_lane_init_sm_4byte_i/p_0_in__0                               |                3 |              8 |
|  i2c_dri_clk_BUFG                                                           | u_i2c_cfg/i2c_exec                                                                                                                                       | u_img_data_pkt/i_clk_50M_rst_n                                                                                                                                             |                5 |              8 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/reset_lanes_i                                                    |                5 |              9 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_init_sm_i/reset_lanes_i                                                    |                2 |              9 |
|  aurora_module_u0/gt_ref_clk                                                |                                                                                                                                                          |                                                                                                                                                                            |                2 |              9 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_count[9]_i_2__0_n_0                                     | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                             |                3 |             10 |
|  cam_pclk_IBUF_BUFG                                                         |                                                                                                                                                          | u_img_data_pkt/i_clk_50M_rst_n                                                                                                                                             |                4 |             10 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count[9]_i_2_n_0                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                             |                3 |             10 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count[9]_i_2_n_0                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                             |                3 |             10 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_count[9]_i_2__0_n_0                                     | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/SR[0]                                             |                3 |             10 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/standard_cc_module_i/count_24d_srl_r0                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                            |                3 |             11 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/standard_cc_module_i/count_24d_srl_r0                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                            |                2 |             11 |
|  instance_name/inst/clk_out1                                                |                                                                                                                                                          | u_img_data_pkt/i_clk_50M_rst_n                                                                                                                                             |                3 |             11 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3          |                4 |             12 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3          |                3 |             12 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0                                      | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/clear                                                                               |                4 |             13 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_bypass_count[0]_i_2_n_0                                      | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/clear                                                                               |                4 |             13 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                   |                5 |             14 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/standard_cc_module_i/count_16d_srl_r0                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                            |                2 |             15 |
|  i2c_dri_clk_BUFG                                                           | u_i2c_cfg/sel                                                                                                                                            | u_img_data_pkt/i_clk_50M_rst_n                                                                                                                                             |                4 |             15 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/standard_cc_module_i/count_16d_srl_r0                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                            |                2 |             15 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/reset_lanes_flop_i_0       | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler0_i/SS[0]            |                3 |             16 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sel                                                               | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                                                         |                4 |             16 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                       | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                            |                4 |             16 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/original_rd_data0  |                                                                                                                                                                            |                3 |             16 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/next_rd_data       | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3          |                5 |             16 |
|  i_clk_50M_IBUF_BUFG                                                        | rst_gen_module_U0/r_cnt                                                                                                                                  |                                                                                                                                                                            |                4 |             16 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/sel                                                               | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                                                         |                4 |             16 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/next_rd_data       | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3          |                4 |             16 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gtrxreset_seq_i/original_rd_data0  |                                                                                                                                                                            |                2 |             16 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                       | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                            |                4 |             16 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/reset_lanes_flop_i_0       |                                                                                                                                                                            |                5 |             16 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/reset_lanes_flop_i_0       | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler0_i/SS[0]            |                2 |             16 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/reset_lanes_flop_i         |                                                                                                                                                                            |                5 |             16 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/reset_lanes_flop_i         | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler0_i/SS[0]            |                4 |             16 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_err_detect_i/wait_for_lane_up_r0                                           |                5 |             16 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_global_logic_i/channel_err_detect_i/wait_for_lane_up_r0                                           |                5 |             16 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/reset_lanes_flop_i_0       |                                                                                                                                                                            |                5 |             16 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/reset_lanes_flop_i         |                                                                                                                                                                            |                5 |             16 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_sym_gen_4byte_i/reset_lanes_flop_i         | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_scrambler_top_i/aurora_8b10b_0_scrambler0_i/SS[0]            |                3 |             16 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | u_img_data_pkt/r_rd_cnt[0]_i_1_n_0                                                                                                                       | u_img_data_pkt/i_clk_50M_rst_n                                                                                                                                             |                4 |             16 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/time_out_counter                                                  | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/reset_time_out                                                                      |                5 |             17 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/time_out_counter                                                  | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_txresetfsm_i/reset_time_out                                                                      |                5 |             17 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter                                                  | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                              |                5 |             18 |
|  i_clk_50M_IBUF_BUFG                                                        | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter                                                  | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                              |                5 |             18 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_tx_ll_i/tx_ll_control_i/E[0]                                                    |                                                                                                                                                                            |                6 |             19 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d3                      |                6 |             22 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/aurora_8b10b_0_aurora_lane_4byte_0_i/aurora_8b10b_0_hotplug_i/rx_cc_cdc_sync/s_level_out_d3                      |                6 |             22 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK | u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                      | u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                   |                7 |             22 |
|  i2c_dri_clk_BUFG                                                           | u_i2c_dri/addr_t                                                                                                                                         | u_img_data_pkt/i_clk_50M_rst_n                                                                                                                                             |                8 |             23 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | u_img_data_pkt/i_clk_50M_rst_n                                                                                                                                             |                9 |             27 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                            |                9 |             31 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                            |                8 |             31 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rx_reset_i                                                                                       |               13 |             33 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          | aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_u0/inst/gt_wrapper_i/gt_rx_reset_i                                                                                       |               16 |             33 |
|  cam_pclk_IBUF_BUFG                                                         | u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                      | u_img_data_pkt/async_fifo_2048x8b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                          |                7 |             33 |
|  i2c_dri_clk_BUFG                                                           |                                                                                                                                                          | u_img_data_pkt/i_clk_50M_rst_n                                                                                                                                             |               31 |             43 |
|  cam_pclk_IBUF_BUFG                                                         |                                                                                                                                                          |                                                                                                                                                                            |               17 |             68 |
|  i_clk_50M_IBUF_BUFG                                                        |                                                                                                                                                          |                                                                                                                                                                            |               51 |            153 |
|  aurora_module_u0/aurora_channel_u1/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          |                                                                                                                                                                            |               58 |            275 |
|  aurora_module_u0/aurora_channel_u0/aurora_8b10b_0_CLOCK_MODULE_u0/USER_CLK |                                                                                                                                                          |                                                                                                                                                                            |               89 |            358 |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


