#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: bxy_d_32_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "bxy_d_32_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct blurx_blurx_1_merged476_448_to_blurx_blurx_ld1_merged481_416_cache {
	// RAM Box: {[31, 1087], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_449_to_blurx_blurx_ld1_merged481_417_cache {
	// RAM Box: {[30, 1086], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_450_to_blurx_blurx_ld1_merged481_418_cache {
	// RAM Box: {[29, 1085], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_451_to_blurx_blurx_ld1_merged481_419_cache {
	// RAM Box: {[28, 1084], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_452_to_blurx_blurx_ld1_merged481_420_cache {
	// RAM Box: {[27, 1083], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_453_to_blurx_blurx_ld1_merged481_421_cache {
	// RAM Box: {[26, 1082], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_454_to_blurx_blurx_ld1_merged481_422_cache {
	// RAM Box: {[25, 1081], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_455_to_blurx_blurx_ld1_merged481_423_cache {
	// RAM Box: {[24, 1080], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_456_to_blurx_blurx_ld1_merged481_424_cache {
	// RAM Box: {[23, 1079], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_457_to_blurx_blurx_ld1_merged481_425_cache {
	// RAM Box: {[22, 1078], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_458_to_blurx_blurx_ld1_merged481_426_cache {
	// RAM Box: {[21, 1077], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_459_to_blurx_blurx_ld1_merged481_427_cache {
	// RAM Box: {[20, 1076], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_460_to_blurx_blurx_ld1_merged481_428_cache {
	// RAM Box: {[19, 1075], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_461_to_blurx_blurx_ld1_merged481_429_cache {
	// RAM Box: {[18, 1074], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_462_to_blurx_blurx_ld1_merged481_430_cache {
	// RAM Box: {[17, 1073], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_463_to_blurx_blurx_ld1_merged481_431_cache {
	// RAM Box: {[16, 1072], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_464_to_blurx_blurx_ld1_merged481_432_cache {
	// RAM Box: {[15, 1071], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_465_to_blurx_blurx_ld1_merged481_433_cache {
	// RAM Box: {[14, 1070], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_466_to_blurx_blurx_ld1_merged481_434_cache {
	// RAM Box: {[13, 1069], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_467_to_blurx_blurx_ld1_merged481_435_cache {
	// RAM Box: {[12, 1068], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_468_to_blurx_blurx_ld1_merged481_436_cache {
	// RAM Box: {[11, 1067], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_469_to_blurx_blurx_ld1_merged481_437_cache {
	// RAM Box: {[10, 1066], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_470_to_blurx_blurx_ld1_merged481_438_cache {
	// RAM Box: {[9, 1065], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_471_to_blurx_blurx_ld1_merged481_439_cache {
	// RAM Box: {[8, 1064], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_472_to_blurx_blurx_ld1_merged481_440_cache {
	// RAM Box: {[7, 1063], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_473_to_blurx_blurx_ld1_merged481_441_cache {
	// RAM Box: {[6, 1062], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_474_to_blurx_blurx_ld1_merged481_442_cache {
	// RAM Box: {[5, 1061], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_475_to_blurx_blurx_ld1_merged481_443_cache {
	// RAM Box: {[4, 1060], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_476_to_blurx_blurx_ld1_merged481_444_cache {
	// RAM Box: {[3, 1059], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_477_to_blurx_blurx_ld1_merged481_445_cache {
	// RAM Box: {[2, 1058], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_478_to_blurx_blurx_ld1_merged481_446_cache {
	// RAM Box: {[1, 1057], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged476_479_to_blurx_blurx_ld1_merged481_447_cache {
	// RAM Box: {[0, 1056], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_cache {
  // Reader addrs...
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[31 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[30 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[29 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[28 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[27 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[26 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[25 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[24 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[23 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[22 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[21 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[20 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[19 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[18 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[17 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[16 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[15 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[14 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[13 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[12 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[11 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[10 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[9 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[8 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[7 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[6 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[5 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[4 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[3 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[2 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[1 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
    // { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // # of banks: 32
  blurx_blurx_1_merged476_448_to_blurx_blurx_ld1_merged481_416_cache blurx_blurx_1_merged476_448_to_blurx_blurx_ld1_merged481_416;
  blurx_blurx_1_merged476_449_to_blurx_blurx_ld1_merged481_417_cache blurx_blurx_1_merged476_449_to_blurx_blurx_ld1_merged481_417;
  blurx_blurx_1_merged476_450_to_blurx_blurx_ld1_merged481_418_cache blurx_blurx_1_merged476_450_to_blurx_blurx_ld1_merged481_418;
  blurx_blurx_1_merged476_451_to_blurx_blurx_ld1_merged481_419_cache blurx_blurx_1_merged476_451_to_blurx_blurx_ld1_merged481_419;
  blurx_blurx_1_merged476_452_to_blurx_blurx_ld1_merged481_420_cache blurx_blurx_1_merged476_452_to_blurx_blurx_ld1_merged481_420;
  blurx_blurx_1_merged476_453_to_blurx_blurx_ld1_merged481_421_cache blurx_blurx_1_merged476_453_to_blurx_blurx_ld1_merged481_421;
  blurx_blurx_1_merged476_454_to_blurx_blurx_ld1_merged481_422_cache blurx_blurx_1_merged476_454_to_blurx_blurx_ld1_merged481_422;
  blurx_blurx_1_merged476_455_to_blurx_blurx_ld1_merged481_423_cache blurx_blurx_1_merged476_455_to_blurx_blurx_ld1_merged481_423;
  blurx_blurx_1_merged476_456_to_blurx_blurx_ld1_merged481_424_cache blurx_blurx_1_merged476_456_to_blurx_blurx_ld1_merged481_424;
  blurx_blurx_1_merged476_457_to_blurx_blurx_ld1_merged481_425_cache blurx_blurx_1_merged476_457_to_blurx_blurx_ld1_merged481_425;
  blurx_blurx_1_merged476_458_to_blurx_blurx_ld1_merged481_426_cache blurx_blurx_1_merged476_458_to_blurx_blurx_ld1_merged481_426;
  blurx_blurx_1_merged476_459_to_blurx_blurx_ld1_merged481_427_cache blurx_blurx_1_merged476_459_to_blurx_blurx_ld1_merged481_427;
  blurx_blurx_1_merged476_460_to_blurx_blurx_ld1_merged481_428_cache blurx_blurx_1_merged476_460_to_blurx_blurx_ld1_merged481_428;
  blurx_blurx_1_merged476_461_to_blurx_blurx_ld1_merged481_429_cache blurx_blurx_1_merged476_461_to_blurx_blurx_ld1_merged481_429;
  blurx_blurx_1_merged476_462_to_blurx_blurx_ld1_merged481_430_cache blurx_blurx_1_merged476_462_to_blurx_blurx_ld1_merged481_430;
  blurx_blurx_1_merged476_463_to_blurx_blurx_ld1_merged481_431_cache blurx_blurx_1_merged476_463_to_blurx_blurx_ld1_merged481_431;
  blurx_blurx_1_merged476_464_to_blurx_blurx_ld1_merged481_432_cache blurx_blurx_1_merged476_464_to_blurx_blurx_ld1_merged481_432;
  blurx_blurx_1_merged476_465_to_blurx_blurx_ld1_merged481_433_cache blurx_blurx_1_merged476_465_to_blurx_blurx_ld1_merged481_433;
  blurx_blurx_1_merged476_466_to_blurx_blurx_ld1_merged481_434_cache blurx_blurx_1_merged476_466_to_blurx_blurx_ld1_merged481_434;
  blurx_blurx_1_merged476_467_to_blurx_blurx_ld1_merged481_435_cache blurx_blurx_1_merged476_467_to_blurx_blurx_ld1_merged481_435;
  blurx_blurx_1_merged476_468_to_blurx_blurx_ld1_merged481_436_cache blurx_blurx_1_merged476_468_to_blurx_blurx_ld1_merged481_436;
  blurx_blurx_1_merged476_469_to_blurx_blurx_ld1_merged481_437_cache blurx_blurx_1_merged476_469_to_blurx_blurx_ld1_merged481_437;
  blurx_blurx_1_merged476_470_to_blurx_blurx_ld1_merged481_438_cache blurx_blurx_1_merged476_470_to_blurx_blurx_ld1_merged481_438;
  blurx_blurx_1_merged476_471_to_blurx_blurx_ld1_merged481_439_cache blurx_blurx_1_merged476_471_to_blurx_blurx_ld1_merged481_439;
  blurx_blurx_1_merged476_472_to_blurx_blurx_ld1_merged481_440_cache blurx_blurx_1_merged476_472_to_blurx_blurx_ld1_merged481_440;
  blurx_blurx_1_merged476_473_to_blurx_blurx_ld1_merged481_441_cache blurx_blurx_1_merged476_473_to_blurx_blurx_ld1_merged481_441;
  blurx_blurx_1_merged476_474_to_blurx_blurx_ld1_merged481_442_cache blurx_blurx_1_merged476_474_to_blurx_blurx_ld1_merged481_442;
  blurx_blurx_1_merged476_475_to_blurx_blurx_ld1_merged481_443_cache blurx_blurx_1_merged476_475_to_blurx_blurx_ld1_merged481_443;
  blurx_blurx_1_merged476_476_to_blurx_blurx_ld1_merged481_444_cache blurx_blurx_1_merged476_476_to_blurx_blurx_ld1_merged481_444;
  blurx_blurx_1_merged476_477_to_blurx_blurx_ld1_merged481_445_cache blurx_blurx_1_merged476_477_to_blurx_blurx_ld1_merged481_445;
  blurx_blurx_1_merged476_478_to_blurx_blurx_ld1_merged481_446_cache blurx_blurx_1_merged476_478_to_blurx_blurx_ld1_merged481_446;
  blurx_blurx_1_merged476_479_to_blurx_blurx_ld1_merged481_447_cache blurx_blurx_1_merged476_479_to_blurx_blurx_ld1_merged481_447;
};



inline void blurx_blurx_1_merged476_448_write(hw_uint<16>& blurx_blurx_1_merged476_448, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_448_to_blurx_blurx_ld1_merged481_416.push(blurx_blurx_1_merged476_448);
}

inline void blurx_blurx_1_merged476_449_write(hw_uint<16>& blurx_blurx_1_merged476_449, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_449_to_blurx_blurx_ld1_merged481_417.push(blurx_blurx_1_merged476_449);
}

inline void blurx_blurx_1_merged476_450_write(hw_uint<16>& blurx_blurx_1_merged476_450, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_450_to_blurx_blurx_ld1_merged481_418.push(blurx_blurx_1_merged476_450);
}

inline void blurx_blurx_1_merged476_451_write(hw_uint<16>& blurx_blurx_1_merged476_451, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_451_to_blurx_blurx_ld1_merged481_419.push(blurx_blurx_1_merged476_451);
}

inline void blurx_blurx_1_merged476_452_write(hw_uint<16>& blurx_blurx_1_merged476_452, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_452_to_blurx_blurx_ld1_merged481_420.push(blurx_blurx_1_merged476_452);
}

inline void blurx_blurx_1_merged476_453_write(hw_uint<16>& blurx_blurx_1_merged476_453, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_453_to_blurx_blurx_ld1_merged481_421.push(blurx_blurx_1_merged476_453);
}

inline void blurx_blurx_1_merged476_454_write(hw_uint<16>& blurx_blurx_1_merged476_454, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_454_to_blurx_blurx_ld1_merged481_422.push(blurx_blurx_1_merged476_454);
}

inline void blurx_blurx_1_merged476_455_write(hw_uint<16>& blurx_blurx_1_merged476_455, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_455_to_blurx_blurx_ld1_merged481_423.push(blurx_blurx_1_merged476_455);
}

inline void blurx_blurx_1_merged476_456_write(hw_uint<16>& blurx_blurx_1_merged476_456, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_456_to_blurx_blurx_ld1_merged481_424.push(blurx_blurx_1_merged476_456);
}

inline void blurx_blurx_1_merged476_457_write(hw_uint<16>& blurx_blurx_1_merged476_457, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_457_to_blurx_blurx_ld1_merged481_425.push(blurx_blurx_1_merged476_457);
}

inline void blurx_blurx_1_merged476_458_write(hw_uint<16>& blurx_blurx_1_merged476_458, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_458_to_blurx_blurx_ld1_merged481_426.push(blurx_blurx_1_merged476_458);
}

inline void blurx_blurx_1_merged476_459_write(hw_uint<16>& blurx_blurx_1_merged476_459, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_459_to_blurx_blurx_ld1_merged481_427.push(blurx_blurx_1_merged476_459);
}

inline void blurx_blurx_1_merged476_460_write(hw_uint<16>& blurx_blurx_1_merged476_460, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_460_to_blurx_blurx_ld1_merged481_428.push(blurx_blurx_1_merged476_460);
}

inline void blurx_blurx_1_merged476_461_write(hw_uint<16>& blurx_blurx_1_merged476_461, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_461_to_blurx_blurx_ld1_merged481_429.push(blurx_blurx_1_merged476_461);
}

inline void blurx_blurx_1_merged476_462_write(hw_uint<16>& blurx_blurx_1_merged476_462, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_462_to_blurx_blurx_ld1_merged481_430.push(blurx_blurx_1_merged476_462);
}

inline void blurx_blurx_1_merged476_463_write(hw_uint<16>& blurx_blurx_1_merged476_463, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_463_to_blurx_blurx_ld1_merged481_431.push(blurx_blurx_1_merged476_463);
}

inline void blurx_blurx_1_merged476_464_write(hw_uint<16>& blurx_blurx_1_merged476_464, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_464_to_blurx_blurx_ld1_merged481_432.push(blurx_blurx_1_merged476_464);
}

inline void blurx_blurx_1_merged476_465_write(hw_uint<16>& blurx_blurx_1_merged476_465, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_465_to_blurx_blurx_ld1_merged481_433.push(blurx_blurx_1_merged476_465);
}

inline void blurx_blurx_1_merged476_466_write(hw_uint<16>& blurx_blurx_1_merged476_466, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_466_to_blurx_blurx_ld1_merged481_434.push(blurx_blurx_1_merged476_466);
}

inline void blurx_blurx_1_merged476_467_write(hw_uint<16>& blurx_blurx_1_merged476_467, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_467_to_blurx_blurx_ld1_merged481_435.push(blurx_blurx_1_merged476_467);
}

inline void blurx_blurx_1_merged476_468_write(hw_uint<16>& blurx_blurx_1_merged476_468, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_468_to_blurx_blurx_ld1_merged481_436.push(blurx_blurx_1_merged476_468);
}

inline void blurx_blurx_1_merged476_469_write(hw_uint<16>& blurx_blurx_1_merged476_469, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_469_to_blurx_blurx_ld1_merged481_437.push(blurx_blurx_1_merged476_469);
}

inline void blurx_blurx_1_merged476_470_write(hw_uint<16>& blurx_blurx_1_merged476_470, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_470_to_blurx_blurx_ld1_merged481_438.push(blurx_blurx_1_merged476_470);
}

inline void blurx_blurx_1_merged476_471_write(hw_uint<16>& blurx_blurx_1_merged476_471, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_471_to_blurx_blurx_ld1_merged481_439.push(blurx_blurx_1_merged476_471);
}

inline void blurx_blurx_1_merged476_472_write(hw_uint<16>& blurx_blurx_1_merged476_472, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_472_to_blurx_blurx_ld1_merged481_440.push(blurx_blurx_1_merged476_472);
}

inline void blurx_blurx_1_merged476_473_write(hw_uint<16>& blurx_blurx_1_merged476_473, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_473_to_blurx_blurx_ld1_merged481_441.push(blurx_blurx_1_merged476_473);
}

inline void blurx_blurx_1_merged476_474_write(hw_uint<16>& blurx_blurx_1_merged476_474, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_474_to_blurx_blurx_ld1_merged481_442.push(blurx_blurx_1_merged476_474);
}

inline void blurx_blurx_1_merged476_475_write(hw_uint<16>& blurx_blurx_1_merged476_475, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_475_to_blurx_blurx_ld1_merged481_443.push(blurx_blurx_1_merged476_475);
}

inline void blurx_blurx_1_merged476_476_write(hw_uint<16>& blurx_blurx_1_merged476_476, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_476_to_blurx_blurx_ld1_merged481_444.push(blurx_blurx_1_merged476_476);
}

inline void blurx_blurx_1_merged476_477_write(hw_uint<16>& blurx_blurx_1_merged476_477, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_477_to_blurx_blurx_ld1_merged481_445.push(blurx_blurx_1_merged476_477);
}

inline void blurx_blurx_1_merged476_478_write(hw_uint<16>& blurx_blurx_1_merged476_478, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_478_to_blurx_blurx_ld1_merged481_446.push(blurx_blurx_1_merged476_478);
}

inline void blurx_blurx_1_merged476_479_write(hw_uint<16>& blurx_blurx_1_merged476_479, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged476_479_to_blurx_blurx_ld1_merged481_447.push(blurx_blurx_1_merged476_479);
}

inline hw_uint<16> blurx_blurx_ld1_merged481_416_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_416 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[31 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_448 = blurx.blurx_blurx_1_merged476_448_to_blurx_blurx_ld1_merged481_416.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_448;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_417_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_417 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[30 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_449 = blurx.blurx_blurx_1_merged476_449_to_blurx_blurx_ld1_merged481_417.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_449;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_418_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_418 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[29 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_450 = blurx.blurx_blurx_1_merged476_450_to_blurx_blurx_ld1_merged481_418.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_450;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_419_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_419 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[28 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_451 = blurx.blurx_blurx_1_merged476_451_to_blurx_blurx_ld1_merged481_419.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_451;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_420_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_420 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[27 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_452 = blurx.blurx_blurx_1_merged476_452_to_blurx_blurx_ld1_merged481_420.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_452;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_421_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_421 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[26 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_453 = blurx.blurx_blurx_1_merged476_453_to_blurx_blurx_ld1_merged481_421.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_453;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_422_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_422 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[25 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_454 = blurx.blurx_blurx_1_merged476_454_to_blurx_blurx_ld1_merged481_422.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_454;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_423_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_423 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[24 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_455 = blurx.blurx_blurx_1_merged476_455_to_blurx_blurx_ld1_merged481_423.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_455;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_424_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_424 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[23 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_456 = blurx.blurx_blurx_1_merged476_456_to_blurx_blurx_ld1_merged481_424.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_456;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_425_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_425 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[22 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_457 = blurx.blurx_blurx_1_merged476_457_to_blurx_blurx_ld1_merged481_425.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_457;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_426_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_426 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[21 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_458 = blurx.blurx_blurx_1_merged476_458_to_blurx_blurx_ld1_merged481_426.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_458;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_427_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_427 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[20 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_459 = blurx.blurx_blurx_1_merged476_459_to_blurx_blurx_ld1_merged481_427.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_459;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_428_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_428 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[19 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_460 = blurx.blurx_blurx_1_merged476_460_to_blurx_blurx_ld1_merged481_428.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_460;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_429_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_429 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[18 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_461 = blurx.blurx_blurx_1_merged476_461_to_blurx_blurx_ld1_merged481_429.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_461;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_430_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_430 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[17 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_462 = blurx.blurx_blurx_1_merged476_462_to_blurx_blurx_ld1_merged481_430.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_462;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_431_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_431 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[16 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_463 = blurx.blurx_blurx_1_merged476_463_to_blurx_blurx_ld1_merged481_431.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_463;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_432_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_432 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[15 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_464 = blurx.blurx_blurx_1_merged476_464_to_blurx_blurx_ld1_merged481_432.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_464;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_433_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_433 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[14 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_465 = blurx.blurx_blurx_1_merged476_465_to_blurx_blurx_ld1_merged481_433.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_465;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_434_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_434 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[13 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_466 = blurx.blurx_blurx_1_merged476_466_to_blurx_blurx_ld1_merged481_434.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_466;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_435_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_435 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[12 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_467 = blurx.blurx_blurx_1_merged476_467_to_blurx_blurx_ld1_merged481_435.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_467;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_436_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_436 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[11 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_468 = blurx.blurx_blurx_1_merged476_468_to_blurx_blurx_ld1_merged481_436.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_468;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_437_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_437 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[10 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_469 = blurx.blurx_blurx_1_merged476_469_to_blurx_blurx_ld1_merged481_437.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_469;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_438_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_438 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[9 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_470 = blurx.blurx_blurx_1_merged476_470_to_blurx_blurx_ld1_merged481_438.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_470;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_439_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_439 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[8 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_471 = blurx.blurx_blurx_1_merged476_471_to_blurx_blurx_ld1_merged481_439.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_471;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_440_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_440 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[7 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_472 = blurx.blurx_blurx_1_merged476_472_to_blurx_blurx_ld1_merged481_440.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_472;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_441_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_441 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[6 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_473 = blurx.blurx_blurx_1_merged476_473_to_blurx_blurx_ld1_merged481_441.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_473;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_442_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_442 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[5 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_474 = blurx.blurx_blurx_1_merged476_474_to_blurx_blurx_ld1_merged481_442.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_474;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_443_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_443 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[4 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_475 = blurx.blurx_blurx_1_merged476_475_to_blurx_blurx_ld1_merged481_443.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_475;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_444_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_444 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[3 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_476 = blurx.blurx_blurx_1_merged476_476_to_blurx_blurx_ld1_merged481_444.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_476;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_445_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_445 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[2 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_477 = blurx.blurx_blurx_1_merged476_477_to_blurx_blurx_ld1_merged481_445.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_477;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_446_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_446 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[1 + 32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_478 = blurx.blurx_blurx_1_merged476_478_to_blurx_blurx_ld1_merged481_446.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_478;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged481_447_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged481_447 read pattern: { blurx_ld1_merged481[root = 0, blurx_ld2, blurx_ld1] -> blurx[32blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1081 and 0 <= blurx_ld1 <= 33 }
  // Read schedule : { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_blurx_1_merged476_479 = blurx.blurx_blurx_1_merged476_479_to_blurx_blurx_ld1_merged481_447.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged476_479;
  return 0;
}

// # of bundles = 2
// blurx_1_merged476_write
//	blurx_blurx_1_merged476_448
//	blurx_blurx_1_merged476_449
//	blurx_blurx_1_merged476_450
//	blurx_blurx_1_merged476_451
//	blurx_blurx_1_merged476_452
//	blurx_blurx_1_merged476_453
//	blurx_blurx_1_merged476_454
//	blurx_blurx_1_merged476_455
//	blurx_blurx_1_merged476_456
//	blurx_blurx_1_merged476_457
//	blurx_blurx_1_merged476_458
//	blurx_blurx_1_merged476_459
//	blurx_blurx_1_merged476_460
//	blurx_blurx_1_merged476_461
//	blurx_blurx_1_merged476_462
//	blurx_blurx_1_merged476_463
//	blurx_blurx_1_merged476_464
//	blurx_blurx_1_merged476_465
//	blurx_blurx_1_merged476_466
//	blurx_blurx_1_merged476_467
//	blurx_blurx_1_merged476_468
//	blurx_blurx_1_merged476_469
//	blurx_blurx_1_merged476_470
//	blurx_blurx_1_merged476_471
//	blurx_blurx_1_merged476_472
//	blurx_blurx_1_merged476_473
//	blurx_blurx_1_merged476_474
//	blurx_blurx_1_merged476_475
//	blurx_blurx_1_merged476_476
//	blurx_blurx_1_merged476_477
//	blurx_blurx_1_merged476_478
//	blurx_blurx_1_merged476_479
inline void blurx_blurx_1_merged476_write_bundle_write(hw_uint<512>& blurx_1_merged476_write, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
	hw_uint<16> blurx_blurx_1_merged476_448_res = blurx_1_merged476_write.extract<0, 15>();
	blurx_blurx_1_merged476_448_write(blurx_blurx_1_merged476_448_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_449_res = blurx_1_merged476_write.extract<16, 31>();
	blurx_blurx_1_merged476_449_write(blurx_blurx_1_merged476_449_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_450_res = blurx_1_merged476_write.extract<32, 47>();
	blurx_blurx_1_merged476_450_write(blurx_blurx_1_merged476_450_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_451_res = blurx_1_merged476_write.extract<48, 63>();
	blurx_blurx_1_merged476_451_write(blurx_blurx_1_merged476_451_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_452_res = blurx_1_merged476_write.extract<64, 79>();
	blurx_blurx_1_merged476_452_write(blurx_blurx_1_merged476_452_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_453_res = blurx_1_merged476_write.extract<80, 95>();
	blurx_blurx_1_merged476_453_write(blurx_blurx_1_merged476_453_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_454_res = blurx_1_merged476_write.extract<96, 111>();
	blurx_blurx_1_merged476_454_write(blurx_blurx_1_merged476_454_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_455_res = blurx_1_merged476_write.extract<112, 127>();
	blurx_blurx_1_merged476_455_write(blurx_blurx_1_merged476_455_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_456_res = blurx_1_merged476_write.extract<128, 143>();
	blurx_blurx_1_merged476_456_write(blurx_blurx_1_merged476_456_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_457_res = blurx_1_merged476_write.extract<144, 159>();
	blurx_blurx_1_merged476_457_write(blurx_blurx_1_merged476_457_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_458_res = blurx_1_merged476_write.extract<160, 175>();
	blurx_blurx_1_merged476_458_write(blurx_blurx_1_merged476_458_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_459_res = blurx_1_merged476_write.extract<176, 191>();
	blurx_blurx_1_merged476_459_write(blurx_blurx_1_merged476_459_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_460_res = blurx_1_merged476_write.extract<192, 207>();
	blurx_blurx_1_merged476_460_write(blurx_blurx_1_merged476_460_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_461_res = blurx_1_merged476_write.extract<208, 223>();
	blurx_blurx_1_merged476_461_write(blurx_blurx_1_merged476_461_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_462_res = blurx_1_merged476_write.extract<224, 239>();
	blurx_blurx_1_merged476_462_write(blurx_blurx_1_merged476_462_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_463_res = blurx_1_merged476_write.extract<240, 255>();
	blurx_blurx_1_merged476_463_write(blurx_blurx_1_merged476_463_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_464_res = blurx_1_merged476_write.extract<256, 271>();
	blurx_blurx_1_merged476_464_write(blurx_blurx_1_merged476_464_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_465_res = blurx_1_merged476_write.extract<272, 287>();
	blurx_blurx_1_merged476_465_write(blurx_blurx_1_merged476_465_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_466_res = blurx_1_merged476_write.extract<288, 303>();
	blurx_blurx_1_merged476_466_write(blurx_blurx_1_merged476_466_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_467_res = blurx_1_merged476_write.extract<304, 319>();
	blurx_blurx_1_merged476_467_write(blurx_blurx_1_merged476_467_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_468_res = blurx_1_merged476_write.extract<320, 335>();
	blurx_blurx_1_merged476_468_write(blurx_blurx_1_merged476_468_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_469_res = blurx_1_merged476_write.extract<336, 351>();
	blurx_blurx_1_merged476_469_write(blurx_blurx_1_merged476_469_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_470_res = blurx_1_merged476_write.extract<352, 367>();
	blurx_blurx_1_merged476_470_write(blurx_blurx_1_merged476_470_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_471_res = blurx_1_merged476_write.extract<368, 383>();
	blurx_blurx_1_merged476_471_write(blurx_blurx_1_merged476_471_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_472_res = blurx_1_merged476_write.extract<384, 399>();
	blurx_blurx_1_merged476_472_write(blurx_blurx_1_merged476_472_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_473_res = blurx_1_merged476_write.extract<400, 415>();
	blurx_blurx_1_merged476_473_write(blurx_blurx_1_merged476_473_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_474_res = blurx_1_merged476_write.extract<416, 431>();
	blurx_blurx_1_merged476_474_write(blurx_blurx_1_merged476_474_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_475_res = blurx_1_merged476_write.extract<432, 447>();
	blurx_blurx_1_merged476_475_write(blurx_blurx_1_merged476_475_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_476_res = blurx_1_merged476_write.extract<448, 463>();
	blurx_blurx_1_merged476_476_write(blurx_blurx_1_merged476_476_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_477_res = blurx_1_merged476_write.extract<464, 479>();
	blurx_blurx_1_merged476_477_write(blurx_blurx_1_merged476_477_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_478_res = blurx_1_merged476_write.extract<480, 495>();
	blurx_blurx_1_merged476_478_write(blurx_blurx_1_merged476_478_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged476_479_res = blurx_1_merged476_write.extract<496, 511>();
	blurx_blurx_1_merged476_479_write(blurx_blurx_1_merged476_479_res, blurx, root, blurx_0, blurx_1, dynamic_address);
}

// blurx_ld1_merged481_read
//	blurx_blurx_ld1_merged481_416
//	blurx_blurx_ld1_merged481_417
//	blurx_blurx_ld1_merged481_418
//	blurx_blurx_ld1_merged481_419
//	blurx_blurx_ld1_merged481_420
//	blurx_blurx_ld1_merged481_421
//	blurx_blurx_ld1_merged481_422
//	blurx_blurx_ld1_merged481_423
//	blurx_blurx_ld1_merged481_424
//	blurx_blurx_ld1_merged481_425
//	blurx_blurx_ld1_merged481_426
//	blurx_blurx_ld1_merged481_427
//	blurx_blurx_ld1_merged481_428
//	blurx_blurx_ld1_merged481_429
//	blurx_blurx_ld1_merged481_430
//	blurx_blurx_ld1_merged481_431
//	blurx_blurx_ld1_merged481_432
//	blurx_blurx_ld1_merged481_433
//	blurx_blurx_ld1_merged481_434
//	blurx_blurx_ld1_merged481_435
//	blurx_blurx_ld1_merged481_436
//	blurx_blurx_ld1_merged481_437
//	blurx_blurx_ld1_merged481_438
//	blurx_blurx_ld1_merged481_439
//	blurx_blurx_ld1_merged481_440
//	blurx_blurx_ld1_merged481_441
//	blurx_blurx_ld1_merged481_442
//	blurx_blurx_ld1_merged481_443
//	blurx_blurx_ld1_merged481_444
//	blurx_blurx_ld1_merged481_445
//	blurx_blurx_ld1_merged481_446
//	blurx_blurx_ld1_merged481_447
inline hw_uint<512> blurx_blurx_ld1_merged481_read_bundle_read(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
  // # of ports in bundle: 32
    // blurx_blurx_ld1_merged481_416
    // blurx_blurx_ld1_merged481_417
    // blurx_blurx_ld1_merged481_418
    // blurx_blurx_ld1_merged481_419
    // blurx_blurx_ld1_merged481_420
    // blurx_blurx_ld1_merged481_421
    // blurx_blurx_ld1_merged481_422
    // blurx_blurx_ld1_merged481_423
    // blurx_blurx_ld1_merged481_424
    // blurx_blurx_ld1_merged481_425
    // blurx_blurx_ld1_merged481_426
    // blurx_blurx_ld1_merged481_427
    // blurx_blurx_ld1_merged481_428
    // blurx_blurx_ld1_merged481_429
    // blurx_blurx_ld1_merged481_430
    // blurx_blurx_ld1_merged481_431
    // blurx_blurx_ld1_merged481_432
    // blurx_blurx_ld1_merged481_433
    // blurx_blurx_ld1_merged481_434
    // blurx_blurx_ld1_merged481_435
    // blurx_blurx_ld1_merged481_436
    // blurx_blurx_ld1_merged481_437
    // blurx_blurx_ld1_merged481_438
    // blurx_blurx_ld1_merged481_439
    // blurx_blurx_ld1_merged481_440
    // blurx_blurx_ld1_merged481_441
    // blurx_blurx_ld1_merged481_442
    // blurx_blurx_ld1_merged481_443
    // blurx_blurx_ld1_merged481_444
    // blurx_blurx_ld1_merged481_445
    // blurx_blurx_ld1_merged481_446
    // blurx_blurx_ld1_merged481_447

	hw_uint<512> result;
	hw_uint<16> blurx_blurx_ld1_merged481_416_res = blurx_blurx_ld1_merged481_416_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<0, 512>(result, blurx_blurx_ld1_merged481_416_res);
	hw_uint<16> blurx_blurx_ld1_merged481_417_res = blurx_blurx_ld1_merged481_417_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<16, 512>(result, blurx_blurx_ld1_merged481_417_res);
	hw_uint<16> blurx_blurx_ld1_merged481_418_res = blurx_blurx_ld1_merged481_418_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<32, 512>(result, blurx_blurx_ld1_merged481_418_res);
	hw_uint<16> blurx_blurx_ld1_merged481_419_res = blurx_blurx_ld1_merged481_419_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<48, 512>(result, blurx_blurx_ld1_merged481_419_res);
	hw_uint<16> blurx_blurx_ld1_merged481_420_res = blurx_blurx_ld1_merged481_420_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<64, 512>(result, blurx_blurx_ld1_merged481_420_res);
	hw_uint<16> blurx_blurx_ld1_merged481_421_res = blurx_blurx_ld1_merged481_421_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<80, 512>(result, blurx_blurx_ld1_merged481_421_res);
	hw_uint<16> blurx_blurx_ld1_merged481_422_res = blurx_blurx_ld1_merged481_422_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<96, 512>(result, blurx_blurx_ld1_merged481_422_res);
	hw_uint<16> blurx_blurx_ld1_merged481_423_res = blurx_blurx_ld1_merged481_423_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<112, 512>(result, blurx_blurx_ld1_merged481_423_res);
	hw_uint<16> blurx_blurx_ld1_merged481_424_res = blurx_blurx_ld1_merged481_424_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<128, 512>(result, blurx_blurx_ld1_merged481_424_res);
	hw_uint<16> blurx_blurx_ld1_merged481_425_res = blurx_blurx_ld1_merged481_425_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<144, 512>(result, blurx_blurx_ld1_merged481_425_res);
	hw_uint<16> blurx_blurx_ld1_merged481_426_res = blurx_blurx_ld1_merged481_426_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<160, 512>(result, blurx_blurx_ld1_merged481_426_res);
	hw_uint<16> blurx_blurx_ld1_merged481_427_res = blurx_blurx_ld1_merged481_427_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<176, 512>(result, blurx_blurx_ld1_merged481_427_res);
	hw_uint<16> blurx_blurx_ld1_merged481_428_res = blurx_blurx_ld1_merged481_428_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<192, 512>(result, blurx_blurx_ld1_merged481_428_res);
	hw_uint<16> blurx_blurx_ld1_merged481_429_res = blurx_blurx_ld1_merged481_429_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<208, 512>(result, blurx_blurx_ld1_merged481_429_res);
	hw_uint<16> blurx_blurx_ld1_merged481_430_res = blurx_blurx_ld1_merged481_430_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<224, 512>(result, blurx_blurx_ld1_merged481_430_res);
	hw_uint<16> blurx_blurx_ld1_merged481_431_res = blurx_blurx_ld1_merged481_431_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<240, 512>(result, blurx_blurx_ld1_merged481_431_res);
	hw_uint<16> blurx_blurx_ld1_merged481_432_res = blurx_blurx_ld1_merged481_432_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<256, 512>(result, blurx_blurx_ld1_merged481_432_res);
	hw_uint<16> blurx_blurx_ld1_merged481_433_res = blurx_blurx_ld1_merged481_433_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<272, 512>(result, blurx_blurx_ld1_merged481_433_res);
	hw_uint<16> blurx_blurx_ld1_merged481_434_res = blurx_blurx_ld1_merged481_434_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<288, 512>(result, blurx_blurx_ld1_merged481_434_res);
	hw_uint<16> blurx_blurx_ld1_merged481_435_res = blurx_blurx_ld1_merged481_435_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<304, 512>(result, blurx_blurx_ld1_merged481_435_res);
	hw_uint<16> blurx_blurx_ld1_merged481_436_res = blurx_blurx_ld1_merged481_436_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<320, 512>(result, blurx_blurx_ld1_merged481_436_res);
	hw_uint<16> blurx_blurx_ld1_merged481_437_res = blurx_blurx_ld1_merged481_437_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<336, 512>(result, blurx_blurx_ld1_merged481_437_res);
	hw_uint<16> blurx_blurx_ld1_merged481_438_res = blurx_blurx_ld1_merged481_438_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<352, 512>(result, blurx_blurx_ld1_merged481_438_res);
	hw_uint<16> blurx_blurx_ld1_merged481_439_res = blurx_blurx_ld1_merged481_439_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<368, 512>(result, blurx_blurx_ld1_merged481_439_res);
	hw_uint<16> blurx_blurx_ld1_merged481_440_res = blurx_blurx_ld1_merged481_440_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<384, 512>(result, blurx_blurx_ld1_merged481_440_res);
	hw_uint<16> blurx_blurx_ld1_merged481_441_res = blurx_blurx_ld1_merged481_441_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<400, 512>(result, blurx_blurx_ld1_merged481_441_res);
	hw_uint<16> blurx_blurx_ld1_merged481_442_res = blurx_blurx_ld1_merged481_442_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<416, 512>(result, blurx_blurx_ld1_merged481_442_res);
	hw_uint<16> blurx_blurx_ld1_merged481_443_res = blurx_blurx_ld1_merged481_443_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<432, 512>(result, blurx_blurx_ld1_merged481_443_res);
	hw_uint<16> blurx_blurx_ld1_merged481_444_res = blurx_blurx_ld1_merged481_444_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<448, 512>(result, blurx_blurx_ld1_merged481_444_res);
	hw_uint<16> blurx_blurx_ld1_merged481_445_res = blurx_blurx_ld1_merged481_445_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<464, 512>(result, blurx_blurx_ld1_merged481_445_res);
	hw_uint<16> blurx_blurx_ld1_merged481_446_res = blurx_blurx_ld1_merged481_446_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<480, 512>(result, blurx_blurx_ld1_merged481_446_res);
	hw_uint<16> blurx_blurx_ld1_merged481_447_res = blurx_blurx_ld1_merged481_447_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<496, 512>(result, blurx_blurx_ld1_merged481_447_res);
	return result;
}

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320_merged_banks_3_cache {
	// RAM Box: {[31, 1087], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321_merged_banks_3_cache {
	// RAM Box: {[30, 1086], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322_merged_banks_3_cache {
	// RAM Box: {[29, 1085], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323_merged_banks_3_cache {
	// RAM Box: {[28, 1084], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324_merged_banks_3_cache {
	// RAM Box: {[27, 1083], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325_merged_banks_3_cache {
	// RAM Box: {[26, 1082], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326_merged_banks_3_cache {
	// RAM Box: {[25, 1081], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327_merged_banks_3_cache {
	// RAM Box: {[24, 1080], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328_merged_banks_3_cache {
	// RAM Box: {[23, 1079], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329_merged_banks_3_cache {
	// RAM Box: {[22, 1078], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330_merged_banks_3_cache {
	// RAM Box: {[21, 1077], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331_merged_banks_3_cache {
	// RAM Box: {[20, 1076], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332_merged_banks_3_cache {
	// RAM Box: {[19, 1075], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333_merged_banks_3_cache {
	// RAM Box: {[18, 1074], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334_merged_banks_3_cache {
	// RAM Box: {[17, 1073], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335_merged_banks_3_cache {
	// RAM Box: {[16, 1072], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336_merged_banks_3_cache {
	// RAM Box: {[15, 1071], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337_merged_banks_3_cache {
	// RAM Box: {[14, 1070], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338_merged_banks_3_cache {
	// RAM Box: {[13, 1069], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339_merged_banks_3_cache {
	// RAM Box: {[12, 1068], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340_merged_banks_3_cache {
	// RAM Box: {[11, 1067], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341_merged_banks_3_cache {
	// RAM Box: {[10, 1066], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342_merged_banks_3_cache {
	// RAM Box: {[9, 1065], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343_merged_banks_3_cache {
	// RAM Box: {[8, 1064], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344_merged_banks_3_cache {
	// RAM Box: {[7, 1063], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345_merged_banks_3_cache {
	// RAM Box: {[6, 1062], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346_merged_banks_3_cache {
	// RAM Box: {[5, 1061], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347_merged_banks_3_cache {
	// RAM Box: {[4, 1060], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348_merged_banks_3_cache {
	// RAM Box: {[3, 1059], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349_merged_banks_3_cache {
	// RAM Box: {[2, 1058], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350_merged_banks_3_cache {
	// RAM Box: {[1, 1057], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351_merged_banks_3_cache {
	// RAM Box: {[0, 1056], [0, 1081]}
	// Capacity: 69
	// # of read delays: 3
  // 0, 34, 68
	hw_uint<16> f0;
	fifo<hw_uint<16>, 33> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 33> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_34() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct blurx_FIFO_buf8_cache {
  // Reader addrs...
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[31 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[31 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[31 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[30 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[30 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[30 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[29 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[29 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[29 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[28 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[28 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[28 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[27 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[27 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[27 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[26 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[26 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[26 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[25 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[25 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[25 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[24 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[24 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[24 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[23 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[23 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[23 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[22 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[22 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[22 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[21 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[21 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[21 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[20 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[20 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[20 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[19 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[19 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[19 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[18 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[18 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[18 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[17 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[17 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[17 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[16 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[16 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[16 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[15 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[15 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[15 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[14 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[14 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[14 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[13 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[13 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[13 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[12 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[12 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[12 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[11 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[11 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[11 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[10 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[10 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[10 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[9 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[9 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[9 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[8 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[8 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[8 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[7 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[7 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[7 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[6 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[6 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[6 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[5 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[5 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[5 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[4 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[4 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[4 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[3 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[3 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[3 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[2 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[2 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[2 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[1 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[1 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[1 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
    // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // # of banks: 32
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350_merged_banks_3;
  blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351_merged_banks_3_cache blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351_merged_banks_3;
};



inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350);
}

inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351_merged_banks_3.push(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351);
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_224_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_224 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[31 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_225_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_225 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[31 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_226_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_226 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[31 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_227_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_227 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[30 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_228_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_228 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[30 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_229_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_229 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[30 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_230_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_230 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[29 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_231_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_231 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[29 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_232_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_232 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[29 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_233_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_233 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[28 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_234_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_234 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[28 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_235_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_235 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[28 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_236_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_236 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[27 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_237_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_237 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[27 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_238_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_238 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[27 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_239_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_239 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[26 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_240_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_240 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[26 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_241_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_241 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[26 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_242_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_242 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[25 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_243_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_243 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[25 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_244_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_244 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[25 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_245_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_245 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[24 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_246_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_246 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[24 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_247_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_247 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[24 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_248_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_248 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[23 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_249_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_249 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[23 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_250_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_250 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[23 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_251_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_251 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[22 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_252_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_252 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[22 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_253_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_253 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[22 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_254_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_254 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[21 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_255_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_255 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[21 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_256_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_256 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[21 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_257_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_257 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[20 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_258_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_258 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[20 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_259_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_259 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[20 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_260_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_260 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[19 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_261_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_261 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[19 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_262_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_262 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[19 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_263_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_263 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[18 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_264_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_264 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[18 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_265_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_265 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[18 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_266_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_266 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[17 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_267_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_267 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[17 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_268_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_268 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[17 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_269_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_269 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[16 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_270_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_270 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[16 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_271_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_271 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[16 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_272_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_272 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[15 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_273_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_273 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[15 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_274_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_274 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[15 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_275_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_275 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[14 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_276_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_276 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[14 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_277_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_277 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[14 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_278_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_278 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[13 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_279_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_279 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[13 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_280_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_280 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[13 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_281_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_281 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[12 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_282_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_282 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[12 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_283_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_283 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[12 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_284_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_284 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[11 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_285_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_285 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[11 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_286_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_286 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[11 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_287_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_287 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[10 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_288_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_288 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[10 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_289_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_289 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[10 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_290_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_290 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[9 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_291_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_291 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[9 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_292_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_292 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[9 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_293_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_293 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[8 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_294_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_294 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[8 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_295_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_295 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[8 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_296_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_296 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[7 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_297_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_297 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[7 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_298_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_298 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[7 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_299_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_299 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[6 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_300_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_300 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[6 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_301_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_301 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[6 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_302_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_302 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[5 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_303_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_303 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[5 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_304_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_304 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[5 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_305_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_305 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[4 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_306_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_306 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[4 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_307_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_307 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[4 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_308_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_308 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[3 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_309_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_309 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[3 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_310_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_310 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[3 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_311_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_311 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[2 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_312_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_312 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[2 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_313_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_313 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[2 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_314_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_314 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[1 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_315_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_315 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[1 + 32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_316_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_316 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[1 + 32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_317_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_317 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351_merged_banks_3.peek_68();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_318_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_318 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[32bxy_d_32_1, 1 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351_merged_banks_3.peek_34();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_319_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_bxy_d_32_1_merged479_319 read pattern: { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> blurx_FIFO_buf8[32bxy_d_32_1, 2 + bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
  // Read schedule : { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
  // Write schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351_merged_banks_3.peek_0();
  return value_blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351;
  return 0;
}

// # of bundles = 2
// blurx_to_gp_10_ld9_merged485_write
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350
//	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351
inline void blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_write_bundle_write(hw_uint<512>& blurx_to_gp_10_ld9_merged485_write, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_10_ld10, int blurx_to_gp_10_ld9, int dynamic_address) {
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320_res = blurx_to_gp_10_ld9_merged485_write.extract<0, 15>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_320_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321_res = blurx_to_gp_10_ld9_merged485_write.extract<16, 31>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_321_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322_res = blurx_to_gp_10_ld9_merged485_write.extract<32, 47>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_322_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323_res = blurx_to_gp_10_ld9_merged485_write.extract<48, 63>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_323_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324_res = blurx_to_gp_10_ld9_merged485_write.extract<64, 79>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_324_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325_res = blurx_to_gp_10_ld9_merged485_write.extract<80, 95>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_325_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326_res = blurx_to_gp_10_ld9_merged485_write.extract<96, 111>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_326_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327_res = blurx_to_gp_10_ld9_merged485_write.extract<112, 127>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_327_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328_res = blurx_to_gp_10_ld9_merged485_write.extract<128, 143>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_328_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329_res = blurx_to_gp_10_ld9_merged485_write.extract<144, 159>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_329_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330_res = blurx_to_gp_10_ld9_merged485_write.extract<160, 175>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_330_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331_res = blurx_to_gp_10_ld9_merged485_write.extract<176, 191>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_331_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332_res = blurx_to_gp_10_ld9_merged485_write.extract<192, 207>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_332_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333_res = blurx_to_gp_10_ld9_merged485_write.extract<208, 223>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_333_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334_res = blurx_to_gp_10_ld9_merged485_write.extract<224, 239>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_334_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335_res = blurx_to_gp_10_ld9_merged485_write.extract<240, 255>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_335_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336_res = blurx_to_gp_10_ld9_merged485_write.extract<256, 271>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_336_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337_res = blurx_to_gp_10_ld9_merged485_write.extract<272, 287>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_337_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338_res = blurx_to_gp_10_ld9_merged485_write.extract<288, 303>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_338_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339_res = blurx_to_gp_10_ld9_merged485_write.extract<304, 319>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_339_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340_res = blurx_to_gp_10_ld9_merged485_write.extract<320, 335>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_340_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341_res = blurx_to_gp_10_ld9_merged485_write.extract<336, 351>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_341_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342_res = blurx_to_gp_10_ld9_merged485_write.extract<352, 367>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_342_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343_res = blurx_to_gp_10_ld9_merged485_write.extract<368, 383>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_343_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344_res = blurx_to_gp_10_ld9_merged485_write.extract<384, 399>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_344_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345_res = blurx_to_gp_10_ld9_merged485_write.extract<400, 415>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_345_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346_res = blurx_to_gp_10_ld9_merged485_write.extract<416, 431>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_346_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347_res = blurx_to_gp_10_ld9_merged485_write.extract<432, 447>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_347_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348_res = blurx_to_gp_10_ld9_merged485_write.extract<448, 463>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_348_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349_res = blurx_to_gp_10_ld9_merged485_write.extract<464, 479>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_349_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350_res = blurx_to_gp_10_ld9_merged485_write.extract<480, 495>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_350_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351_res = blurx_to_gp_10_ld9_merged485_write.extract<496, 511>();
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351_write(blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_351_res, blurx_FIFO_buf8, root, blurx_to_gp_10_ld10, blurx_to_gp_10_ld9, dynamic_address);
}

// bxy_d_32_1_merged479_read
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_224
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_225
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_226
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_227
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_228
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_229
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_230
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_231
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_232
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_233
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_234
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_235
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_236
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_237
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_238
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_239
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_240
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_241
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_242
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_243
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_244
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_245
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_246
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_247
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_248
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_249
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_250
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_251
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_252
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_253
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_254
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_255
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_256
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_257
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_258
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_259
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_260
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_261
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_262
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_263
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_264
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_265
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_266
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_267
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_268
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_269
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_270
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_271
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_272
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_273
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_274
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_275
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_276
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_277
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_278
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_279
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_280
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_281
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_282
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_283
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_284
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_285
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_286
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_287
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_288
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_289
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_290
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_291
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_292
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_293
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_294
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_295
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_296
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_297
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_298
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_299
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_300
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_301
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_302
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_303
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_304
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_305
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_306
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_307
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_308
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_309
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_310
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_311
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_312
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_313
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_314
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_315
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_316
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_317
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_318
//	blurx_FIFO_buf8_bxy_d_32_1_merged479_319
inline hw_uint<1536> blurx_FIFO_buf8_bxy_d_32_1_merged479_read_bundle_read(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int bxy_d_32_0, int bxy_d_32_1, int dynamic_address) {
  // # of ports in bundle: 96
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_224
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_225
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_226
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_227
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_228
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_229
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_230
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_231
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_232
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_233
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_234
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_235
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_236
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_237
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_238
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_239
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_240
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_241
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_242
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_243
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_244
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_245
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_246
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_247
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_248
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_249
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_250
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_251
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_252
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_253
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_254
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_255
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_256
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_257
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_258
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_259
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_260
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_261
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_262
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_263
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_264
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_265
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_266
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_267
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_268
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_269
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_270
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_271
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_272
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_273
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_274
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_275
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_276
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_277
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_278
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_279
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_280
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_281
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_282
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_283
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_284
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_285
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_286
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_287
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_288
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_289
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_290
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_291
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_292
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_293
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_294
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_295
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_296
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_297
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_298
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_299
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_300
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_301
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_302
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_303
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_304
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_305
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_306
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_307
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_308
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_309
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_310
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_311
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_312
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_313
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_314
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_315
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_316
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_317
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_318
    // blurx_FIFO_buf8_bxy_d_32_1_merged479_319

	hw_uint<1536> result;
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_224_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_224_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<0, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_224_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_225_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_225_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<16, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_225_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_226_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_226_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<32, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_226_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_227_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_227_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<48, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_227_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_228_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_228_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<64, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_228_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_229_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_229_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<80, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_229_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_230_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_230_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<96, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_230_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_231_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_231_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<112, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_231_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_232_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_232_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<128, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_232_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_233_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_233_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<144, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_233_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_234_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_234_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<160, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_234_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_235_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_235_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<176, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_235_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_236_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_236_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<192, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_236_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_237_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_237_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<208, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_237_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_238_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_238_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<224, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_238_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_239_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_239_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<240, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_239_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_240_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_240_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<256, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_240_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_241_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_241_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<272, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_241_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_242_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_242_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<288, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_242_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_243_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_243_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<304, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_243_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_244_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_244_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<320, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_244_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_245_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_245_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<336, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_245_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_246_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_246_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<352, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_246_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_247_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_247_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<368, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_247_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_248_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_248_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<384, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_248_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_249_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_249_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<400, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_249_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_250_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_250_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<416, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_250_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_251_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_251_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<432, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_251_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_252_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_252_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<448, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_252_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_253_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_253_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<464, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_253_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_254_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_254_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<480, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_254_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_255_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_255_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<496, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_255_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_256_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_256_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<512, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_256_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_257_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_257_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<528, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_257_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_258_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_258_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<544, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_258_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_259_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_259_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<560, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_259_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_260_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_260_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<576, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_260_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_261_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_261_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<592, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_261_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_262_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_262_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<608, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_262_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_263_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_263_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<624, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_263_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_264_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_264_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<640, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_264_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_265_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_265_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<656, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_265_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_266_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_266_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<672, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_266_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_267_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_267_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<688, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_267_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_268_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_268_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<704, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_268_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_269_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_269_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<720, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_269_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_270_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_270_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<736, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_270_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_271_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_271_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<752, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_271_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_272_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_272_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<768, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_272_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_273_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_273_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<784, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_273_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_274_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_274_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<800, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_274_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_275_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_275_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<816, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_275_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_276_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_276_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<832, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_276_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_277_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_277_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<848, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_277_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_278_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_278_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<864, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_278_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_279_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_279_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<880, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_279_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_280_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_280_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<896, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_280_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_281_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_281_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<912, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_281_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_282_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_282_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<928, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_282_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_283_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_283_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<944, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_283_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_284_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_284_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<960, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_284_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_285_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_285_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<976, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_285_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_286_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_286_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<992, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_286_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_287_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_287_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1008, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_287_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_288_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_288_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1024, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_288_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_289_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_289_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1040, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_289_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_290_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_290_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1056, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_290_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_291_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_291_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1072, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_291_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_292_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_292_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1088, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_292_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_293_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_293_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1104, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_293_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_294_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_294_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1120, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_294_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_295_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_295_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1136, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_295_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_296_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_296_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1152, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_296_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_297_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_297_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1168, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_297_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_298_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_298_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1184, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_298_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_299_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_299_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1200, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_299_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_300_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_300_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1216, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_300_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_301_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_301_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1232, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_301_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_302_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_302_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1248, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_302_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_303_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_303_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1264, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_303_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_304_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_304_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1280, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_304_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_305_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_305_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1296, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_305_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_306_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_306_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1312, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_306_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_307_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_307_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1328, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_307_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_308_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_308_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1344, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_308_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_309_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_309_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1360, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_309_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_310_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_310_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1376, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_310_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_311_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_311_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1392, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_311_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_312_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_312_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1408, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_312_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_313_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_313_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1424, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_313_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_314_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_314_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1440, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_314_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_315_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_315_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1456, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_315_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_316_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_316_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1472, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_316_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_317_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_317_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1488, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_317_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_318_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_318_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1504, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_318_res);
	hw_uint<16> blurx_FIFO_buf8_bxy_d_32_1_merged479_319_res = blurx_FIFO_buf8_bxy_d_32_1_merged479_319_select(blurx_FIFO_buf8, root, bxy_d_32_0, bxy_d_32_1, dynamic_address);
	set_at<1520, 1536>(result, blurx_FIFO_buf8_bxy_d_32_1_merged479_319_res);
	return result;
}

struct input_input_1_merged473_132_to_input_input_ld5_merged483_100_cache {
	// RAM Box: {[27, 1115], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_133_to_input_input_ld5_merged483_101_cache {
	// RAM Box: {[26, 1114], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_134_to_input_input_ld5_merged483_102_cache {
	// RAM Box: {[25, 1113], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_135_to_input_input_ld5_merged483_103_cache {
	// RAM Box: {[24, 1112], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_136_to_input_input_ld5_merged483_104_cache {
	// RAM Box: {[23, 1111], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_137_to_input_input_ld5_merged483_105_cache {
	// RAM Box: {[22, 1110], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_138_to_input_input_ld5_merged483_106_cache {
	// RAM Box: {[21, 1109], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_139_to_input_input_ld5_merged483_107_cache {
	// RAM Box: {[20, 1108], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_140_to_input_input_ld5_merged483_108_cache {
	// RAM Box: {[19, 1107], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_141_to_input_input_ld5_merged483_109_cache {
	// RAM Box: {[18, 1106], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_142_to_input_input_ld5_merged483_110_cache {
	// RAM Box: {[17, 1105], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_143_to_input_input_ld5_merged483_111_cache {
	// RAM Box: {[16, 1104], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_144_to_input_input_ld5_merged483_112_cache {
	// RAM Box: {[15, 1103], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_145_to_input_input_ld5_merged483_113_cache {
	// RAM Box: {[14, 1102], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_146_to_input_input_ld5_merged483_114_cache {
	// RAM Box: {[13, 1101], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_147_to_input_input_ld5_merged483_115_cache {
	// RAM Box: {[12, 1100], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_148_to_input_input_ld5_merged483_116_cache {
	// RAM Box: {[11, 1099], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_149_to_input_input_ld5_merged483_117_cache {
	// RAM Box: {[10, 1098], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_150_to_input_input_ld5_merged483_118_cache {
	// RAM Box: {[9, 1097], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_151_to_input_input_ld5_merged483_119_cache {
	// RAM Box: {[8, 1096], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_152_to_input_input_ld5_merged483_120_cache {
	// RAM Box: {[7, 1095], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_153_to_input_input_ld5_merged483_121_cache {
	// RAM Box: {[6, 1094], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_154_to_input_input_ld5_merged483_122_cache {
	// RAM Box: {[5, 1093], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_155_to_input_input_ld5_merged483_123_cache {
	// RAM Box: {[4, 1092], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_156_to_input_input_ld5_merged483_124_cache {
	// RAM Box: {[3, 1091], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_157_to_input_input_ld5_merged483_125_cache {
	// RAM Box: {[2, 1090], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_158_to_input_input_ld5_merged483_126_cache {
	// RAM Box: {[1, 1089], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_159_to_input_input_ld5_merged483_127_cache {
	// RAM Box: {[0, 1088], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_128_to_input_input_ld5_merged483_96_cache {
	// RAM Box: {[31, 1119], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_129_to_input_input_ld5_merged483_97_cache {
	// RAM Box: {[30, 1118], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_130_to_input_input_ld5_merged483_98_cache {
	// RAM Box: {[29, 1117], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged473_131_to_input_input_ld5_merged483_99_cache {
	// RAM Box: {[28, 1116], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_cache {
  // Reader addrs...
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[27 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[26 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[25 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[24 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[23 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[22 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[21 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[20 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[19 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[18 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[17 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[16 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[15 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[14 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[13 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[12 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[11 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[10 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[9 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[8 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[7 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[6 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[5 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[4 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[3 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[2 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[1 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[31 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[30 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[29 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
    // { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[28 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // # of banks: 32
  input_input_1_merged473_132_to_input_input_ld5_merged483_100_cache input_input_1_merged473_132_to_input_input_ld5_merged483_100;
  input_input_1_merged473_133_to_input_input_ld5_merged483_101_cache input_input_1_merged473_133_to_input_input_ld5_merged483_101;
  input_input_1_merged473_134_to_input_input_ld5_merged483_102_cache input_input_1_merged473_134_to_input_input_ld5_merged483_102;
  input_input_1_merged473_135_to_input_input_ld5_merged483_103_cache input_input_1_merged473_135_to_input_input_ld5_merged483_103;
  input_input_1_merged473_136_to_input_input_ld5_merged483_104_cache input_input_1_merged473_136_to_input_input_ld5_merged483_104;
  input_input_1_merged473_137_to_input_input_ld5_merged483_105_cache input_input_1_merged473_137_to_input_input_ld5_merged483_105;
  input_input_1_merged473_138_to_input_input_ld5_merged483_106_cache input_input_1_merged473_138_to_input_input_ld5_merged483_106;
  input_input_1_merged473_139_to_input_input_ld5_merged483_107_cache input_input_1_merged473_139_to_input_input_ld5_merged483_107;
  input_input_1_merged473_140_to_input_input_ld5_merged483_108_cache input_input_1_merged473_140_to_input_input_ld5_merged483_108;
  input_input_1_merged473_141_to_input_input_ld5_merged483_109_cache input_input_1_merged473_141_to_input_input_ld5_merged483_109;
  input_input_1_merged473_142_to_input_input_ld5_merged483_110_cache input_input_1_merged473_142_to_input_input_ld5_merged483_110;
  input_input_1_merged473_143_to_input_input_ld5_merged483_111_cache input_input_1_merged473_143_to_input_input_ld5_merged483_111;
  input_input_1_merged473_144_to_input_input_ld5_merged483_112_cache input_input_1_merged473_144_to_input_input_ld5_merged483_112;
  input_input_1_merged473_145_to_input_input_ld5_merged483_113_cache input_input_1_merged473_145_to_input_input_ld5_merged483_113;
  input_input_1_merged473_146_to_input_input_ld5_merged483_114_cache input_input_1_merged473_146_to_input_input_ld5_merged483_114;
  input_input_1_merged473_147_to_input_input_ld5_merged483_115_cache input_input_1_merged473_147_to_input_input_ld5_merged483_115;
  input_input_1_merged473_148_to_input_input_ld5_merged483_116_cache input_input_1_merged473_148_to_input_input_ld5_merged483_116;
  input_input_1_merged473_149_to_input_input_ld5_merged483_117_cache input_input_1_merged473_149_to_input_input_ld5_merged483_117;
  input_input_1_merged473_150_to_input_input_ld5_merged483_118_cache input_input_1_merged473_150_to_input_input_ld5_merged483_118;
  input_input_1_merged473_151_to_input_input_ld5_merged483_119_cache input_input_1_merged473_151_to_input_input_ld5_merged483_119;
  input_input_1_merged473_152_to_input_input_ld5_merged483_120_cache input_input_1_merged473_152_to_input_input_ld5_merged483_120;
  input_input_1_merged473_153_to_input_input_ld5_merged483_121_cache input_input_1_merged473_153_to_input_input_ld5_merged483_121;
  input_input_1_merged473_154_to_input_input_ld5_merged483_122_cache input_input_1_merged473_154_to_input_input_ld5_merged483_122;
  input_input_1_merged473_155_to_input_input_ld5_merged483_123_cache input_input_1_merged473_155_to_input_input_ld5_merged483_123;
  input_input_1_merged473_156_to_input_input_ld5_merged483_124_cache input_input_1_merged473_156_to_input_input_ld5_merged483_124;
  input_input_1_merged473_157_to_input_input_ld5_merged483_125_cache input_input_1_merged473_157_to_input_input_ld5_merged483_125;
  input_input_1_merged473_158_to_input_input_ld5_merged483_126_cache input_input_1_merged473_158_to_input_input_ld5_merged483_126;
  input_input_1_merged473_159_to_input_input_ld5_merged483_127_cache input_input_1_merged473_159_to_input_input_ld5_merged483_127;
  input_input_1_merged473_128_to_input_input_ld5_merged483_96_cache input_input_1_merged473_128_to_input_input_ld5_merged483_96;
  input_input_1_merged473_129_to_input_input_ld5_merged483_97_cache input_input_1_merged473_129_to_input_input_ld5_merged483_97;
  input_input_1_merged473_130_to_input_input_ld5_merged483_98_cache input_input_1_merged473_130_to_input_input_ld5_merged483_98;
  input_input_1_merged473_131_to_input_input_ld5_merged483_99_cache input_input_1_merged473_131_to_input_input_ld5_merged483_99;
};



inline void input_input_1_merged473_128_write(hw_uint<16>& input_input_1_merged473_128, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_128_to_input_input_ld5_merged483_96.push(input_input_1_merged473_128);
}

inline void input_input_1_merged473_129_write(hw_uint<16>& input_input_1_merged473_129, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_129_to_input_input_ld5_merged483_97.push(input_input_1_merged473_129);
}

inline void input_input_1_merged473_130_write(hw_uint<16>& input_input_1_merged473_130, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_130_to_input_input_ld5_merged483_98.push(input_input_1_merged473_130);
}

inline void input_input_1_merged473_131_write(hw_uint<16>& input_input_1_merged473_131, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_131_to_input_input_ld5_merged483_99.push(input_input_1_merged473_131);
}

inline void input_input_1_merged473_132_write(hw_uint<16>& input_input_1_merged473_132, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_132_to_input_input_ld5_merged483_100.push(input_input_1_merged473_132);
}

inline void input_input_1_merged473_133_write(hw_uint<16>& input_input_1_merged473_133, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_133_to_input_input_ld5_merged483_101.push(input_input_1_merged473_133);
}

inline void input_input_1_merged473_134_write(hw_uint<16>& input_input_1_merged473_134, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_134_to_input_input_ld5_merged483_102.push(input_input_1_merged473_134);
}

inline void input_input_1_merged473_135_write(hw_uint<16>& input_input_1_merged473_135, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_135_to_input_input_ld5_merged483_103.push(input_input_1_merged473_135);
}

inline void input_input_1_merged473_136_write(hw_uint<16>& input_input_1_merged473_136, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_136_to_input_input_ld5_merged483_104.push(input_input_1_merged473_136);
}

inline void input_input_1_merged473_137_write(hw_uint<16>& input_input_1_merged473_137, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_137_to_input_input_ld5_merged483_105.push(input_input_1_merged473_137);
}

inline void input_input_1_merged473_138_write(hw_uint<16>& input_input_1_merged473_138, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_138_to_input_input_ld5_merged483_106.push(input_input_1_merged473_138);
}

inline void input_input_1_merged473_139_write(hw_uint<16>& input_input_1_merged473_139, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_139_to_input_input_ld5_merged483_107.push(input_input_1_merged473_139);
}

inline void input_input_1_merged473_140_write(hw_uint<16>& input_input_1_merged473_140, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_140_to_input_input_ld5_merged483_108.push(input_input_1_merged473_140);
}

inline void input_input_1_merged473_141_write(hw_uint<16>& input_input_1_merged473_141, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_141_to_input_input_ld5_merged483_109.push(input_input_1_merged473_141);
}

inline void input_input_1_merged473_142_write(hw_uint<16>& input_input_1_merged473_142, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_142_to_input_input_ld5_merged483_110.push(input_input_1_merged473_142);
}

inline void input_input_1_merged473_143_write(hw_uint<16>& input_input_1_merged473_143, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_143_to_input_input_ld5_merged483_111.push(input_input_1_merged473_143);
}

inline void input_input_1_merged473_144_write(hw_uint<16>& input_input_1_merged473_144, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_144_to_input_input_ld5_merged483_112.push(input_input_1_merged473_144);
}

inline void input_input_1_merged473_145_write(hw_uint<16>& input_input_1_merged473_145, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_145_to_input_input_ld5_merged483_113.push(input_input_1_merged473_145);
}

inline void input_input_1_merged473_146_write(hw_uint<16>& input_input_1_merged473_146, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_146_to_input_input_ld5_merged483_114.push(input_input_1_merged473_146);
}

inline void input_input_1_merged473_147_write(hw_uint<16>& input_input_1_merged473_147, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_147_to_input_input_ld5_merged483_115.push(input_input_1_merged473_147);
}

inline void input_input_1_merged473_148_write(hw_uint<16>& input_input_1_merged473_148, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_148_to_input_input_ld5_merged483_116.push(input_input_1_merged473_148);
}

inline void input_input_1_merged473_149_write(hw_uint<16>& input_input_1_merged473_149, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_149_to_input_input_ld5_merged483_117.push(input_input_1_merged473_149);
}

inline void input_input_1_merged473_150_write(hw_uint<16>& input_input_1_merged473_150, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_150_to_input_input_ld5_merged483_118.push(input_input_1_merged473_150);
}

inline void input_input_1_merged473_151_write(hw_uint<16>& input_input_1_merged473_151, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_151_to_input_input_ld5_merged483_119.push(input_input_1_merged473_151);
}

inline void input_input_1_merged473_152_write(hw_uint<16>& input_input_1_merged473_152, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_152_to_input_input_ld5_merged483_120.push(input_input_1_merged473_152);
}

inline void input_input_1_merged473_153_write(hw_uint<16>& input_input_1_merged473_153, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_153_to_input_input_ld5_merged483_121.push(input_input_1_merged473_153);
}

inline void input_input_1_merged473_154_write(hw_uint<16>& input_input_1_merged473_154, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_154_to_input_input_ld5_merged483_122.push(input_input_1_merged473_154);
}

inline void input_input_1_merged473_155_write(hw_uint<16>& input_input_1_merged473_155, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_155_to_input_input_ld5_merged483_123.push(input_input_1_merged473_155);
}

inline void input_input_1_merged473_156_write(hw_uint<16>& input_input_1_merged473_156, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_156_to_input_input_ld5_merged483_124.push(input_input_1_merged473_156);
}

inline void input_input_1_merged473_157_write(hw_uint<16>& input_input_1_merged473_157, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_157_to_input_input_ld5_merged483_125.push(input_input_1_merged473_157);
}

inline void input_input_1_merged473_158_write(hw_uint<16>& input_input_1_merged473_158, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_158_to_input_input_ld5_merged483_126.push(input_input_1_merged473_158);
}

inline void input_input_1_merged473_159_write(hw_uint<16>& input_input_1_merged473_159, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged473_159_to_input_input_ld5_merged483_127.push(input_input_1_merged473_159);
}

inline hw_uint<16> input_input_ld5_merged483_100_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_100 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[27 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_132 = input.input_input_1_merged473_132_to_input_input_ld5_merged483_100.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_132;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_101_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_101 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[26 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_133 = input.input_input_1_merged473_133_to_input_input_ld5_merged483_101.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_133;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_102_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_102 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[25 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_134 = input.input_input_1_merged473_134_to_input_input_ld5_merged483_102.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_134;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_103_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_103 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[24 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_135 = input.input_input_1_merged473_135_to_input_input_ld5_merged483_103.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_135;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_104_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_104 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[23 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_136 = input.input_input_1_merged473_136_to_input_input_ld5_merged483_104.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_136;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_105_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_105 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[22 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_137 = input.input_input_1_merged473_137_to_input_input_ld5_merged483_105.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_137;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_106_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_106 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[21 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_138 = input.input_input_1_merged473_138_to_input_input_ld5_merged483_106.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_138;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_107_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_107 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[20 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_139 = input.input_input_1_merged473_139_to_input_input_ld5_merged483_107.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_139;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_108_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_108 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[19 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_140 = input.input_input_1_merged473_140_to_input_input_ld5_merged483_108.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_140;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_109_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_109 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[18 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_141 = input.input_input_1_merged473_141_to_input_input_ld5_merged483_109.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_141;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_110_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_110 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[17 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_142 = input.input_input_1_merged473_142_to_input_input_ld5_merged483_110.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_142;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_111_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_111 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[16 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_143 = input.input_input_1_merged473_143_to_input_input_ld5_merged483_111.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_143;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_112_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_112 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[15 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_144 = input.input_input_1_merged473_144_to_input_input_ld5_merged483_112.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_144;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_113_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_113 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[14 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_145 = input.input_input_1_merged473_145_to_input_input_ld5_merged483_113.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_145;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_114_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_114 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[13 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_146 = input.input_input_1_merged473_146_to_input_input_ld5_merged483_114.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_146;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_115_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_115 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[12 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_147 = input.input_input_1_merged473_147_to_input_input_ld5_merged483_115.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_147;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_116_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_116 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[11 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_148 = input.input_input_1_merged473_148_to_input_input_ld5_merged483_116.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_148;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_117_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_117 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[10 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_149 = input.input_input_1_merged473_149_to_input_input_ld5_merged483_117.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_149;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_118_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_118 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[9 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_150 = input.input_input_1_merged473_150_to_input_input_ld5_merged483_118.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_150;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_119_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_119 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[8 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_151 = input.input_input_1_merged473_151_to_input_input_ld5_merged483_119.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_151;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_120_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_120 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[7 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_152 = input.input_input_1_merged473_152_to_input_input_ld5_merged483_120.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_152;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_121_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_121 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[6 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_153 = input.input_input_1_merged473_153_to_input_input_ld5_merged483_121.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_153;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_122_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_122 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[5 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_154 = input.input_input_1_merged473_154_to_input_input_ld5_merged483_122.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_154;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_123_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_123 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[4 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_155 = input.input_input_1_merged473_155_to_input_input_ld5_merged483_123.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_155;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_124_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_124 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[3 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_156 = input.input_input_1_merged473_156_to_input_input_ld5_merged483_124.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_156;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_125_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_125 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[2 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_157 = input.input_input_1_merged473_157_to_input_input_ld5_merged483_125.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_157;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_126_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_126 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[1 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_158 = input.input_input_1_merged473_158_to_input_input_ld5_merged483_126.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_158;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_127_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_127 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_159 = input.input_input_1_merged473_159_to_input_input_ld5_merged483_127.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_159;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_96_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_96 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[31 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_128 = input.input_input_1_merged473_128_to_input_input_ld5_merged483_96.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_128;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_97_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_97 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[30 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_129 = input.input_input_1_merged473_129_to_input_input_ld5_merged483_97.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_129;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_98_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_98 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[29 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_130 = input.input_input_1_merged473_130_to_input_input_ld5_merged483_98.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_130;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged483_99_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged483_99 read pattern: { input_ld5_merged483[root = 0, input_ld6, input_ld5] -> input[28 + 32input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 34 }
  // Read schedule : { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  // Write schedule: { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_input_1_merged473_131 = input.input_input_1_merged473_131_to_input_input_ld5_merged483_99.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged473_131;
  return 0;
}

// # of bundles = 2
// input_1_merged473_write
//	input_input_1_merged473_128
//	input_input_1_merged473_129
//	input_input_1_merged473_130
//	input_input_1_merged473_131
//	input_input_1_merged473_132
//	input_input_1_merged473_133
//	input_input_1_merged473_134
//	input_input_1_merged473_135
//	input_input_1_merged473_136
//	input_input_1_merged473_137
//	input_input_1_merged473_138
//	input_input_1_merged473_139
//	input_input_1_merged473_140
//	input_input_1_merged473_141
//	input_input_1_merged473_142
//	input_input_1_merged473_143
//	input_input_1_merged473_144
//	input_input_1_merged473_145
//	input_input_1_merged473_146
//	input_input_1_merged473_147
//	input_input_1_merged473_148
//	input_input_1_merged473_149
//	input_input_1_merged473_150
//	input_input_1_merged473_151
//	input_input_1_merged473_152
//	input_input_1_merged473_153
//	input_input_1_merged473_154
//	input_input_1_merged473_155
//	input_input_1_merged473_156
//	input_input_1_merged473_157
//	input_input_1_merged473_158
//	input_input_1_merged473_159
inline void input_input_1_merged473_write_bundle_write(hw_uint<512>& input_1_merged473_write, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
	hw_uint<16> input_input_1_merged473_128_res = input_1_merged473_write.extract<0, 15>();
	input_input_1_merged473_128_write(input_input_1_merged473_128_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_129_res = input_1_merged473_write.extract<16, 31>();
	input_input_1_merged473_129_write(input_input_1_merged473_129_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_130_res = input_1_merged473_write.extract<32, 47>();
	input_input_1_merged473_130_write(input_input_1_merged473_130_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_131_res = input_1_merged473_write.extract<48, 63>();
	input_input_1_merged473_131_write(input_input_1_merged473_131_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_132_res = input_1_merged473_write.extract<64, 79>();
	input_input_1_merged473_132_write(input_input_1_merged473_132_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_133_res = input_1_merged473_write.extract<80, 95>();
	input_input_1_merged473_133_write(input_input_1_merged473_133_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_134_res = input_1_merged473_write.extract<96, 111>();
	input_input_1_merged473_134_write(input_input_1_merged473_134_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_135_res = input_1_merged473_write.extract<112, 127>();
	input_input_1_merged473_135_write(input_input_1_merged473_135_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_136_res = input_1_merged473_write.extract<128, 143>();
	input_input_1_merged473_136_write(input_input_1_merged473_136_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_137_res = input_1_merged473_write.extract<144, 159>();
	input_input_1_merged473_137_write(input_input_1_merged473_137_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_138_res = input_1_merged473_write.extract<160, 175>();
	input_input_1_merged473_138_write(input_input_1_merged473_138_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_139_res = input_1_merged473_write.extract<176, 191>();
	input_input_1_merged473_139_write(input_input_1_merged473_139_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_140_res = input_1_merged473_write.extract<192, 207>();
	input_input_1_merged473_140_write(input_input_1_merged473_140_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_141_res = input_1_merged473_write.extract<208, 223>();
	input_input_1_merged473_141_write(input_input_1_merged473_141_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_142_res = input_1_merged473_write.extract<224, 239>();
	input_input_1_merged473_142_write(input_input_1_merged473_142_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_143_res = input_1_merged473_write.extract<240, 255>();
	input_input_1_merged473_143_write(input_input_1_merged473_143_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_144_res = input_1_merged473_write.extract<256, 271>();
	input_input_1_merged473_144_write(input_input_1_merged473_144_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_145_res = input_1_merged473_write.extract<272, 287>();
	input_input_1_merged473_145_write(input_input_1_merged473_145_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_146_res = input_1_merged473_write.extract<288, 303>();
	input_input_1_merged473_146_write(input_input_1_merged473_146_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_147_res = input_1_merged473_write.extract<304, 319>();
	input_input_1_merged473_147_write(input_input_1_merged473_147_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_148_res = input_1_merged473_write.extract<320, 335>();
	input_input_1_merged473_148_write(input_input_1_merged473_148_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_149_res = input_1_merged473_write.extract<336, 351>();
	input_input_1_merged473_149_write(input_input_1_merged473_149_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_150_res = input_1_merged473_write.extract<352, 367>();
	input_input_1_merged473_150_write(input_input_1_merged473_150_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_151_res = input_1_merged473_write.extract<368, 383>();
	input_input_1_merged473_151_write(input_input_1_merged473_151_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_152_res = input_1_merged473_write.extract<384, 399>();
	input_input_1_merged473_152_write(input_input_1_merged473_152_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_153_res = input_1_merged473_write.extract<400, 415>();
	input_input_1_merged473_153_write(input_input_1_merged473_153_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_154_res = input_1_merged473_write.extract<416, 431>();
	input_input_1_merged473_154_write(input_input_1_merged473_154_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_155_res = input_1_merged473_write.extract<432, 447>();
	input_input_1_merged473_155_write(input_input_1_merged473_155_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_156_res = input_1_merged473_write.extract<448, 463>();
	input_input_1_merged473_156_write(input_input_1_merged473_156_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_157_res = input_1_merged473_write.extract<464, 479>();
	input_input_1_merged473_157_write(input_input_1_merged473_157_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_158_res = input_1_merged473_write.extract<480, 495>();
	input_input_1_merged473_158_write(input_input_1_merged473_158_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged473_159_res = input_1_merged473_write.extract<496, 511>();
	input_input_1_merged473_159_write(input_input_1_merged473_159_res, input, root, input_0, input_1, dynamic_address);
}

// input_ld5_merged483_read
//	input_input_ld5_merged483_96
//	input_input_ld5_merged483_97
//	input_input_ld5_merged483_98
//	input_input_ld5_merged483_99
//	input_input_ld5_merged483_100
//	input_input_ld5_merged483_101
//	input_input_ld5_merged483_102
//	input_input_ld5_merged483_103
//	input_input_ld5_merged483_104
//	input_input_ld5_merged483_105
//	input_input_ld5_merged483_106
//	input_input_ld5_merged483_107
//	input_input_ld5_merged483_108
//	input_input_ld5_merged483_109
//	input_input_ld5_merged483_110
//	input_input_ld5_merged483_111
//	input_input_ld5_merged483_112
//	input_input_ld5_merged483_113
//	input_input_ld5_merged483_114
//	input_input_ld5_merged483_115
//	input_input_ld5_merged483_116
//	input_input_ld5_merged483_117
//	input_input_ld5_merged483_118
//	input_input_ld5_merged483_119
//	input_input_ld5_merged483_120
//	input_input_ld5_merged483_121
//	input_input_ld5_merged483_122
//	input_input_ld5_merged483_123
//	input_input_ld5_merged483_124
//	input_input_ld5_merged483_125
//	input_input_ld5_merged483_126
//	input_input_ld5_merged483_127
inline hw_uint<512> input_input_ld5_merged483_read_bundle_read(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
  // # of ports in bundle: 32
    // input_input_ld5_merged483_96
    // input_input_ld5_merged483_97
    // input_input_ld5_merged483_98
    // input_input_ld5_merged483_99
    // input_input_ld5_merged483_100
    // input_input_ld5_merged483_101
    // input_input_ld5_merged483_102
    // input_input_ld5_merged483_103
    // input_input_ld5_merged483_104
    // input_input_ld5_merged483_105
    // input_input_ld5_merged483_106
    // input_input_ld5_merged483_107
    // input_input_ld5_merged483_108
    // input_input_ld5_merged483_109
    // input_input_ld5_merged483_110
    // input_input_ld5_merged483_111
    // input_input_ld5_merged483_112
    // input_input_ld5_merged483_113
    // input_input_ld5_merged483_114
    // input_input_ld5_merged483_115
    // input_input_ld5_merged483_116
    // input_input_ld5_merged483_117
    // input_input_ld5_merged483_118
    // input_input_ld5_merged483_119
    // input_input_ld5_merged483_120
    // input_input_ld5_merged483_121
    // input_input_ld5_merged483_122
    // input_input_ld5_merged483_123
    // input_input_ld5_merged483_124
    // input_input_ld5_merged483_125
    // input_input_ld5_merged483_126
    // input_input_ld5_merged483_127

	hw_uint<512> result;
	hw_uint<16> input_input_ld5_merged483_96_res = input_input_ld5_merged483_96_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<0, 512>(result, input_input_ld5_merged483_96_res);
	hw_uint<16> input_input_ld5_merged483_97_res = input_input_ld5_merged483_97_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<16, 512>(result, input_input_ld5_merged483_97_res);
	hw_uint<16> input_input_ld5_merged483_98_res = input_input_ld5_merged483_98_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<32, 512>(result, input_input_ld5_merged483_98_res);
	hw_uint<16> input_input_ld5_merged483_99_res = input_input_ld5_merged483_99_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<48, 512>(result, input_input_ld5_merged483_99_res);
	hw_uint<16> input_input_ld5_merged483_100_res = input_input_ld5_merged483_100_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<64, 512>(result, input_input_ld5_merged483_100_res);
	hw_uint<16> input_input_ld5_merged483_101_res = input_input_ld5_merged483_101_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<80, 512>(result, input_input_ld5_merged483_101_res);
	hw_uint<16> input_input_ld5_merged483_102_res = input_input_ld5_merged483_102_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<96, 512>(result, input_input_ld5_merged483_102_res);
	hw_uint<16> input_input_ld5_merged483_103_res = input_input_ld5_merged483_103_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<112, 512>(result, input_input_ld5_merged483_103_res);
	hw_uint<16> input_input_ld5_merged483_104_res = input_input_ld5_merged483_104_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<128, 512>(result, input_input_ld5_merged483_104_res);
	hw_uint<16> input_input_ld5_merged483_105_res = input_input_ld5_merged483_105_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<144, 512>(result, input_input_ld5_merged483_105_res);
	hw_uint<16> input_input_ld5_merged483_106_res = input_input_ld5_merged483_106_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<160, 512>(result, input_input_ld5_merged483_106_res);
	hw_uint<16> input_input_ld5_merged483_107_res = input_input_ld5_merged483_107_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<176, 512>(result, input_input_ld5_merged483_107_res);
	hw_uint<16> input_input_ld5_merged483_108_res = input_input_ld5_merged483_108_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<192, 512>(result, input_input_ld5_merged483_108_res);
	hw_uint<16> input_input_ld5_merged483_109_res = input_input_ld5_merged483_109_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<208, 512>(result, input_input_ld5_merged483_109_res);
	hw_uint<16> input_input_ld5_merged483_110_res = input_input_ld5_merged483_110_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<224, 512>(result, input_input_ld5_merged483_110_res);
	hw_uint<16> input_input_ld5_merged483_111_res = input_input_ld5_merged483_111_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<240, 512>(result, input_input_ld5_merged483_111_res);
	hw_uint<16> input_input_ld5_merged483_112_res = input_input_ld5_merged483_112_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<256, 512>(result, input_input_ld5_merged483_112_res);
	hw_uint<16> input_input_ld5_merged483_113_res = input_input_ld5_merged483_113_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<272, 512>(result, input_input_ld5_merged483_113_res);
	hw_uint<16> input_input_ld5_merged483_114_res = input_input_ld5_merged483_114_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<288, 512>(result, input_input_ld5_merged483_114_res);
	hw_uint<16> input_input_ld5_merged483_115_res = input_input_ld5_merged483_115_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<304, 512>(result, input_input_ld5_merged483_115_res);
	hw_uint<16> input_input_ld5_merged483_116_res = input_input_ld5_merged483_116_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<320, 512>(result, input_input_ld5_merged483_116_res);
	hw_uint<16> input_input_ld5_merged483_117_res = input_input_ld5_merged483_117_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<336, 512>(result, input_input_ld5_merged483_117_res);
	hw_uint<16> input_input_ld5_merged483_118_res = input_input_ld5_merged483_118_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<352, 512>(result, input_input_ld5_merged483_118_res);
	hw_uint<16> input_input_ld5_merged483_119_res = input_input_ld5_merged483_119_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<368, 512>(result, input_input_ld5_merged483_119_res);
	hw_uint<16> input_input_ld5_merged483_120_res = input_input_ld5_merged483_120_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<384, 512>(result, input_input_ld5_merged483_120_res);
	hw_uint<16> input_input_ld5_merged483_121_res = input_input_ld5_merged483_121_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<400, 512>(result, input_input_ld5_merged483_121_res);
	hw_uint<16> input_input_ld5_merged483_122_res = input_input_ld5_merged483_122_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<416, 512>(result, input_input_ld5_merged483_122_res);
	hw_uint<16> input_input_ld5_merged483_123_res = input_input_ld5_merged483_123_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<432, 512>(result, input_input_ld5_merged483_123_res);
	hw_uint<16> input_input_ld5_merged483_124_res = input_input_ld5_merged483_124_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<448, 512>(result, input_input_ld5_merged483_124_res);
	hw_uint<16> input_input_ld5_merged483_125_res = input_input_ld5_merged483_125_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<464, 512>(result, input_input_ld5_merged483_125_res);
	hw_uint<16> input_input_ld5_merged483_126_res = input_input_ld5_merged483_126_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<480, 512>(result, input_input_ld5_merged483_126_res);
	hw_uint<16> input_input_ld5_merged483_127_res = input_input_ld5_merged483_127_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<496, 512>(result, input_input_ld5_merged483_127_res);
	return result;
}

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_480_cache {
	// RAM Box: {[31, 1087], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_481_cache {
	// RAM Box: {[32, 1088], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_482_cache {
	// RAM Box: {[33, 1089], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_483_cache {
	// RAM Box: {[30, 1086], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_484_cache {
	// RAM Box: {[31, 1087], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_485_cache {
	// RAM Box: {[32, 1088], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_486_cache {
	// RAM Box: {[29, 1085], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_487_cache {
	// RAM Box: {[30, 1086], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_488_cache {
	// RAM Box: {[31, 1087], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_489_cache {
	// RAM Box: {[28, 1084], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_490_cache {
	// RAM Box: {[29, 1085], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_491_cache {
	// RAM Box: {[30, 1086], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_492_cache {
	// RAM Box: {[27, 1083], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_493_cache {
	// RAM Box: {[28, 1084], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_494_cache {
	// RAM Box: {[29, 1085], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_495_cache {
	// RAM Box: {[26, 1082], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_496_cache {
	// RAM Box: {[27, 1083], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_497_cache {
	// RAM Box: {[28, 1084], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_498_cache {
	// RAM Box: {[25, 1081], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_499_cache {
	// RAM Box: {[26, 1082], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_500_cache {
	// RAM Box: {[27, 1083], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_501_cache {
	// RAM Box: {[24, 1080], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_502_cache {
	// RAM Box: {[25, 1081], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_503_cache {
	// RAM Box: {[26, 1082], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_504_cache {
	// RAM Box: {[23, 1079], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_505_cache {
	// RAM Box: {[24, 1080], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_506_cache {
	// RAM Box: {[25, 1081], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_507_cache {
	// RAM Box: {[22, 1078], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_508_cache {
	// RAM Box: {[23, 1079], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_509_cache {
	// RAM Box: {[24, 1080], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_510_cache {
	// RAM Box: {[21, 1077], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_511_cache {
	// RAM Box: {[22, 1078], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_512_cache {
	// RAM Box: {[23, 1079], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_513_cache {
	// RAM Box: {[20, 1076], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_514_cache {
	// RAM Box: {[21, 1077], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_515_cache {
	// RAM Box: {[22, 1078], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_516_cache {
	// RAM Box: {[19, 1075], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_517_cache {
	// RAM Box: {[20, 1076], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_518_cache {
	// RAM Box: {[21, 1077], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_519_cache {
	// RAM Box: {[18, 1074], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_520_cache {
	// RAM Box: {[19, 1075], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_521_cache {
	// RAM Box: {[20, 1076], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_522_cache {
	// RAM Box: {[17, 1073], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_523_cache {
	// RAM Box: {[18, 1074], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_524_cache {
	// RAM Box: {[19, 1075], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_525_cache {
	// RAM Box: {[16, 1072], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_526_cache {
	// RAM Box: {[17, 1073], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_527_cache {
	// RAM Box: {[18, 1074], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_528_cache {
	// RAM Box: {[15, 1071], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_529_cache {
	// RAM Box: {[16, 1072], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_530_cache {
	// RAM Box: {[17, 1073], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_531_cache {
	// RAM Box: {[14, 1070], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_532_cache {
	// RAM Box: {[15, 1071], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_533_cache {
	// RAM Box: {[16, 1072], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_534_cache {
	// RAM Box: {[13, 1069], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_535_cache {
	// RAM Box: {[14, 1070], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_536_cache {
	// RAM Box: {[15, 1071], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_537_cache {
	// RAM Box: {[12, 1068], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_538_cache {
	// RAM Box: {[13, 1069], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_539_cache {
	// RAM Box: {[14, 1070], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_540_cache {
	// RAM Box: {[11, 1067], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_541_cache {
	// RAM Box: {[12, 1068], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_542_cache {
	// RAM Box: {[13, 1069], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_543_cache {
	// RAM Box: {[10, 1066], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_544_cache {
	// RAM Box: {[11, 1067], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_545_cache {
	// RAM Box: {[12, 1068], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_546_cache {
	// RAM Box: {[9, 1065], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_547_cache {
	// RAM Box: {[10, 1066], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_548_cache {
	// RAM Box: {[11, 1067], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_549_cache {
	// RAM Box: {[8, 1064], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_550_cache {
	// RAM Box: {[9, 1065], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_551_cache {
	// RAM Box: {[10, 1066], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_552_cache {
	// RAM Box: {[7, 1063], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_553_cache {
	// RAM Box: {[8, 1064], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_554_cache {
	// RAM Box: {[9, 1065], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_555_cache {
	// RAM Box: {[6, 1062], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_556_cache {
	// RAM Box: {[7, 1063], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_557_cache {
	// RAM Box: {[8, 1064], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_558_cache {
	// RAM Box: {[5, 1061], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_559_cache {
	// RAM Box: {[6, 1062], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_560_cache {
	// RAM Box: {[7, 1063], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_561_cache {
	// RAM Box: {[4, 1060], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_562_cache {
	// RAM Box: {[5, 1061], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_563_cache {
	// RAM Box: {[6, 1062], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_564_cache {
	// RAM Box: {[3, 1059], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_565_cache {
	// RAM Box: {[4, 1060], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_566_cache {
	// RAM Box: {[5, 1061], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_567_cache {
	// RAM Box: {[2, 1058], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_568_cache {
	// RAM Box: {[3, 1059], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_569_cache {
	// RAM Box: {[4, 1060], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_570_cache {
	// RAM Box: {[1, 1057], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_571_cache {
	// RAM Box: {[2, 1058], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_572_cache {
	// RAM Box: {[3, 1059], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_573_cache {
	// RAM Box: {[0, 1056], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_574_cache {
	// RAM Box: {[1, 1057], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_575_cache {
	// RAM Box: {[2, 1058], [0, 1081]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_FIFO_buf12_cache {
  // Reader addrs...
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[33 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
    // { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // # of banks: 96
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_480_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_480;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_481_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_481;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_482_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_482;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_483_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_483;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_484_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_484;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_485_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_485;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_486_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_486;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_487_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_487;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_488_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_488;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_489_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_489;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_490_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_490;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_491_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_491;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_492_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_492;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_493_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_493;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_494_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_494;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_495_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_495;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_496_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_496;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_497_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_497;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_498_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_498;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_499_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_499;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_500_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_500;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_501_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_501;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_502_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_502;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_503_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_503;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_504_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_504;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_505_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_505;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_506_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_506;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_507_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_507;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_508_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_508;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_509_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_509;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_510_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_510;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_511_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_511;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_512_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_512;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_513_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_513;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_514_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_514;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_515_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_515;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_516_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_516;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_517_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_517;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_518_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_518;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_519_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_519;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_520_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_520;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_521_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_521;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_522_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_522;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_523_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_523;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_524_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_524;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_525_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_525;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_526_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_526;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_527_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_527;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_528_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_528;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_529_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_529;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_530_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_530;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_531_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_531;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_532_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_532;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_533_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_533;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_534_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_534;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_535_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_535;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_536_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_536;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_537_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_537;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_538_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_538;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_539_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_539;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_540_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_540;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_541_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_541;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_542_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_542;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_543_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_543;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_544_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_544;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_545_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_545;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_546_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_546;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_547_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_547;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_548_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_548;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_549_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_549;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_550_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_550;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_551_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_551;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_552_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_552;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_553_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_553;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_554_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_554;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_555_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_555;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_556_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_556;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_557_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_557;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_558_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_558;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_559_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_559;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_560_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_560;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_561_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_561;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_562_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_562;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_563_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_563;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_564_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_564;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_565_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_565;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_566_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_566;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_567_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_567;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_568_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_568;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_569_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_569;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_570_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_570;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_571_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_571;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_572_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_572;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_573_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_573;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_574_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_574;
  input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_575_cache input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_575;
};



inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_0, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_480.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_0);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_484.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_0);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_488.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_0);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_1, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_483.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_1);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_487.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_1);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_491.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_1);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_10, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_510.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_10);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_514.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_10);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_518.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_10);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_11, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_513.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_11);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_517.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_11);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_521.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_11);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_12, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_516.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_12);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_520.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_12);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_524.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_12);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_13, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_519.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_13);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_523.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_13);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_527.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_13);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_14, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_522.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_14);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_526.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_14);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_530.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_14);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_15, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_525.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_15);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_529.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_15);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_533.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_15);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_16, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_528.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_16);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_532.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_16);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_536.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_16);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_17, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_531.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_17);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_535.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_17);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_539.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_17);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_18, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_534.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_18);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_538.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_18);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_542.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_18);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_19, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_537.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_19);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_541.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_19);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_545.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_19);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_2, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_486.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_2);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_490.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_2);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_494.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_2);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_20, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_540.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_20);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_544.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_20);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_548.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_20);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_21, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_543.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_21);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_547.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_21);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_551.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_21);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_22, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_546.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_22);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_550.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_22);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_554.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_22);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_23, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_549.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_23);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_553.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_23);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_557.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_23);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_24, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_552.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_24);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_556.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_24);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_560.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_24);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_25, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_555.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_25);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_559.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_25);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_563.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_25);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_26, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_558.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_26);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_562.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_26);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_566.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_26);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_27, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_561.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_27);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_565.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_27);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_569.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_27);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_28, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_564.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_28);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_568.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_28);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_572.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_28);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_29, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_567.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_29);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_571.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_29);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_575.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_29);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_3, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_489.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_3);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_493.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_3);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_497.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_3);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_30, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_482.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_30);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_570.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_30);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_574.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_30);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_31, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_481.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_31);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_485.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_31);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_573.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_31);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_4, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_492.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_4);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_496.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_4);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_500.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_4);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_5, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_495.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_5);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_499.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_5);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_503.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_5);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_6, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_498.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_6);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_502.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_6);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_506.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_6);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_7, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_501.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_7);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_505.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_7);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_509.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_7);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_8, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_504.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_8);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_508.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_8);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_512.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_8);
}

inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_04_ld13_merged487_9, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_507.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_9);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_511.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_9);
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_515.push(input_FIFO_buf12_input_to_gp_04_ld13_merged487_9);
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_480_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_480 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_480.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_481_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_481 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_31 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_481.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_31;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_482_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_482 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[33 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_30 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_482.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_30;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_483_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_483 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_483.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_484_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_484 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_484.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_485_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_485 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_31 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_485.peek(/* one reader or all rams */ 0);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_31;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_486_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_486 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_486.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_487_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_487 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_487.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_488_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_488 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[31 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_to_input_FIFO_buf12_blurx_1_merged476_488.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_489_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_489 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_489.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_490_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_490 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_490.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_491_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_491 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[30 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_to_input_FIFO_buf12_blurx_1_merged476_491.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_492_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_492 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_492.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_493_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_493 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_493.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_494_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_494 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[29 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_to_input_FIFO_buf12_blurx_1_merged476_494.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_495_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_495 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_495.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_496_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_496 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_496.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_497_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_497 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[28 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_to_input_FIFO_buf12_blurx_1_merged476_497.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_498_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_498 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_498.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_499_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_499 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_499.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_500_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_500 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[27 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_to_input_FIFO_buf12_blurx_1_merged476_500.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_501_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_501 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_501.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_502_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_502 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_502.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_503_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_503 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[26 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_to_input_FIFO_buf12_blurx_1_merged476_503.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_504_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_504 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_504.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_505_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_505 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_505.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_506_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_506 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[25 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_to_input_FIFO_buf12_blurx_1_merged476_506.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_507_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_507 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_507.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_508_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_508 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_508.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_509_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_509 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[24 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_to_input_FIFO_buf12_blurx_1_merged476_509.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_510_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_510 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_510.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_511_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_511 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_511.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_512_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_512 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[23 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_to_input_FIFO_buf12_blurx_1_merged476_512.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_513_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_513 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_513.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_514_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_514 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_514.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_515_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_515 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[22 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_to_input_FIFO_buf12_blurx_1_merged476_515.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_516_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_516 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_516.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_517_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_517 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_517.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_518_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_518 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[21 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_to_input_FIFO_buf12_blurx_1_merged476_518.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_519_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_519 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_519.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_520_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_520 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_520.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_521_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_521 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[20 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_to_input_FIFO_buf12_blurx_1_merged476_521.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_522_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_522 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_522.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_523_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_523 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_523.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_524_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_524 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[19 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_to_input_FIFO_buf12_blurx_1_merged476_524.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_525_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_525 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_525.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_526_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_526 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_526.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_527_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_527 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[18 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_to_input_FIFO_buf12_blurx_1_merged476_527.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_528_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_528 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_16 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_528.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_16;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_529_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_529 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_529.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_530_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_530 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[17 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_to_input_FIFO_buf12_blurx_1_merged476_530.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_531_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_531 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_17 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_531.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_17;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_532_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_532 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_16 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_532.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_16;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_533_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_533 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_to_input_FIFO_buf12_blurx_1_merged476_533.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_534_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_534 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_18 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_534.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_18;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_535_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_535 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_17 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_535.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_17;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_536_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_536 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_16 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_to_input_FIFO_buf12_blurx_1_merged476_536.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_16;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_537_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_537 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_19 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_537.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_19;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_538_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_538 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_18 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_538.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_18;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_539_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_539 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_17 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_to_input_FIFO_buf12_blurx_1_merged476_539.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_17;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_540_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_540 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_20 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_540.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_20;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_541_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_541 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_19 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_541.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_19;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_542_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_542 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_18 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_to_input_FIFO_buf12_blurx_1_merged476_542.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_18;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_543_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_543 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_21 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_543.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_21;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_544_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_544 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_20 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_544.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_20;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_545_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_545 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_19 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_to_input_FIFO_buf12_blurx_1_merged476_545.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_19;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_546_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_546 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_22 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_546.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_22;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_547_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_547 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_21 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_547.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_21;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_548_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_548 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_20 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_to_input_FIFO_buf12_blurx_1_merged476_548.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_20;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_549_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_549 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_23 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_549.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_23;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_550_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_550 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_22 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_550.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_22;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_551_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_551 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_21 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_to_input_FIFO_buf12_blurx_1_merged476_551.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_21;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_552_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_552 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_24 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_552.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_24;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_553_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_553 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_23 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_553.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_23;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_554_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_554 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_22 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_to_input_FIFO_buf12_blurx_1_merged476_554.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_22;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_555_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_555 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_25 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_555.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_25;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_556_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_556 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_24 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_556.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_24;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_557_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_557 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_23 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_to_input_FIFO_buf12_blurx_1_merged476_557.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_23;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_558_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_558 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_26 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_558.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_26;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_559_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_559 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_25 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_559.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_25;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_560_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_560 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_24 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_to_input_FIFO_buf12_blurx_1_merged476_560.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_24;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_561_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_561 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_27 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_561.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_27;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_562_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_562 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_26 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_562.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_26;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_563_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_563 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_25 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_to_input_FIFO_buf12_blurx_1_merged476_563.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_25;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_564_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_564 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_28 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_564.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_28;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_565_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_565 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_27 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_565.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_27;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_566_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_566 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_26 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_to_input_FIFO_buf12_blurx_1_merged476_566.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_26;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_567_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_567 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_29 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_567.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_29;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_568_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_568 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_28 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_568.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_28;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_569_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_569 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_27 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_to_input_FIFO_buf12_blurx_1_merged476_569.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_27;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_570_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_570 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_30 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_570.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_30;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_571_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_571 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_29 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_571.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_29;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_572_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_572 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_28 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_to_input_FIFO_buf12_blurx_1_merged476_572.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_28;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_573_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_573 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_31 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_to_input_FIFO_buf12_blurx_1_merged476_573.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_31;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_574_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_574 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_30 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_to_input_FIFO_buf12_blurx_1_merged476_574.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_30;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged476_575_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged476_575 read pattern: { blurx_1_merged476[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 32blurx_1, blurx_0] : 0 <= blurx_0 <= 1081 and 0 <= blurx_1 <= 33 }
  // Read schedule : { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
  // Write schedule: { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
  auto value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_29 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_to_input_FIFO_buf12_blurx_1_merged476_575.peek(/* one reader or all rams */ 1);
  return value_input_FIFO_buf12_input_to_gp_04_ld13_merged487_29;
  return 0;
}

// # of bundles = 2
// blurx_1_merged476_read
//	input_FIFO_buf12_blurx_1_merged476_480
//	input_FIFO_buf12_blurx_1_merged476_481
//	input_FIFO_buf12_blurx_1_merged476_482
//	input_FIFO_buf12_blurx_1_merged476_483
//	input_FIFO_buf12_blurx_1_merged476_484
//	input_FIFO_buf12_blurx_1_merged476_485
//	input_FIFO_buf12_blurx_1_merged476_486
//	input_FIFO_buf12_blurx_1_merged476_487
//	input_FIFO_buf12_blurx_1_merged476_488
//	input_FIFO_buf12_blurx_1_merged476_489
//	input_FIFO_buf12_blurx_1_merged476_490
//	input_FIFO_buf12_blurx_1_merged476_491
//	input_FIFO_buf12_blurx_1_merged476_492
//	input_FIFO_buf12_blurx_1_merged476_493
//	input_FIFO_buf12_blurx_1_merged476_494
//	input_FIFO_buf12_blurx_1_merged476_495
//	input_FIFO_buf12_blurx_1_merged476_496
//	input_FIFO_buf12_blurx_1_merged476_497
//	input_FIFO_buf12_blurx_1_merged476_498
//	input_FIFO_buf12_blurx_1_merged476_499
//	input_FIFO_buf12_blurx_1_merged476_500
//	input_FIFO_buf12_blurx_1_merged476_501
//	input_FIFO_buf12_blurx_1_merged476_502
//	input_FIFO_buf12_blurx_1_merged476_503
//	input_FIFO_buf12_blurx_1_merged476_504
//	input_FIFO_buf12_blurx_1_merged476_505
//	input_FIFO_buf12_blurx_1_merged476_506
//	input_FIFO_buf12_blurx_1_merged476_507
//	input_FIFO_buf12_blurx_1_merged476_508
//	input_FIFO_buf12_blurx_1_merged476_509
//	input_FIFO_buf12_blurx_1_merged476_510
//	input_FIFO_buf12_blurx_1_merged476_511
//	input_FIFO_buf12_blurx_1_merged476_512
//	input_FIFO_buf12_blurx_1_merged476_513
//	input_FIFO_buf12_blurx_1_merged476_514
//	input_FIFO_buf12_blurx_1_merged476_515
//	input_FIFO_buf12_blurx_1_merged476_516
//	input_FIFO_buf12_blurx_1_merged476_517
//	input_FIFO_buf12_blurx_1_merged476_518
//	input_FIFO_buf12_blurx_1_merged476_519
//	input_FIFO_buf12_blurx_1_merged476_520
//	input_FIFO_buf12_blurx_1_merged476_521
//	input_FIFO_buf12_blurx_1_merged476_522
//	input_FIFO_buf12_blurx_1_merged476_523
//	input_FIFO_buf12_blurx_1_merged476_524
//	input_FIFO_buf12_blurx_1_merged476_525
//	input_FIFO_buf12_blurx_1_merged476_526
//	input_FIFO_buf12_blurx_1_merged476_527
//	input_FIFO_buf12_blurx_1_merged476_528
//	input_FIFO_buf12_blurx_1_merged476_529
//	input_FIFO_buf12_blurx_1_merged476_530
//	input_FIFO_buf12_blurx_1_merged476_531
//	input_FIFO_buf12_blurx_1_merged476_532
//	input_FIFO_buf12_blurx_1_merged476_533
//	input_FIFO_buf12_blurx_1_merged476_534
//	input_FIFO_buf12_blurx_1_merged476_535
//	input_FIFO_buf12_blurx_1_merged476_536
//	input_FIFO_buf12_blurx_1_merged476_537
//	input_FIFO_buf12_blurx_1_merged476_538
//	input_FIFO_buf12_blurx_1_merged476_539
//	input_FIFO_buf12_blurx_1_merged476_540
//	input_FIFO_buf12_blurx_1_merged476_541
//	input_FIFO_buf12_blurx_1_merged476_542
//	input_FIFO_buf12_blurx_1_merged476_543
//	input_FIFO_buf12_blurx_1_merged476_544
//	input_FIFO_buf12_blurx_1_merged476_545
//	input_FIFO_buf12_blurx_1_merged476_546
//	input_FIFO_buf12_blurx_1_merged476_547
//	input_FIFO_buf12_blurx_1_merged476_548
//	input_FIFO_buf12_blurx_1_merged476_549
//	input_FIFO_buf12_blurx_1_merged476_550
//	input_FIFO_buf12_blurx_1_merged476_551
//	input_FIFO_buf12_blurx_1_merged476_552
//	input_FIFO_buf12_blurx_1_merged476_553
//	input_FIFO_buf12_blurx_1_merged476_554
//	input_FIFO_buf12_blurx_1_merged476_555
//	input_FIFO_buf12_blurx_1_merged476_556
//	input_FIFO_buf12_blurx_1_merged476_557
//	input_FIFO_buf12_blurx_1_merged476_558
//	input_FIFO_buf12_blurx_1_merged476_559
//	input_FIFO_buf12_blurx_1_merged476_560
//	input_FIFO_buf12_blurx_1_merged476_561
//	input_FIFO_buf12_blurx_1_merged476_562
//	input_FIFO_buf12_blurx_1_merged476_563
//	input_FIFO_buf12_blurx_1_merged476_564
//	input_FIFO_buf12_blurx_1_merged476_565
//	input_FIFO_buf12_blurx_1_merged476_566
//	input_FIFO_buf12_blurx_1_merged476_567
//	input_FIFO_buf12_blurx_1_merged476_568
//	input_FIFO_buf12_blurx_1_merged476_569
//	input_FIFO_buf12_blurx_1_merged476_570
//	input_FIFO_buf12_blurx_1_merged476_571
//	input_FIFO_buf12_blurx_1_merged476_572
//	input_FIFO_buf12_blurx_1_merged476_573
//	input_FIFO_buf12_blurx_1_merged476_574
//	input_FIFO_buf12_blurx_1_merged476_575
inline hw_uint<1536> input_FIFO_buf12_blurx_1_merged476_read_bundle_read(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
  // # of ports in bundle: 96
    // input_FIFO_buf12_blurx_1_merged476_480
    // input_FIFO_buf12_blurx_1_merged476_481
    // input_FIFO_buf12_blurx_1_merged476_482
    // input_FIFO_buf12_blurx_1_merged476_483
    // input_FIFO_buf12_blurx_1_merged476_484
    // input_FIFO_buf12_blurx_1_merged476_485
    // input_FIFO_buf12_blurx_1_merged476_486
    // input_FIFO_buf12_blurx_1_merged476_487
    // input_FIFO_buf12_blurx_1_merged476_488
    // input_FIFO_buf12_blurx_1_merged476_489
    // input_FIFO_buf12_blurx_1_merged476_490
    // input_FIFO_buf12_blurx_1_merged476_491
    // input_FIFO_buf12_blurx_1_merged476_492
    // input_FIFO_buf12_blurx_1_merged476_493
    // input_FIFO_buf12_blurx_1_merged476_494
    // input_FIFO_buf12_blurx_1_merged476_495
    // input_FIFO_buf12_blurx_1_merged476_496
    // input_FIFO_buf12_blurx_1_merged476_497
    // input_FIFO_buf12_blurx_1_merged476_498
    // input_FIFO_buf12_blurx_1_merged476_499
    // input_FIFO_buf12_blurx_1_merged476_500
    // input_FIFO_buf12_blurx_1_merged476_501
    // input_FIFO_buf12_blurx_1_merged476_502
    // input_FIFO_buf12_blurx_1_merged476_503
    // input_FIFO_buf12_blurx_1_merged476_504
    // input_FIFO_buf12_blurx_1_merged476_505
    // input_FIFO_buf12_blurx_1_merged476_506
    // input_FIFO_buf12_blurx_1_merged476_507
    // input_FIFO_buf12_blurx_1_merged476_508
    // input_FIFO_buf12_blurx_1_merged476_509
    // input_FIFO_buf12_blurx_1_merged476_510
    // input_FIFO_buf12_blurx_1_merged476_511
    // input_FIFO_buf12_blurx_1_merged476_512
    // input_FIFO_buf12_blurx_1_merged476_513
    // input_FIFO_buf12_blurx_1_merged476_514
    // input_FIFO_buf12_blurx_1_merged476_515
    // input_FIFO_buf12_blurx_1_merged476_516
    // input_FIFO_buf12_blurx_1_merged476_517
    // input_FIFO_buf12_blurx_1_merged476_518
    // input_FIFO_buf12_blurx_1_merged476_519
    // input_FIFO_buf12_blurx_1_merged476_520
    // input_FIFO_buf12_blurx_1_merged476_521
    // input_FIFO_buf12_blurx_1_merged476_522
    // input_FIFO_buf12_blurx_1_merged476_523
    // input_FIFO_buf12_blurx_1_merged476_524
    // input_FIFO_buf12_blurx_1_merged476_525
    // input_FIFO_buf12_blurx_1_merged476_526
    // input_FIFO_buf12_blurx_1_merged476_527
    // input_FIFO_buf12_blurx_1_merged476_528
    // input_FIFO_buf12_blurx_1_merged476_529
    // input_FIFO_buf12_blurx_1_merged476_530
    // input_FIFO_buf12_blurx_1_merged476_531
    // input_FIFO_buf12_blurx_1_merged476_532
    // input_FIFO_buf12_blurx_1_merged476_533
    // input_FIFO_buf12_blurx_1_merged476_534
    // input_FIFO_buf12_blurx_1_merged476_535
    // input_FIFO_buf12_blurx_1_merged476_536
    // input_FIFO_buf12_blurx_1_merged476_537
    // input_FIFO_buf12_blurx_1_merged476_538
    // input_FIFO_buf12_blurx_1_merged476_539
    // input_FIFO_buf12_blurx_1_merged476_540
    // input_FIFO_buf12_blurx_1_merged476_541
    // input_FIFO_buf12_blurx_1_merged476_542
    // input_FIFO_buf12_blurx_1_merged476_543
    // input_FIFO_buf12_blurx_1_merged476_544
    // input_FIFO_buf12_blurx_1_merged476_545
    // input_FIFO_buf12_blurx_1_merged476_546
    // input_FIFO_buf12_blurx_1_merged476_547
    // input_FIFO_buf12_blurx_1_merged476_548
    // input_FIFO_buf12_blurx_1_merged476_549
    // input_FIFO_buf12_blurx_1_merged476_550
    // input_FIFO_buf12_blurx_1_merged476_551
    // input_FIFO_buf12_blurx_1_merged476_552
    // input_FIFO_buf12_blurx_1_merged476_553
    // input_FIFO_buf12_blurx_1_merged476_554
    // input_FIFO_buf12_blurx_1_merged476_555
    // input_FIFO_buf12_blurx_1_merged476_556
    // input_FIFO_buf12_blurx_1_merged476_557
    // input_FIFO_buf12_blurx_1_merged476_558
    // input_FIFO_buf12_blurx_1_merged476_559
    // input_FIFO_buf12_blurx_1_merged476_560
    // input_FIFO_buf12_blurx_1_merged476_561
    // input_FIFO_buf12_blurx_1_merged476_562
    // input_FIFO_buf12_blurx_1_merged476_563
    // input_FIFO_buf12_blurx_1_merged476_564
    // input_FIFO_buf12_blurx_1_merged476_565
    // input_FIFO_buf12_blurx_1_merged476_566
    // input_FIFO_buf12_blurx_1_merged476_567
    // input_FIFO_buf12_blurx_1_merged476_568
    // input_FIFO_buf12_blurx_1_merged476_569
    // input_FIFO_buf12_blurx_1_merged476_570
    // input_FIFO_buf12_blurx_1_merged476_571
    // input_FIFO_buf12_blurx_1_merged476_572
    // input_FIFO_buf12_blurx_1_merged476_573
    // input_FIFO_buf12_blurx_1_merged476_574
    // input_FIFO_buf12_blurx_1_merged476_575

	hw_uint<1536> result;
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_480_res = input_FIFO_buf12_blurx_1_merged476_480_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<0, 1536>(result, input_FIFO_buf12_blurx_1_merged476_480_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_481_res = input_FIFO_buf12_blurx_1_merged476_481_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<16, 1536>(result, input_FIFO_buf12_blurx_1_merged476_481_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_482_res = input_FIFO_buf12_blurx_1_merged476_482_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<32, 1536>(result, input_FIFO_buf12_blurx_1_merged476_482_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_483_res = input_FIFO_buf12_blurx_1_merged476_483_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<48, 1536>(result, input_FIFO_buf12_blurx_1_merged476_483_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_484_res = input_FIFO_buf12_blurx_1_merged476_484_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<64, 1536>(result, input_FIFO_buf12_blurx_1_merged476_484_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_485_res = input_FIFO_buf12_blurx_1_merged476_485_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<80, 1536>(result, input_FIFO_buf12_blurx_1_merged476_485_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_486_res = input_FIFO_buf12_blurx_1_merged476_486_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<96, 1536>(result, input_FIFO_buf12_blurx_1_merged476_486_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_487_res = input_FIFO_buf12_blurx_1_merged476_487_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<112, 1536>(result, input_FIFO_buf12_blurx_1_merged476_487_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_488_res = input_FIFO_buf12_blurx_1_merged476_488_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<128, 1536>(result, input_FIFO_buf12_blurx_1_merged476_488_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_489_res = input_FIFO_buf12_blurx_1_merged476_489_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<144, 1536>(result, input_FIFO_buf12_blurx_1_merged476_489_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_490_res = input_FIFO_buf12_blurx_1_merged476_490_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<160, 1536>(result, input_FIFO_buf12_blurx_1_merged476_490_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_491_res = input_FIFO_buf12_blurx_1_merged476_491_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<176, 1536>(result, input_FIFO_buf12_blurx_1_merged476_491_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_492_res = input_FIFO_buf12_blurx_1_merged476_492_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<192, 1536>(result, input_FIFO_buf12_blurx_1_merged476_492_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_493_res = input_FIFO_buf12_blurx_1_merged476_493_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<208, 1536>(result, input_FIFO_buf12_blurx_1_merged476_493_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_494_res = input_FIFO_buf12_blurx_1_merged476_494_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<224, 1536>(result, input_FIFO_buf12_blurx_1_merged476_494_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_495_res = input_FIFO_buf12_blurx_1_merged476_495_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<240, 1536>(result, input_FIFO_buf12_blurx_1_merged476_495_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_496_res = input_FIFO_buf12_blurx_1_merged476_496_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<256, 1536>(result, input_FIFO_buf12_blurx_1_merged476_496_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_497_res = input_FIFO_buf12_blurx_1_merged476_497_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<272, 1536>(result, input_FIFO_buf12_blurx_1_merged476_497_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_498_res = input_FIFO_buf12_blurx_1_merged476_498_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<288, 1536>(result, input_FIFO_buf12_blurx_1_merged476_498_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_499_res = input_FIFO_buf12_blurx_1_merged476_499_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<304, 1536>(result, input_FIFO_buf12_blurx_1_merged476_499_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_500_res = input_FIFO_buf12_blurx_1_merged476_500_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<320, 1536>(result, input_FIFO_buf12_blurx_1_merged476_500_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_501_res = input_FIFO_buf12_blurx_1_merged476_501_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<336, 1536>(result, input_FIFO_buf12_blurx_1_merged476_501_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_502_res = input_FIFO_buf12_blurx_1_merged476_502_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<352, 1536>(result, input_FIFO_buf12_blurx_1_merged476_502_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_503_res = input_FIFO_buf12_blurx_1_merged476_503_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<368, 1536>(result, input_FIFO_buf12_blurx_1_merged476_503_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_504_res = input_FIFO_buf12_blurx_1_merged476_504_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<384, 1536>(result, input_FIFO_buf12_blurx_1_merged476_504_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_505_res = input_FIFO_buf12_blurx_1_merged476_505_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<400, 1536>(result, input_FIFO_buf12_blurx_1_merged476_505_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_506_res = input_FIFO_buf12_blurx_1_merged476_506_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<416, 1536>(result, input_FIFO_buf12_blurx_1_merged476_506_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_507_res = input_FIFO_buf12_blurx_1_merged476_507_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<432, 1536>(result, input_FIFO_buf12_blurx_1_merged476_507_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_508_res = input_FIFO_buf12_blurx_1_merged476_508_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<448, 1536>(result, input_FIFO_buf12_blurx_1_merged476_508_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_509_res = input_FIFO_buf12_blurx_1_merged476_509_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<464, 1536>(result, input_FIFO_buf12_blurx_1_merged476_509_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_510_res = input_FIFO_buf12_blurx_1_merged476_510_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<480, 1536>(result, input_FIFO_buf12_blurx_1_merged476_510_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_511_res = input_FIFO_buf12_blurx_1_merged476_511_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<496, 1536>(result, input_FIFO_buf12_blurx_1_merged476_511_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_512_res = input_FIFO_buf12_blurx_1_merged476_512_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<512, 1536>(result, input_FIFO_buf12_blurx_1_merged476_512_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_513_res = input_FIFO_buf12_blurx_1_merged476_513_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<528, 1536>(result, input_FIFO_buf12_blurx_1_merged476_513_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_514_res = input_FIFO_buf12_blurx_1_merged476_514_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<544, 1536>(result, input_FIFO_buf12_blurx_1_merged476_514_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_515_res = input_FIFO_buf12_blurx_1_merged476_515_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<560, 1536>(result, input_FIFO_buf12_blurx_1_merged476_515_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_516_res = input_FIFO_buf12_blurx_1_merged476_516_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<576, 1536>(result, input_FIFO_buf12_blurx_1_merged476_516_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_517_res = input_FIFO_buf12_blurx_1_merged476_517_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<592, 1536>(result, input_FIFO_buf12_blurx_1_merged476_517_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_518_res = input_FIFO_buf12_blurx_1_merged476_518_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<608, 1536>(result, input_FIFO_buf12_blurx_1_merged476_518_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_519_res = input_FIFO_buf12_blurx_1_merged476_519_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<624, 1536>(result, input_FIFO_buf12_blurx_1_merged476_519_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_520_res = input_FIFO_buf12_blurx_1_merged476_520_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<640, 1536>(result, input_FIFO_buf12_blurx_1_merged476_520_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_521_res = input_FIFO_buf12_blurx_1_merged476_521_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<656, 1536>(result, input_FIFO_buf12_blurx_1_merged476_521_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_522_res = input_FIFO_buf12_blurx_1_merged476_522_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<672, 1536>(result, input_FIFO_buf12_blurx_1_merged476_522_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_523_res = input_FIFO_buf12_blurx_1_merged476_523_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<688, 1536>(result, input_FIFO_buf12_blurx_1_merged476_523_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_524_res = input_FIFO_buf12_blurx_1_merged476_524_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<704, 1536>(result, input_FIFO_buf12_blurx_1_merged476_524_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_525_res = input_FIFO_buf12_blurx_1_merged476_525_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<720, 1536>(result, input_FIFO_buf12_blurx_1_merged476_525_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_526_res = input_FIFO_buf12_blurx_1_merged476_526_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<736, 1536>(result, input_FIFO_buf12_blurx_1_merged476_526_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_527_res = input_FIFO_buf12_blurx_1_merged476_527_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<752, 1536>(result, input_FIFO_buf12_blurx_1_merged476_527_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_528_res = input_FIFO_buf12_blurx_1_merged476_528_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<768, 1536>(result, input_FIFO_buf12_blurx_1_merged476_528_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_529_res = input_FIFO_buf12_blurx_1_merged476_529_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<784, 1536>(result, input_FIFO_buf12_blurx_1_merged476_529_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_530_res = input_FIFO_buf12_blurx_1_merged476_530_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<800, 1536>(result, input_FIFO_buf12_blurx_1_merged476_530_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_531_res = input_FIFO_buf12_blurx_1_merged476_531_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<816, 1536>(result, input_FIFO_buf12_blurx_1_merged476_531_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_532_res = input_FIFO_buf12_blurx_1_merged476_532_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<832, 1536>(result, input_FIFO_buf12_blurx_1_merged476_532_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_533_res = input_FIFO_buf12_blurx_1_merged476_533_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<848, 1536>(result, input_FIFO_buf12_blurx_1_merged476_533_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_534_res = input_FIFO_buf12_blurx_1_merged476_534_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<864, 1536>(result, input_FIFO_buf12_blurx_1_merged476_534_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_535_res = input_FIFO_buf12_blurx_1_merged476_535_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<880, 1536>(result, input_FIFO_buf12_blurx_1_merged476_535_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_536_res = input_FIFO_buf12_blurx_1_merged476_536_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<896, 1536>(result, input_FIFO_buf12_blurx_1_merged476_536_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_537_res = input_FIFO_buf12_blurx_1_merged476_537_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<912, 1536>(result, input_FIFO_buf12_blurx_1_merged476_537_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_538_res = input_FIFO_buf12_blurx_1_merged476_538_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<928, 1536>(result, input_FIFO_buf12_blurx_1_merged476_538_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_539_res = input_FIFO_buf12_blurx_1_merged476_539_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<944, 1536>(result, input_FIFO_buf12_blurx_1_merged476_539_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_540_res = input_FIFO_buf12_blurx_1_merged476_540_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<960, 1536>(result, input_FIFO_buf12_blurx_1_merged476_540_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_541_res = input_FIFO_buf12_blurx_1_merged476_541_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<976, 1536>(result, input_FIFO_buf12_blurx_1_merged476_541_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_542_res = input_FIFO_buf12_blurx_1_merged476_542_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<992, 1536>(result, input_FIFO_buf12_blurx_1_merged476_542_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_543_res = input_FIFO_buf12_blurx_1_merged476_543_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1008, 1536>(result, input_FIFO_buf12_blurx_1_merged476_543_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_544_res = input_FIFO_buf12_blurx_1_merged476_544_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1024, 1536>(result, input_FIFO_buf12_blurx_1_merged476_544_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_545_res = input_FIFO_buf12_blurx_1_merged476_545_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1040, 1536>(result, input_FIFO_buf12_blurx_1_merged476_545_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_546_res = input_FIFO_buf12_blurx_1_merged476_546_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1056, 1536>(result, input_FIFO_buf12_blurx_1_merged476_546_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_547_res = input_FIFO_buf12_blurx_1_merged476_547_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1072, 1536>(result, input_FIFO_buf12_blurx_1_merged476_547_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_548_res = input_FIFO_buf12_blurx_1_merged476_548_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1088, 1536>(result, input_FIFO_buf12_blurx_1_merged476_548_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_549_res = input_FIFO_buf12_blurx_1_merged476_549_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1104, 1536>(result, input_FIFO_buf12_blurx_1_merged476_549_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_550_res = input_FIFO_buf12_blurx_1_merged476_550_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1120, 1536>(result, input_FIFO_buf12_blurx_1_merged476_550_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_551_res = input_FIFO_buf12_blurx_1_merged476_551_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1136, 1536>(result, input_FIFO_buf12_blurx_1_merged476_551_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_552_res = input_FIFO_buf12_blurx_1_merged476_552_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1152, 1536>(result, input_FIFO_buf12_blurx_1_merged476_552_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_553_res = input_FIFO_buf12_blurx_1_merged476_553_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1168, 1536>(result, input_FIFO_buf12_blurx_1_merged476_553_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_554_res = input_FIFO_buf12_blurx_1_merged476_554_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1184, 1536>(result, input_FIFO_buf12_blurx_1_merged476_554_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_555_res = input_FIFO_buf12_blurx_1_merged476_555_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1200, 1536>(result, input_FIFO_buf12_blurx_1_merged476_555_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_556_res = input_FIFO_buf12_blurx_1_merged476_556_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1216, 1536>(result, input_FIFO_buf12_blurx_1_merged476_556_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_557_res = input_FIFO_buf12_blurx_1_merged476_557_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1232, 1536>(result, input_FIFO_buf12_blurx_1_merged476_557_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_558_res = input_FIFO_buf12_blurx_1_merged476_558_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1248, 1536>(result, input_FIFO_buf12_blurx_1_merged476_558_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_559_res = input_FIFO_buf12_blurx_1_merged476_559_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1264, 1536>(result, input_FIFO_buf12_blurx_1_merged476_559_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_560_res = input_FIFO_buf12_blurx_1_merged476_560_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1280, 1536>(result, input_FIFO_buf12_blurx_1_merged476_560_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_561_res = input_FIFO_buf12_blurx_1_merged476_561_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1296, 1536>(result, input_FIFO_buf12_blurx_1_merged476_561_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_562_res = input_FIFO_buf12_blurx_1_merged476_562_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1312, 1536>(result, input_FIFO_buf12_blurx_1_merged476_562_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_563_res = input_FIFO_buf12_blurx_1_merged476_563_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1328, 1536>(result, input_FIFO_buf12_blurx_1_merged476_563_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_564_res = input_FIFO_buf12_blurx_1_merged476_564_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1344, 1536>(result, input_FIFO_buf12_blurx_1_merged476_564_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_565_res = input_FIFO_buf12_blurx_1_merged476_565_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1360, 1536>(result, input_FIFO_buf12_blurx_1_merged476_565_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_566_res = input_FIFO_buf12_blurx_1_merged476_566_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1376, 1536>(result, input_FIFO_buf12_blurx_1_merged476_566_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_567_res = input_FIFO_buf12_blurx_1_merged476_567_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1392, 1536>(result, input_FIFO_buf12_blurx_1_merged476_567_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_568_res = input_FIFO_buf12_blurx_1_merged476_568_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1408, 1536>(result, input_FIFO_buf12_blurx_1_merged476_568_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_569_res = input_FIFO_buf12_blurx_1_merged476_569_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1424, 1536>(result, input_FIFO_buf12_blurx_1_merged476_569_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_570_res = input_FIFO_buf12_blurx_1_merged476_570_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1440, 1536>(result, input_FIFO_buf12_blurx_1_merged476_570_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_571_res = input_FIFO_buf12_blurx_1_merged476_571_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1456, 1536>(result, input_FIFO_buf12_blurx_1_merged476_571_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_572_res = input_FIFO_buf12_blurx_1_merged476_572_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1472, 1536>(result, input_FIFO_buf12_blurx_1_merged476_572_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_573_res = input_FIFO_buf12_blurx_1_merged476_573_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1488, 1536>(result, input_FIFO_buf12_blurx_1_merged476_573_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_574_res = input_FIFO_buf12_blurx_1_merged476_574_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1504, 1536>(result, input_FIFO_buf12_blurx_1_merged476_574_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged476_575_res = input_FIFO_buf12_blurx_1_merged476_575_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<1520, 1536>(result, input_FIFO_buf12_blurx_1_merged476_575_res);
	return result;
}

// input_to_gp_04_ld13_merged487_write
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_0
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_1
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_2
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_3
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_4
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_5
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_6
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_7
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_8
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_9
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_10
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_11
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_12
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_13
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_14
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_15
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_16
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_17
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_18
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_19
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_20
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_21
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_22
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_23
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_24
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_25
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_26
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_27
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_28
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_29
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_30
//	input_FIFO_buf12_input_to_gp_04_ld13_merged487_31
inline void input_FIFO_buf12_input_to_gp_04_ld13_merged487_write_bundle_write(hw_uint<512>& input_to_gp_04_ld13_merged487_write, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_04_ld14, int input_to_gp_04_ld13, int dynamic_address) {
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_res = input_to_gp_04_ld13_merged487_write.extract<0, 15>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_0_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_res = input_to_gp_04_ld13_merged487_write.extract<16, 31>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_1_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_res = input_to_gp_04_ld13_merged487_write.extract<32, 47>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_2_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_res = input_to_gp_04_ld13_merged487_write.extract<48, 63>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_3_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_res = input_to_gp_04_ld13_merged487_write.extract<64, 79>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_4_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_res = input_to_gp_04_ld13_merged487_write.extract<80, 95>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_5_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_res = input_to_gp_04_ld13_merged487_write.extract<96, 111>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_6_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_res = input_to_gp_04_ld13_merged487_write.extract<112, 127>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_7_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_res = input_to_gp_04_ld13_merged487_write.extract<128, 143>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_8_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_res = input_to_gp_04_ld13_merged487_write.extract<144, 159>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_9_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_res = input_to_gp_04_ld13_merged487_write.extract<160, 175>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_10_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_res = input_to_gp_04_ld13_merged487_write.extract<176, 191>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_11_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_res = input_to_gp_04_ld13_merged487_write.extract<192, 207>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_12_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_res = input_to_gp_04_ld13_merged487_write.extract<208, 223>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_13_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_res = input_to_gp_04_ld13_merged487_write.extract<224, 239>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_14_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_res = input_to_gp_04_ld13_merged487_write.extract<240, 255>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_15_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_res = input_to_gp_04_ld13_merged487_write.extract<256, 271>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_16_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_res = input_to_gp_04_ld13_merged487_write.extract<272, 287>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_17_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_res = input_to_gp_04_ld13_merged487_write.extract<288, 303>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_18_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_res = input_to_gp_04_ld13_merged487_write.extract<304, 319>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_19_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_res = input_to_gp_04_ld13_merged487_write.extract<320, 335>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_20_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_res = input_to_gp_04_ld13_merged487_write.extract<336, 351>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_21_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_res = input_to_gp_04_ld13_merged487_write.extract<352, 367>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_22_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_res = input_to_gp_04_ld13_merged487_write.extract<368, 383>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_23_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_res = input_to_gp_04_ld13_merged487_write.extract<384, 399>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_24_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_res = input_to_gp_04_ld13_merged487_write.extract<400, 415>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_25_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_res = input_to_gp_04_ld13_merged487_write.extract<416, 431>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_26_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_res = input_to_gp_04_ld13_merged487_write.extract<432, 447>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_27_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_res = input_to_gp_04_ld13_merged487_write.extract<448, 463>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_28_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_res = input_to_gp_04_ld13_merged487_write.extract<464, 479>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_29_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_res = input_to_gp_04_ld13_merged487_write.extract<480, 495>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_30_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_res = input_to_gp_04_ld13_merged487_write.extract<496, 511>();
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_write(input_FIFO_buf12_input_to_gp_04_ld13_merged487_31_res, input_FIFO_buf12, root, input_to_gp_04_ld14, input_to_gp_04_ld13, dynamic_address);
}

// Operation logic
inline void blurx_1_merged476(input_FIFO_buf12_cache& input_FIFO_buf12, blurx_cache& blurx, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_FIFO_buf12
	auto input_FIFO_buf12_1_m__lp_32_m_blurx_1__p__31_rp___p__0_p_0_c_____1_m_blurx_0__p__0_p_0_value = input_FIFO_buf12_blurx_1_merged476_read_bundle_read(input_FIFO_buf12/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx_1_cu474(input_FIFO_buf12_1_m__lp_32_m_blurx_1__p__31_rp___p__0_p_0_c_____1_m_blurx_0__p__0_p_0_value);
	// Produce: blurx
	blurx_blurx_1_merged476_write_bundle_write(/* arg names */compute_result, blurx, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void input_to_gp_04_ld13_merged487(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */input_to_gp_04, input_FIFO_buf12_cache& input_FIFO_buf12, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_to_gp_04
	auto input_to_gp_04__lp_32_m_input_to_gp_04_ld13__p__31_rp__c____input_to_gp_04_ld14_value = input_to_gp_04.read();
	auto compute_result = input_to_gp_04_ld13_cu486(input_to_gp_04__lp_32_m_input_to_gp_04_ld13__p__31_rp__c____input_to_gp_04_ld14_value);
	// Produce: input_FIFO_buf12
	input_FIFO_buf12_input_to_gp_04_ld13_merged487_write_bundle_write(/* arg names */compute_result, input_FIFO_buf12, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blurx_ld1_merged481(blurx_cache& blurx, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */blurx_to_gp_10, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx
	auto blurx__lp_32_m_blurx_ld1__p__31_rp__c____blurx_ld2_value = blurx_blurx_ld1_merged481_read_bundle_read(blurx/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx_ld1_cu480(blurx__lp_32_m_blurx_ld1__p__31_rp__c____blurx_ld2_value);
	// Produce: blurx_to_gp_10
	blurx_to_gp_10.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_blurx_0_blurx_ld2_input_to_gp_04_ld14_(HWStream<hw_uint<512> >& /* get_args num ports = 32 */input_to_gp_04, HWStream<hw_uint<512> >& /* get_args num ports = 32 */blurx_to_gp_10) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_blurx_0_blurx_ld2_input_to_gp_04_ld14__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  blurx_cache blurx;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  input_FIFO_buf12_cache input_FIFO_buf12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33; input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34; blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
//   { blurx_1_merged476[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 3] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
// Condition for blurx_1_merged476(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((34 + -1*i2)) >= 0)))
//   { input_to_gp_04_ld13_merged487[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
// Condition for input_to_gp_04_ld13_merged487(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((34 + -1*i2)) >= 0)))
//   { blurx_ld1_merged481[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 4] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
// Condition for blurx_ld1_merged481(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((34 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1081 and i2 <= 34 and 2 <= i3 <= 3 and i3 <= 2 + i2; [0, i1, i2, 4] : 0 <= i1 <= 1081 and 0 < i2 <= 34 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 0; i1 <= 1081; i1++) {
	    for (int i2 = 0; i2 <= 34; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_to_gp_04_ld13_merged487(input_to_gp_04 /* buf name */, input_FIFO_buf12, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i2 > 0 }
	        // { [i0, i1, i2] : i2 > 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i2)) >= 0)))) {
	          blurx_1_merged476(input_FIFO_buf12 /* buf name */, blurx, 0, ((1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 > 0 }
	        // { [i0, i1, i2] : i2 > 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i2)) >= 0)))) {
	          blurx_ld1_merged481(blurx /* buf name */, blurx_to_gp_10, 0, ((1*i1)), ((-1 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void blurx_to_gp_10_ld9_merged485(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */blurx_to_gp_10, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx_to_gp_10
	auto blurx_to_gp_10__lp_32_m_blurx_to_gp_10_ld9__p__31_rp__c____blurx_to_gp_10_ld10_value = blurx_to_gp_10.read();
	auto compute_result = blurx_to_gp_10_ld9_cu484(blurx_to_gp_10__lp_32_m_blurx_to_gp_10_ld9__p__31_rp__c____blurx_to_gp_10_ld10_value);
	// Produce: blurx_FIFO_buf8
	blurx_FIFO_buf8_blurx_to_gp_10_ld9_merged485_write_bundle_write(/* arg names */compute_result, blurx_FIFO_buf8, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void bxy_d_32_1_merged479(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */bxy_d_32, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx_FIFO_buf8
	auto blurx_FIFO_buf8_1_m__lp_32_m_bxy_d_32_1__p__31_rp___p__0_p_0_c_____1_m_bxy_d_32_0__p__0_p_0_value = blurx_FIFO_buf8_bxy_d_32_1_merged479_read_bundle_read(blurx_FIFO_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = bxy_d_32_1_cu477(blurx_FIFO_buf8_1_m__lp_32_m_bxy_d_32_1__p__31_rp___p__0_p_0_c_____1_m_bxy_d_32_0__p__0_p_0_value);
	// Produce: bxy_d_32
	bxy_d_32.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_blurx_to_gp_10_ld10_bxy_d_32_0_(HWStream<hw_uint<512> >& /* get_args num ports = 32 */blurx_to_gp_10, HWStream<hw_uint<512> >& /* get_args num ports = 32 */bxy_d_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_blurx_to_gp_10_ld10_bxy_d_32_0__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  blurx_FIFO_buf8_cache blurx_FIFO_buf8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33; bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
//   { blurx_to_gp_10_ld9_merged485[d0 = 0, d1, d2] -> [0, d1, 1 + d2, 5] : 0 <= d1 <= 1081 and 0 <= d2 <= 33 }
// Condition for blurx_to_gp_10_ld9_merged485(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((34 + -1*i2)) >= 0)))
//   { bxy_d_32_1_merged479[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 33 }
// Condition for bxy_d_32_1_merged479(((((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((34 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 6] : 2 <= i1 <= 1081 and 0 < i2 <= 34; [0, i1, i2, 5] : 0 <= i1 <= 1081 and 0 < i2 <= 34 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 0; i1 <= 1081; i1++) {
	    for (int i2 = 1; i2 <= 34; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          blurx_to_gp_10_ld9_merged485(blurx_to_gp_10 /* buf name */, blurx_FIFO_buf8, 0, ((1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 }
	        // { [i0, i1, i2] : i1 >= 2 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0)))) {
	          bxy_d_32_1_merged479(blurx_FIFO_buf8 /* buf name */, bxy_d_32, 0, ((-2 + 1*i1)), ((-1 + 1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void input_1_merged473(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */input_arg, input_cache& input, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_arg
	auto input_arg_1_m__lp_32_m_input_1__p__31_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value = input_arg.read();
	auto compute_result = input_1_cu471(input_arg_1_m__lp_32_m_input_1__p__31_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value);
	// Produce: input
	input_input_1_merged473_write_bundle_write(/* arg names */compute_result, input, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void input_ld5_merged483(input_cache& input, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */input_to_gp_04, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input
	auto input__lp_32_m_input_ld5__p__31_rp__c____input_ld6_value = input_input_ld5_merged483_read_bundle_read(input/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = input_ld5_cu482(input__lp_32_m_input_ld5__p__31_rp__c____input_ld6_value);
	// Produce: input_to_gp_04
	input_to_gp_04.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_input_0_input_ld6_(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */input_to_gp_04) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_input_0_input_ld6__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  input_cache input;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34; input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
//   { input_ld5_merged483[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
// Condition for input_ld5_merged483(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((34 + -1*i2)) >= 0)))
//   { input_1_merged473[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 34 }
// Condition for input_1_merged473(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((34 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1081 and 0 <= i2 <= 34 and 0 <= i3 <= 1 }
	// # sets: 1
	for (int i0 = 0; i0 <= 0; i0++) {
	  for (int i1 = 0; i1 <= 1081; i1++) {
	    for (int i2 = 0; i2 <= 34; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_1_merged473(input_arg /* buf name */, input, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_ld5_merged483(input /* buf name */, input_to_gp_04, 0, ((1*i1)), ((1*i2)));
	        }
	      }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void bxy_d_32_opt(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */bxy_d_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("bxy_d_32_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream< hw_uint<512> > input_to_gp_04;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=input_to_gp_04.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<512> > blurx_to_gp_10;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=blurx_to_gp_10.values depth=32
#endif //__VIVADO_SYNTH__


  Extracted_input_0_input_ld6_(input_arg, input_to_gp_04);
  Extracted_blurx_0_blurx_ld2_input_to_gp_04_ld14_(input_to_gp_04, blurx_to_gp_10);
  Extracted_blurx_to_gp_10_ld10_bxy_d_32_0_(blurx_to_gp_10, bxy_d_32);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void bxy_d_32_opt_wrapper(HWStream<hw_uint<512> >& /* no bundle get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */bxy_d_32, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    bxy_d_32_opt(input_arg, bxy_d_32);
  }
}
#ifdef __VIVADO_SYNTH__
  // { bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[31 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[30 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[29 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[28 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[27 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[26 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[25 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[24 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[23 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[22 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[21 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[20 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[19 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[18 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[17 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[16 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[15 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[14 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[13 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[12 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[11 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[10 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[9 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[8 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[7 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[6 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[5 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[4 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[3 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[2 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[1 + 32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33; bxy_d_32_1_merged479[root = 0, bxy_d_32_0, bxy_d_32_1] -> bxy_d_32[32bxy_d_32_1, bxy_d_32_0] : 0 <= bxy_d_32_0 <= 1079 and 0 <= bxy_d_32_1 <= 33 }
const int bxy_d_32_1_merged479_write_pipe0_num_transfers = 36720;
  // { input_1_merged473[root = 0, input_0, input_1] -> input_arg[31 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[30 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[29 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[28 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[27 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[26 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[25 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[24 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[23 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[22 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[21 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[20 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[19 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[18 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[17 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[16 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[15 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[14 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[13 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[12 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[11 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[10 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[9 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[8 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[7 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[6 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[5 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[4 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[3 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[2 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[1 + 32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34; input_1_merged473[root = 0, input_0, input_1] -> input_arg[32input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 34 }
const int input_1_merged473_read_pipe0_num_transfers = 37870;


extern "C" {

void bxy_d_32_opt_accel(hw_uint<512>* input_1_merged473_read_pipe0, hw_uint<512>* bxy_d_32_1_merged479_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_1_merged473_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = bxy_d_32_1_merged479_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_1_merged473_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = bxy_d_32_1_merged479_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > input_1_merged473_read_pipe0_channel;
  static HWStream<hw_uint<512> > bxy_d_32_1_merged479_write_pipe0_channel;

  burst_read<512>(input_1_merged473_read_pipe0, input_1_merged473_read_pipe0_channel, input_1_merged473_read_pipe0_num_transfers*size);

  bxy_d_32_opt_wrapper(input_1_merged473_read_pipe0_channel, bxy_d_32_1_merged479_write_pipe0_channel, size);

  burst_write<512>(bxy_d_32_1_merged479_write_pipe0, bxy_d_32_1_merged479_write_pipe0_channel, bxy_d_32_1_merged479_write_pipe0_num_transfers*size);
}

}
extern "C" {

void bxy_d_32_opt_rdai(HWStream<hw_uint<512> >& input_1_merged473_read_pipe0, HWStream<hw_uint<512> >&  bxy_d_32_1_merged479_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = input_1_merged473_read_pipe0
#pragma HLS INTERFACE axis register port = bxy_d_32_1_merged479_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  bxy_d_32_opt(input_1_merged473_read_pipe0, bxy_d_32_1_merged479_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

