#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x56462198ce20 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x5646219a9740_0 .var "t_a", 0 0;
v0x5646219a9800_0 .var "t_b", 0 0;
v0x5646219a98c0_0 .var "t_c", 0 0;
v0x5646219a99b0_0 .net "t_z", 0 0, L_0x5646219a9d00;  1 drivers
S_0x56462198cfb0 .scope module, "c2" "circuit2" 2 9, 3 1 0, S_0x56462198ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "z";
v0x5646219a90e0_0 .net "a", 0 0, v0x5646219a9740_0;  1 drivers
v0x5646219a91d0_0 .net "b", 0 0, v0x5646219a9800_0;  1 drivers
v0x5646219a92e0_0 .net "c", 0 0, v0x5646219a98c0_0;  1 drivers
v0x5646219a9380_0 .net "n", 0 0, L_0x5646219a9b10;  1 drivers
v0x5646219a9470_0 .net "o", 0 0, L_0x5646219a9c50;  1 drivers
v0x5646219a95b0_0 .net "x", 0 0, L_0x5646219a9aa0;  1 drivers
v0x5646219a96a0_0 .net "z", 0 0, L_0x5646219a9d00;  alias, 1 drivers
S_0x564621990060 .scope module, "andmod1" "and1" 3 8, 4 1 0, S_0x56462198cfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_0x5646219a9aa0 .functor AND 1, v0x5646219a98c0_0, v0x5646219a9800_0, C4<1>, C4<1>;
v0x564621990290_0 .net "b", 0 0, v0x5646219a9800_0;  alias, 1 drivers
v0x5646219a80d0_0 .net "c", 0 0, v0x5646219a98c0_0;  alias, 1 drivers
v0x5646219a8190_0 .net "x", 0 0, L_0x5646219a9aa0;  alias, 1 drivers
S_0x5646219a82b0 .scope module, "andmod2" "and1" 3 10, 4 1 0, S_0x56462198cfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_0x5646219a9c50 .functor AND 1, v0x5646219a9740_0, v0x5646219a9800_0, C4<1>, C4<1>;
v0x5646219a84e0_0 .net "b", 0 0, v0x5646219a9800_0;  alias, 1 drivers
v0x5646219a85a0_0 .net "c", 0 0, v0x5646219a9740_0;  alias, 1 drivers
v0x5646219a8640_0 .net "x", 0 0, L_0x5646219a9c50;  alias, 1 drivers
S_0x5646219a8760 .scope module, "ormod1" "or1" 3 9, 5 1 0, S_0x56462198cfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5646219a9b10 .functor OR 1, L_0x5646219a9aa0, v0x5646219a9740_0, C4<0>, C4<0>;
v0x5646219a8990_0 .net "a", 0 0, L_0x5646219a9aa0;  alias, 1 drivers
v0x5646219a8a30_0 .net "b", 0 0, v0x5646219a9740_0;  alias, 1 drivers
v0x5646219a8ad0_0 .net "y", 0 0, L_0x5646219a9b10;  alias, 1 drivers
S_0x5646219a8be0 .scope module, "ormod2" "or1" 3 11, 5 1 0, S_0x56462198cfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x5646219a9d00 .functor OR 1, L_0x5646219a9b10, L_0x5646219a9c50, C4<0>, C4<0>;
v0x5646219a8e10_0 .net "a", 0 0, L_0x5646219a9b10;  alias, 1 drivers
v0x5646219a8f00_0 .net "b", 0 0, L_0x5646219a9c50;  alias, 1 drivers
v0x5646219a8fd0_0 .net "y", 0 0, L_0x5646219a9d00;  alias, 1 drivers
    .scope S_0x56462198ce20;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56462198ce20 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x56462198ce20;
T_1 ;
    %vpi_call 2 13 "$monitor", v0x5646219a9740_0, v0x5646219a9800_0, v0x5646219a98c0_0, v0x5646219a99b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a9740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a9800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a98c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a9740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a9800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a98c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a9740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a9800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a98c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a9740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a9800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a98c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a9740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a9800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a98c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a9740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a9800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a98c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a9740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a9800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646219a98c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a9740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a9800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5646219a98c0_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cir2_testbench.v";
    "circuit2.v";
    "and_module.v";
    "or_module.v";
