## Intialising OpenLane and Running Synthesis

<img width="632" alt="Screenshot 2023-05-13 033243" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/cd4b8083-0c6a-449a-8c96-4cb5260836df">
<img width="671" alt="Screenshot 2023-05-13 035649" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/e62541d0-82b1-447b-bffc-31752bb1b873">
<img width="482" alt="Screenshot 2023-05-13 040424" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/cd96db39-513c-4b61-ac57-9b1f74396f57">
<img width="414" alt="Screenshot 2023-05-13 040621" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/cc0142f3-a525-45ac-8a8b-cf7108230608">
<img width="784" alt="after synthesis" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/bd09e6ee-4383-4b62-9630-932fe22aeb92">


## Floor plan

<img width="811" alt="Screenshot 2023-05-13 044156" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/3a94d87a-5887-482c-8f58-e32a669355fc">
<img width="928" alt="Screenshot 2023-05-13 045557" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/31431308-32dd-47d7-b2c6-7db4f0c738fe">
<img width="929" alt="def_file" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/6a00598f-4f4e-419c-a65d-872c67ff8596">
<img width="933" alt="Screenshot 2023-05-13 070340" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/d64c63e9-8192-4c6a-a999-01e0b7795f9e">
<img width="927" alt="Screenshot 2023-05-13 071016" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/1f215733-ba75-46ad-bc2b-d7443cded787">
<img width="929" alt="Screenshot 2023-05-13 071533" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/58310b47-10ed-4b70-aa24-1d06b8a1bae8">

