Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 19 21:39:34 2018
| Host         : KYLE-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file microblaze_wrapper_control_sets_placed.rpt
| Design       : microblaze_wrapper
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    83 |
| Unused register locations in slices containing registers |   232 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           16 |
|      4 |            1 |
|      6 |            2 |
|      8 |           11 |
|     10 |            3 |
|     12 |            7 |
|     14 |            2 |
|    16+ |           41 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             724 |          135 |
| No           | No                    | Yes                    |              58 |            9 |
| No           | Yes                   | No                     |             712 |          133 |
| Yes          | No                    | No                     |             508 |           77 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |             840 |          125 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                                Enable Signal                                                                                                |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst20_out                                               |                1 |              2 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                              |                1 |              2 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              2 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__111_n_0  |                1 |              2 |
|  microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              2 |
|  microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst21_out                                                |                1 |              2 |
|  microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              2 |
| ~microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                             | microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              2 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__64_n_0 |                1 |              2 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_1                                       |                1 |              2 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                          | microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                    |                1 |              2 |
| ~microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                          |                1 |              2 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              2 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                           |                1 |              2 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__110_n_0        |                1 |              2 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Unsigned_Op_reg                                                               |                1 |              2 |
|  microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              4 |
|  microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                             |                                                                                                                                                                               |                2 |              6 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                  | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              6 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                      | microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                1 |              8 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                   | microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              8 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      |                                                                                                                                                                               |                2 |              8 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | microblaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              8 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                           |                1 |              8 |
|  microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              8 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                |                1 |              8 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/R                                     |                2 |              8 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                        |                                                                                                                                                                               |                1 |              8 |
| ~microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                             | microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              8 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                             |                1 |              8 |
|  microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                               |                2 |             10 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                            |                2 |             10 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/select_ALU_Carry_reg                                      |                2 |             10 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                          |                                                                                                                                                                               |                3 |             12 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                          |                                                                                                                                                                               |                1 |             12 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                   |                                                                                                                                                                               |                2 |             12 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |             12 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |             12 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[30]                                                       |                2 |             12 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | microblaze_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                      |                1 |             12 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                        |                2 |             14 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_0                                                                            |                2 |             14 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | microblaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                2 |             16 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                               |                                                                                                                                                                               |                1 |             16 |
|  microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                      |                                                                                                                                                                               |                1 |             16 |
| ~microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                               |                2 |             16 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                               |                1 |             16 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                               |                7 |             16 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                         |                                                                                                                                                                               |                1 |             16 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                           | microblaze_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                2 |             16 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                       |                                                                                                                                                                               |                5 |             20 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                3 |             20 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                5 |             22 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                5 |             26 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                               |                                                                                                                                                                               |                8 |             30 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                     | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                4 |             32 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                             | microblaze_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                4 |             34 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                               |                6 |             34 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                             | microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                       |                6 |             46 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | microblaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                6 |             46 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                9 |             48 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                             |                6 |             56 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                       |                8 |             56 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                             |               10 |             60 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                  |                                                                                                                                                                               |                5 |             64 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                               |               10 |             64 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                      | microblaze_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |               11 |             64 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               13 |             64 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         |                                                                                                                                                                               |               18 |             64 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                9 |             64 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             64 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/SR[0]                                                                                                       |               14 |             66 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                                                               |                7 |             66 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                          |                                                                                                                                                                               |               10 |             94 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/new_request                                                                                                    | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               16 |            110 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_BitField.mem_mask0_reg[31]                                                                            |               28 |            126 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                           |                                                                                                                                                                               |                8 |            128 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                               |               16 |            128 |
|  microblaze_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                             |                                                                                                                                                                               |               32 |            162 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               26 |            170 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               29 |            190 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         | microblaze_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                 |                                                                                                                                                                               |               32 |            256 |
|  microblaze_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                             |                                                                                                                                                                               |              109 |            592 |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


