#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 18 15:24:26 2025
# Process ID: 7828
# Current directory: C:/Users/Samarth/OneDrive/Desktop/IIT/IIIT_Intern/Training/Lab2/MatrixMul/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/matrixmul_5/xsim_script.tcl}
# Log file: C:/Users/Samarth/OneDrive/Desktop/IIT/IIIT_Intern/Training/Lab2/MatrixMul/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/Samarth/OneDrive/Desktop/IIT/IIIT_Intern/Training/Lab2/MatrixMul/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/matrixmul_5/xsim_script.tcl
# xsim {matrixmul_5} -autoloadwcfg -tclbatch {matrixmul_5.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source matrixmul_5.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_C_group [add_wave_group out_C(axis) -into $coutputgroup]
## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/out_C_TLAST -into $out_C_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/out_C_TREADY -into $out_C_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/out_C_TVALID -into $out_C_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/out_C_TDATA -into $out_C_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in_A_group [add_wave_group in_A(axis) -into $cinputgroup]
## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/in_A_TLAST -into $in_A_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/in_A_TREADY -into $in_A_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/in_A_TVALID -into $in_A_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/in_A_TDATA -into $in_A_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matrixmul_5_top/AESL_inst_matrixmul_5/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matrixmul_5_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_5_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_5_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_5_top/ap_c_n_tvin_trans_num_in_A_V_data -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_5_top/ap_c_n_tvin_trans_num_in_A_V_last_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_5_top/ap_c_n_tvout_trans_num_out_C_V_data -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_5_top/ap_c_n_tvout_trans_num_out_C_V_last_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_matrixmul_5_top/LENGTH_in_A_V_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_5_top/LENGTH_in_A_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_5_top/LENGTH_out_C_V_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_matrixmul_5_top/LENGTH_out_C_V_last_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_C_group [add_wave_group out_C(axis) -into $tbcoutputgroup]
## add_wave /apatb_matrixmul_5_top/out_C_TLAST -into $tb_out_C_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/out_C_TREADY -into $tb_out_C_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/out_C_TVALID -into $tb_out_C_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/out_C_TDATA -into $tb_out_C_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_in_A_group [add_wave_group in_A(axis) -into $tbcinputgroup]
## add_wave /apatb_matrixmul_5_top/in_A_TLAST -into $tb_in_A_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/in_A_TREADY -into $tb_in_A_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/in_A_TVALID -into $tb_in_A_group -color #ffff00 -radix hex
## add_wave /apatb_matrixmul_5_top/in_A_TDATA -into $tb_in_A_group -radix hex
## save_wave_config matrixmul_5.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "2875000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2915 ns : File "C:/Users/Samarth/OneDrive/Desktop/IIT/IIIT_Intern/Training/Lab2/MatrixMul/solution1/sim/verilog/matrixmul_5.autotb.v" Line 218
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr 18 15:24:31 2025...
