

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size b59b454db7e1e99ddc616600354e4427  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_1008/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_1008/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_1008/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_1008/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_1008/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_1008/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55de9bc4349e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_1008/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_1008/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4b270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4b500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4b790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4ba20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4bcb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4bf40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4c1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4c460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4c6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4c960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4cbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4ce60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4d0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4d360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4d5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55de9bc4d860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4da80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4dca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4dec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4e0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4e300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4e520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4e740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4e960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4eb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4eda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4efc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4f1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4f400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4f620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4f840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55de9bc4fa60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55de9bee7100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55de9bee7140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55de9bee7180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55de9bee71c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55de9bee6380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55de9bee70e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55de9bc52900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55de9bc52920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55de9bee70e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55de9bc52904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55de9bee70f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffffeda3920..

GPGPU-Sim PTX: cudaLaunch for 0x0x55de9bc4349e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,3,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 191093
gpu_sim_insn = 132771840
gpu_ipc =     694.8022
gpu_tot_sim_cycle = 191093
gpu_tot_sim_insn = 132771840
gpu_tot_ipc =     694.8022
gpu_tot_issued_cta = 96
gpu_occupancy = 12.4731% 
gpu_tot_occupancy = 12.4731% 
max_total_param_size = 0
gpu_stall_dramfull = 24317
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.1311
partiton_level_parallism_total  =       9.1311
partiton_level_parallism_util =      19.8817
partiton_level_parallism_util_total  =      19.8817
L2_BW  =     330.7662 GB/Sec
L2_BW_total  =     330.7662 GB/Sec
gpu_total_sim_rate=191313

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 948
	L1D_cache_core[1]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 723
	L1D_cache_core[2]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 765
	L1D_cache_core[3]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 837
	L1D_cache_core[4]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 509
	L1D_cache_core[5]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 415
	L1D_cache_core[6]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[7]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1258
	L1D_cache_core[8]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[9]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[10]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 785
	L1D_cache_core[12]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[13]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[14]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 433
	L1D_cache_core[16]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 590
	L1D_cache_core[19]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 585
	L1D_cache_core[21]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[22]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 560
	L1D_cache_core[23]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 503
	L1D_cache_core[24]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1033
	L1D_cache_core[25]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 803
	L1D_cache_core[26]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 901
	L1D_cache_core[27]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1014
	L1D_cache_core[28]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 651
	L1D_cache_core[29]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[31]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[32]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1090
	L1D_cache_core[33]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 894
	L1D_cache_core[34]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 804
	L1D_cache_core[35]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 781
	L1D_cache_core[36]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 691
	L1D_cache_core[37]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 767
	L1D_cache_core[38]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 673
	L1D_cache_core[39]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1134
	L1D_cache_core[40]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 169
	L1D_cache_core[41]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 971
	L1D_cache_core[42]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 622
	L1D_cache_core[43]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 620
	L1D_cache_core[44]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 384
	L1D_cache_core[45]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 679
	L1D_cache_core[46]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[47]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 525
	L1D_cache_core[48]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[49]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 409
	L1D_cache_core[51]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290
	L1D_cache_core[52]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 442
	L1D_cache_core[53]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 961
	L1D_cache_core[54]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[55]: Access = 36352, Miss = 36352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[56]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[57]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 930
	L1D_cache_core[58]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 593
	L1D_cache_core[59]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[60]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 903
	L1D_cache_core[61]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 686
	L1D_cache_core[62]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[63]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1104
	L1D_cache_core[64]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[65]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 808
	L1D_cache_core[66]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 775
	L1D_cache_core[67]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1336
	L1D_cache_core[68]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 543
	L1D_cache_core[69]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 589
	L1D_cache_core[70]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 406
	L1D_cache_core[71]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 868
	L1D_cache_core[72]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 629
	L1D_cache_core[73]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1135
	L1D_cache_core[74]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600
	L1D_cache_core[75]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[76]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 312
	L1D_cache_core[77]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 448
	L1D_cache_core[78]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 435
	L1D_cache_core[79]: Access = 18176, Miss = 18176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 633
	L1D_total_cache_accesses = 1744896
	L1D_total_cache_misses = 1744896
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 48499
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.171
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 995328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 552960
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1548288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15770
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32729
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
5553, 5553, 5553, 5553, 5553, 5553, 5553, 5553, 
gpgpu_n_tot_thrd_icount = 136470528
gpgpu_n_tot_w_icount = 4264704
gpgpu_n_stall_shd_mem = 2324345
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1548288
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3096576
gpgpu_n_store_insn = 393216
gpgpu_n_shmem_insn = 13172736
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 540672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 645120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1679225
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19763539	W0_Idle:2168630	W0_Scoreboard:9946647	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:7680	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4257024
single_issue_nums: WS0:1066176	WS1:1066176	WS2:1066176	WS3:1066176	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12386304 {8:1548288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61931520 {40:1548288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
maxmflatency = 2314 
max_icnt2mem_latency = 2048 
maxmrqlatency = 748 
max_icnt2sh_latency = 843 
averagemflatency = 674 
avg_icnt2mem_latency = 329 
avg_mrq_latency = 47 
avg_icnt2sh_latency = 127 
mrq_lat_table:90824 	42152 	15006 	12857 	38398 	160897 	50947 	27184 	11832 	572 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61729 	502055 	988927 	190810 	1375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	179506 	214495 	226252 	257049 	436707 	373205 	57680 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	246076 	90465 	93603 	124154 	177842 	300544 	434665 	254469 	23078 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	86 	120 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        14        16         9         8        10        16         8        10         9        11         9         9         9        11        11 
dram[1]:         8         8        15         8         8         8        10        10        10         9         9         9         8         8         9         9 
dram[2]:         9        12        14        10        10        10        14         8        11         9         9         8        16         8         9        10 
dram[3]:        10        12        13        10         9         9        10         8         9         8         8         9        14         8         8         9 
dram[4]:        10         8         9        10        11         8        12        12         8         9         9         8        10         9        15         9 
dram[5]:         9         9         9         8         9         8        10         9         8         9         9         9        10        10        11         9 
dram[6]:         9         9         9        11         8         9         9        10         8        15         8         8        12         8        12         9 
dram[7]:        11         8         8         8         8        10         8         9        10         8         9        10        10        16         9        11 
dram[8]:         9        12        14         9         8        11         8         9        10         9         9         8         9         9        13        13 
dram[9]:         9         8        15         8         8         8         8         8        12         8         9         9        14         9         8         8 
dram[10]:         9        10        14         8        12         9        13         8        12         9         8         9         9         9        10        10 
dram[11]:         9         9        10         9        10         9         9        10        10        10         9         9        14         8        10         9 
dram[12]:        11        14         9        12        11         8        14        10         8         8         9         9         9         9        13         8 
dram[13]:        10        14        10         8         9         8         8        11         9         9        12         8         8        16        12         8 
dram[14]:        10         8         9         8        14         8         9         9         9         9         9        12         8         9        12         9 
dram[15]:        13         8         8         8         8         8         8        11         9         9        14        12         8        14         9         9 
dram[16]:         9        14         9         9         9        12        10         9         8         8        10         9         8         8        12         9 
dram[17]:         9         9        11        12         9         9        12        11         8         9        10         9         8         8         8         8 
dram[18]:         9         9         8         8        14        14        12         9         9         9         8         9         8         8        10        10 
dram[19]:         9         9         9         9        15         9        12         8         8        12         8         8         8        11         8         9 
dram[20]:        12         9        14         8         9        10         9        16        11         8         9        11         9         9        10         8 
dram[21]:        15         9         8         9         9         8        12        12         8         9         9         9        12        14        10         8 
dram[22]:         8         8        10         8         8         8         9        14        14         8         9         8         9         9         9         8 
dram[23]:        15         9        11         9         8         8        15         9        14         9         9        11         9        12         9         9 
dram[24]:        14         8         9         9         9        12        13         9         9         8         9         9         9         8        11        10 
dram[25]:         9         9         9        10         9        12         9         9        10         8        10         8         9         8         8         8 
dram[26]:        14        14         9         8         9         8         8         8         9         9         9         8        12         8         9         9 
dram[27]:        15         9         9         8         8         9        11         8         9         8         8         8        12        10         8         9 
dram[28]:         9         9        14        16        16         8        14        14        10         8        11         8         9         9        10         8 
dram[29]:         9         9        12        12         8         8        11        10        11         9        10         8         8        12        12         9 
dram[30]:         9         9        11        10        14         9         9        12        12         8         8         8        11         9        10         9 
dram[31]:         9        12        15        11        15         9         9         9        14         8         9         9        10         9         9         9 
maximum service time to same row:
dram[0]:     12842     15453     12862     12897     13456     15804     12621     13035     13776     13784     12765     12633     13139     13150     15473     12873 
dram[1]:     13364     13853     13006     12693     13633     13341     12641     12683     15300     13654     12637     12573     15305     14715     13062     12609 
dram[2]:     13072     15608     13823     13375     15519     13853     12918     13125     13453     13928     13142     12955     13445     15268     12363     13756 
dram[3]:     13372     13401     13251     12670     13348     13384     12865     13268     14128     13548     12607     12415     15964     15244     13296     13243 
dram[4]:     13302     12593     15841     15407     13187     13224     15500     15222     13091     13241     13200     12997     15240     14623     11981     12339 
dram[5]:     12813     12596     13263     13043     13212     12956     13078     12786     13006     12954     13445     12871     12864     12492     12238     12339 
dram[6]:     12959     12294     13095     13738     12921     12755     13240     13154     12743     13197     13179     13010     12790     12796     15365     13053 
dram[7]:     12516     12219     12572     12987     12945     12970     12919     12858     13062     12918     13480     12805     12603     12650     15014     15257 
dram[8]:     12843     15400     12929     12687     13470     13825     12781     12877     13552     17035     14922     15720     13498     13149     12941     12873 
dram[9]:     13365     13709     13047     12617     13929     13344     12742     12749     15089     16739     14640     12564     15278     14041     13134     12825 
dram[10]:     13071     15441     13826     13239     15519     13876     12993     13127     13737     13914     13148     12876     13127     13293     15237     13223 
dram[11]:     13371     13402     13018     12472     13351     13396     13179     13299     14616     15890     15015     12626     16162     13675     13279     13244 
dram[12]:     13303     12588     17750     15270     13200     13237     16569     15769     13287     13489     12853     12769     13081     12964     12232     12306 
dram[13]:     12805     12596     13335     12883     13219     12969     13063     12889     13002     12893     13187     12873     12805     12765     12254     12349 
dram[14]:     12963     12294     13096     14706     12931     12757     13208     13109     13192     13152     15437     12818     12676     12741     12943     12991 
dram[15]:     12513     12219     12640     12850     12955     12971     12896     13079     12917     12751     15408     13391     12444     12590     12468     13135 
dram[16]:     12842     15419     12685     13175     15394     14921     12673     13046     13753     13755     12745     12801     13306     13099     12942     12873 
dram[17]:     13367     13757     13090     12950     15665     13283     12645     12685     14925     13653     12637     12625     14030     12969     13063     12609 
dram[18]:     13070     14179     13442     12955     15520     15358     12921     13141     13463     13669     13307     13198     13453     13234     12356     13536 
dram[19]:     13414     13448     12477     13323     13834     15225     13176     13267     13770     13550     12974     12484     14057     12906     13279     12493 
dram[20]:     13378     12846     15407     13589     13572     13140     13906     13502     13102     13279     13281     13010     12845     12749     12335     12371 
dram[21]:     12809     12668     13258     12537     13496     14826     13561     15499     12951     12947     15548     13177     12767     12484     12299     12318 
dram[22]:     12957     12295     15950     13420     13167     12851     13554     13175     12742     13192     12980     13050     12748     12463     12886     13023 
dram[23]:     12511     12501     12845     12947     13125     12963     13215     12866     13061     12914     13550     13082     12597     12645     13010     13120 
dram[24]:     15447     15931     12865     13176     13290     15555     12646     12829     13684     13751     12498     12762     13306     13101     13033     13123 
dram[25]:     15431     13155     12619     15713     13794     13672     12891     13055     15597     13635     12720     12636     14039     12975     12920     12697 
dram[26]:     15445     15041     13383     12959     13328     14065     12902     13130     13462     13655     13151     13135     13451     13238     12361     13585 
dram[27]:     15013     15145     13344     13129     13838     13476     12861     13375     15598     13539     13042     12603     14066     12910     13278     12640 
dram[28]:     13288     12866     15450     15342     13580     13370     15494     15434     13098     13272     13013     13191     12853     12749     12228     12304 
dram[29]:     12589     12826     15383     12613     13043     13186     13584     12938     12949     12946     15551     13188     12769     12486     12243     12571 
dram[30]:     13005     12352     16420     15252     13207     13028     13238     12891     12745     13195     12887     13175     12745     12469     13010     13097 
dram[31]:     12219     12400     12573     16544     12798     13093     13208     13186     13055     13145     13152     13125     12598     12648     12404     13120 
average row accesses per activate:
dram[0]:  3.545817  3.446970  3.528226  3.509506  3.444016  3.421456  3.190476  3.145270  3.866397  3.786290  3.504132  3.744292  4.059406  3.564315  3.832512  3.457983 
dram[1]:  3.626016  3.469697  3.556911  3.281139  3.298893  3.415385  3.291228  3.515038  3.606061  3.533835  3.113553  3.593886  3.876190  3.627119  3.719048  3.202335 
dram[2]:  3.539683  3.469697  3.687764  3.340659  3.375940  3.380228  3.407273  3.219931  3.729412  3.764000  3.433198  3.596491  3.985437  3.847534  3.847291  3.497890 
dram[3]:  3.496063  3.420074  3.532258  3.415730  3.277372  3.288889  3.490706  3.374101  3.647510  3.723320  3.195489  3.656250  3.966019  3.502041  3.690476  3.093633 
dram[4]:  3.618852  3.376866  3.498008  3.410448  3.459144  3.324627  3.189189  3.276817  3.834677  3.770161  3.441767  3.549356  4.071066  3.828054  4.165775  3.445833 
dram[5]:  3.687500  3.329670  3.534137  3.405205  3.371212  3.358490  3.284722  3.387097  3.819277  3.606178  3.291188  3.365854  3.888889  3.567227  3.885000  3.439331 
dram[6]:  3.701681  3.359259  3.399225  3.425373  3.366038  3.528000  3.319298  3.361702  3.909091  3.832653  3.317829  3.538461  4.029703  3.418327  4.193548  3.545064 
dram[7]:  3.718488  3.424812  3.522088  3.306859  3.572000  3.453125  3.346290  3.257732  3.904959  3.707510  3.247148  3.421488  4.101523  3.567227  3.714286  3.427386 
dram[8]:  3.595142  3.505703  3.329502  3.234875  3.391635  3.107266  3.355872  3.377698  3.731518  3.853556  3.554622  3.570175  3.942308  3.452000  3.851485  3.543103 
dram[9]:  3.836207  3.599222  3.504032  3.234875  3.438462  3.271062  3.379928  3.571970  3.770751  3.657371  3.342520  3.504273  3.809302  3.415020  3.753623  3.337398 
dram[10]:  3.541833  3.332130  3.460000  3.192308  3.455598  3.143860  3.327465  3.507519  3.962500  3.724696  3.569038  3.775229  4.039409  3.428571  3.875622  3.476793 
dram[11]:  3.519841  3.431227  3.477912  3.357934  3.476744  3.406844  3.516729  3.620155  4.042553  3.770492  3.471312  3.549783  3.942308  3.497976  3.453744  3.240157 
dram[12]:  3.578947  3.270463  3.287879  3.215548  3.401544  3.212230  3.278351  3.505576  3.723320  3.725410  3.780702  3.802752  3.919048  3.789474  3.717703  3.382716 
dram[13]:  3.593496  3.329710  3.320611  3.060403  3.383142  3.260073  3.451263  3.690196  3.648649  3.494253  3.606694  3.622807  3.995146  3.835556  3.618605  3.278884 
dram[14]:  3.560484  3.386617  3.318182  3.229682  3.503968  3.343284  3.424460  3.566540  3.717647  3.820833  3.779736  3.824074  4.054455  3.743478  3.612903  3.325301 
dram[15]:  3.694561  3.458333  3.323194  3.070470  3.595142  3.197842  3.548507  3.400000  3.568182  3.637450  3.502041  3.588745  4.014706  3.922727  3.547511  3.184615 
dram[16]:  3.678715  3.740586  3.643443  3.542510  3.842795  3.432836  3.571985  3.619772  3.790795  3.349823  3.425620  3.555556  3.435484  3.329317  3.256000  3.344538 
dram[17]:  3.585938  3.829060  3.492126  3.758621  3.795652  3.532567  3.978261  3.796813  3.616000  3.279310  3.489451  3.332046  3.394422  3.180077  3.142857  3.081395 
dram[18]:  3.406716  3.584000  3.521739  3.387597  3.954751  3.409594  3.676000  3.522059  3.720165  3.370107  3.360324  3.514286  3.524793  3.562232  3.297189  3.360169 
dram[19]:  3.637450  3.569721  3.600000  3.569672  3.829694  3.517241  4.017544  3.678161  3.617530  3.347368  3.411523  3.220149  3.328125  3.373984  3.145594  3.146825 
dram[20]:  3.759336  3.653061  3.353384  3.329545  3.689362  3.274368  3.741935  3.684411  3.703704  3.571970  3.665198  3.332046  3.670996  3.417355  3.434599  3.221774 
dram[21]:  3.880342  3.623482  3.258182  3.617284  4.023256  3.128028  3.877637  3.879518  3.553360  3.379928  3.360324  3.297710  3.312500  3.549356  3.162791  3.257143 
dram[22]:  3.827731  3.767932  3.531746  3.447059  3.687764  3.386617  3.940171  3.583643  3.738589  3.314488  3.613044  3.297710  3.593220  3.451883  3.416667  3.352941 
dram[23]:  3.864407  3.756303  3.430769  3.577236  3.900901  3.482890  4.004329  3.667939  3.581673  3.289199  3.354839  3.248120  3.597458  3.671111  3.166023  3.297521 
dram[24]:  3.815900  3.662551  3.609756  3.644628  3.808696  3.382353  3.442379  3.338028  3.731707  3.411552  3.549356  3.278626  3.448980  3.294821  3.269841  3.433476 
dram[25]:  3.876068  3.865801  3.710084  3.808696  3.711864  3.402214  3.676000  3.467153  3.738775  3.411552  3.495763  2.982639  3.403226  3.148289  3.260870  3.329167 
dram[26]:  3.829787  3.886463  3.657143  3.400000  3.968326  3.372263  3.645418  3.417266  3.571985  3.312281  3.319838  3.209738  3.648069  3.421488  3.227451  3.410256 
dram[27]:  3.789916  3.973214  3.632653  3.742616  3.600823  3.473684  3.664000  3.622137  3.513410  3.312281  3.270916  3.086331  3.337255  3.352227  3.105660  3.261225 
dram[28]:  3.545455  3.552419  3.699589  3.624490  3.910714  3.521073  3.481203  3.421986  3.598425  3.614504  3.573276  3.108303  3.652174  3.366255  3.616740  3.334728 
dram[29]:  3.750000  3.748936  3.725000  3.759494  3.915179  3.416357  3.394161  3.500000  3.434457  3.327465  3.338710  3.115524  3.426229  3.592105  3.223529  3.381356 
dram[30]:  3.677551  3.494071  3.853448  3.723849  3.963636  3.550000  3.569231  3.478261  3.718367  3.474074  3.411523  3.328185  3.647826  3.512820  3.261905  3.418803 
dram[31]:  3.465385  3.839827  3.684426  3.920705  4.181818  3.473684  3.604651  3.487273  3.637450  3.397112  3.346774  3.138182  3.692982  3.609649  3.078652  3.265306 
average row locality = 450669/128106 = 3.517938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       829       826       831       831       828       839       886       885       896       879       756       756       768       765       724       727 
dram[1]:       830       832       831       831       830       834       886       888       894       880       758       759       762       762       727       727 
dram[2]:       830       828       830       830       830       839       884       885       895       879       756       756       765       762       733       733 
dram[3]:       827       832       832       830       829       838       885       885       896       880       758       755       762       762       727       730 
dram[4]:       821       819       830       830       825       835       892       895       893       879       763       763       750       750       729       731 
dram[5]:       823       825       832       832       826       834       894       893       893       878       764       764       753       753       726       726 
dram[6]:       820       817       832       832       824       834       894       894       892       877       766       764       762       762       730       730 
dram[7]:       824       822       831       832       825       833       895       892       891       878       764       764       756       753       730       730 
dram[8]:       828       828       826       827       826       838       889       889       896       877       750       750       768       767       728       728 
dram[9]:       831       831       825       827       828       833       889       893       890       874       753       756       767       768       727       727 
dram[10]:       831       831       825       827       828       836       887       889       890       874       759       759       767       768       725       728 
dram[11]:       829       831       826       824       827       836       888       890       890       874       753       756       768       768       730       727 
dram[12]:       826       825       828       828       819       833       894       896       877       863       768       765       767       768       725       728 
dram[13]:       827       825       830       832       821       830       896       893       880       866       768       762       767       767       726       729 
dram[14]:       823       823       830       830       817       833       896       896       886       872       762       762       766       765       732       732 
dram[15]:       826       826       829       831       820       825       895       893       880       869       762       765       765       767       732       732 
dram[16]:       830       830       821       823       832       834       884       881       876       875       767       768       766       765       732       732 
dram[17]:       832       832       819       820       826       836       881       881       874       878       767       767       766       766       731       731 
dram[18]:       832       832       825       821       826       840       887       884       872       873       766       765       767       766       731       731 
dram[19]:       831       832       818       817       829       834       884       887       876       878       765       767       766       766       731       731 
dram[20]:       831       831       826       828       820       825       896       893       863       867       768       767       762       763       733       735 
dram[21]:       831       831       830       829       817       822       887       890       864       869       766       768       761       763       734       734 
dram[22]:       830       829       828       828       829       825       890       893       865       862       767       768       760       761       734       734 
dram[23]:       831       830       830       828       820       831       893       890       862       867       768       768       761       762       734       734 
dram[24]:       832       826       820       820       830       838       888       881       878       877       763       763       765       763       736       736 
dram[25]:       826       829       817       814       832       840       881       883       876       878       761       763       764       764       735       735 
dram[26]:       826       826       826       820       832       840       879       881       877       878       760       761       766       764       735       734 
dram[27]:       829       826       820       823       831       840       880       880       878       878       759       762       766       764       735       735 
dram[28]:       820       817       832       826       831       839       890       896       873       875       766       765       758       756       733       733 
dram[29]:       823       817       826       829       831       839       894       891       875       873       764       767       757       757       734       734 
dram[30]:       823       820       826       826       829       837       892       892       872       872       765       766       755       758       736       736 
dram[31]:       823       823       832       826       830       838       894       891       873       875       766       767       758       759       736       736 
total dram reads = 416484
bank skew: 896/724 = 1.24
chip skew: 13035/12996 = 1.00
number of total write accesses:
dram[0]:       244       336       176       368       256       216       208       184       236       240       368       256       208       376       216       384 
dram[1]:       248       336       176       364       256       216       208       188       232       240       368       256       208       376       216       384 
dram[2]:       248       352       176       328       272       200       212       208       224       248       368       256       224       384       192       384 
dram[3]:       244       352       176       328       276       200       216       212       224       248       368       256       220       384       192       384 
dram[4]:       248       344       192       336       256       224       208       208       232       224       376       256       208       384       200       384 
dram[5]:       248       336       192       336       256       224       208       208       232       224       380       256       208       384       204       384 
dram[6]:       244       360       180       344       272       192       208       216       216       248       360       256       208       384       200       384 
dram[7]:       244       356       184       336       272       204       208       224       216       240       360       256       208       384       200       384 
dram[8]:       240       376       172       328       264       240       216       200       252       176       384       256       208       384       200       376 
dram[9]:       236       376       176       328       264       240       216       200       256       176       384       256       208       384       200       376 
dram[10]:       232       368       160       344       268       240       232       176       244       184       376       256       212       384       216       384 
dram[11]:       232       368       160       344       280       240       232       176       240       184       376       256       208       384       216       384 
dram[12]:       232       376       160       328       248       240       240       188       260       184       376       256       224       384       208       376 
dram[13]:       228       376       160       320       248       240       240       192       260       184       376       256       224       384       208       376 
dram[14]:       240       352       184       336       264       252       224       168       248       180       384       256       212       384       208       384 
dram[15]:       228       348       180       336       272       256       224       168       248       176       384       256       216       384       208       384 
dram[16]:       344       256       272       208       192       344       136       284       120       296       248       384       344       256       328       256 
dram[17]:       344       256       272       208       188       344       136       288       120       296       240       384       344       256       336       256 
dram[18]:       324       256       264       216       192       336       128       296       128       296       256       384       344       256       360       248 
dram[19]:       328       256       256       216       192       336       128       296       128       304       256       384       344       256       360       248 
dram[20]:       304       256       264       204       188       328       128       304       148       304       256       384       344       256       324       256 
dram[21]:       308       256       264       200       192       328       128       304       140       296       256       384       348       256       328       256 
dram[22]:       336       256       248       204       180       344       128       284       144       304       256       384       352       256       344       256 
dram[23]:       336       256       248       208       184       340       128       284       148       308       256       384       352       256       344       256 
dram[24]:       320       256       272       248       184       328       152       268       160       272       256       384       320       256       352       256 
dram[25]:       324       256       264       248       176       328       152       268       160       268       256       384       320       256       360       256 
dram[26]:       296       256       280       256       180       336       144       276       164       264       240       384       336       256       352       256 
dram[27]:       292       256       280       256       176       336       144       276       156       264       248       384       340       256       352       256 
dram[28]:       308       256       268       248       180       320       144       276       164       288       252       384       328       248       352       256 
dram[29]:       308       256       272       248       184       320       144       272       168       288       256       384       328       248       352       256 
dram[30]:       312       256       272       256       172       344       144       272       156       264       256       384       336       256       344       256 
dram[31]:       312       256       268       256       176       344       144       272       160       264       256       384       336       256       344       256 
total dram writes = 136800
bank skew: 384/120 = 3.20
chip skew: 4288/4244 = 1.01
average mf latency per bank:
dram[0]:       2551      2417      2866      2419      2739      2734      2525      2426      2515      2222       953       987      1137       990      2765      2388
dram[1]:       2473      2341      2815      2376      2689      2685      2558      2361      2460      2190       931       932      1084       958      2796      2425
dram[2]:       2561      2361      2880      2557      2763      2793      2573      2434      2530      2270       952       999      1115       972      2886      2451
dram[3]:       2548      2293      2821      2514      2707      2722      2490      2333      2531      2208       948       993      1095       950      2918      2402
dram[4]:       2730      2528      2730      2443      2945      2884      2536      2322      2567      2283       959      1002      1142      1009      2856      2386
dram[5]:       2703      2483      2662      2436      2930      2865      2461      2364      2533      2296       938       982      1132       971      2768      2295
dram[6]:       2686      2406      2651      2321      2821      2822      2431      2269      2623      2226       944       969      1090       963      2810      2305
dram[7]:       2713      2519      2726      2384      2887      2952      2484      2311      2636      2287       963      1011      1100       981      2817      2306
dram[8]:       2564      2322      2798      2415      2777      2689      2481      2323      2407      2315       966       993      1104       944      2727      2323
dram[9]:       2498      2234      2779      2406      2715      2655      2488      2358      2379      2322       949       956      1070       934      2812      2390
dram[10]:       2528      2182      2796      2400      2662      2522      2439      2440      2450      2353       939       951      1065       933      2591      2350
dram[11]:       2534      2215      2901      2422      2675      2613      2444      2407      2493      2369       993       973      1074       942      2742      2400
dram[12]:       2629      2378      2770      2370      2903      2771      2391      2340      2492      2369       968       974      1090       957      2750      2326
dram[13]:       2703      2355      2598      2364      2949      2728      2300      2313      2472      2405       950       969      1057       948      2577      2232
dram[14]:       2642      2440      2653      2319      2872      2690      2403      2364      2502      2424       960       980      1100       948      2748      2260
dram[15]:       2690      2515      2639      2328      2917      2765      2417      2394      2540      2316       960       984      1091       954      2694      2236
dram[16]:       2293      2347      2547      2584      2734      2369      2555      2240      2467      2149       995       868       978       986      2410      2489
dram[17]:       2271      2320      2636      2652      2732      2452      2695      2237      2443      2123      1014       871       969       998      2511      2568
dram[18]:       2388      2312      2489      2562      2751      2353      2565      2205      2485      2233       987       853       951       971      2295      2517
dram[19]:       2314      2307      2593      2605      2719      2388      2617      2169      2425      2146      1005       890       957       973      2369      2534
dram[20]:       2484      2531      2565      2548      2980      2643      2475      2167      2516      2174      1029       930      1010      1021      2456      2433
dram[21]:       2620      2574      2472      2521      3030      2628      2544      2275      2576      2260      1027       908      1009      1010      2378      2403
dram[22]:       2404      2500      2596      2505      2943      2556      2471      2192      2505      2180      1027       911       991      1011      2405      2429
dram[23]:       2509      2612      2603      2580      3066      2615      2490      2248      2521      2215      1042       942      1010      1034      2409      2458
dram[24]:       2432      2459      2649      2612      2805      2466      2487      2324      2427      2226      1003       881      1052      1011      2407      2660
dram[25]:       2382      2353      2709      2667      2741      2426      2492      2269      2333      2175       995       857      1046       999      2466      2679
dram[26]:       2592      2456      2588      2629      2803      2385      2589      2325      2390      2326      1036       887      1023      1011      2411      2725
dram[27]:       2422      2354      2636      2544      2709      2379      2557      2277      2374      2223      1010       872      1009       974      2438      2614
dram[28]:       2522      2575      2463      2423      2947      2599      2499      2215      2512      2205      1023       899      1042      1020      2272      2459
dram[29]:       2615      2639      2556      2467      2978      2610      2473      2311      2486      2315      1020       902      1055      1011      2346      2503
dram[30]:       2518      2569      2459      2392      2984      2502      2415      2233      2498      2279      1020       878      1018       984      2293      2440
dram[31]:       2559      2584      2469      2375      2979      2517      2405      2253      2424      2306      1006       883      1007       980      2250      2410
maximum mf latency per bank:
dram[0]:       1466      1366      1442      1900      1491      1451      1392      1717      1530      1393      1255      1580      1269      1252      1553      1437
dram[1]:       1404      1596      1591      1580      1590      1455      1495      1533      1437      1461      1381      1255      1204      1269      1672      1559
dram[2]:       1386      1519      1777      2120      2123      1586      1692      1889      1650      1903      1326      1159      1261      1132      1854      1704
dram[3]:       1403      2115      1880      1894      1512      1588      1751      1762      1633      1717      1244      1315      1454      1293      1848      1851
dram[4]:       1914      2124      1680      1478      2049      2219      1649      1592      1873      1873      1341      1351      1326      1197      1813      1617
dram[5]:       2015      1988      1553      2120      2160      2117      1439      1889      1894      1919      1350      1394      1306      1179      1427      1538
dram[6]:       2128      2138      1520      1605      2231      2173      1411      1481      1926      1941      1459      1416      1306      1232      1527      1587
dram[7]:       2200      2155      1442      1895      2202      2205      1562      1724      1941      1939      1512      1321      1322      1243      1484      1477
dram[8]:       1456      1330      1467      1902      1485      1500      1687      1726      1600      1519      1243      1281      1270      1264      1551      1505
dram[9]:       1460      1586      1725      1717      1498      1431      1576      1682      1604      1528      1320      1195      1092      1221      1700      1689
dram[10]:       1968      1265      1777      2121      1491      1383      1700      1896      1589      1888      1471      1353      1136      1237      1851      1692
dram[11]:       1471      1541      1872      1891      1411      2257      1752      1776      1520      1734      1603      1427      1176      1352      1850      1851
dram[12]:       1926      2124      1624      1444      2030      2229      1571      1569      1876      1871      1289      1448      1230      1264      1803      1591
dram[13]:       2024      1989      1399      2112      2156      2112      1544      1893      1857      1917      1351      1325      1155      1263      1399      1377
dram[14]:       2132      2097      1460      1573      2232      2232      1549      1513      1928      1935      1498      1251      1207      1293      1514      1421
dram[15]:       2189      2168      1458      1895      2205      2199      1585      1723      1950      1940      1309      1504      1159      1297      1463      1472
dram[16]:       2164      1383      1555      1469      1454      1485      1726      1702      1657      1663      1388      1171      1281      1174      1550      1513
dram[17]:       1258      1382      1776      1761      1514      1485      1791      1640      1739      1677      1383      1355      1058      1359      1759      1739
dram[18]:       1971      1281      1888      1777      1508      1475      1898      1718      1880      1921      1155      1261      1217      1320      1850      1689
dram[19]:       1337      1276      1894      1859      1391      2281      1786      1660      1568      1695      1346      1415      1349      1193      1855      1851
dram[20]:       1972      1912      1898      1510      2027      2262      1432      1654      1889      1812      1407      1475      1221      1221      1772      1373
dram[21]:       2048      2012      1471      1553      2139      2097      1894      1878      1915      1952      1231      1289      1347      1238      1415      1202
dram[22]:       2121      2117      1708      1514      2215      2180      1428      1694      1959      1914      1250      1493      1205      1302      1653      1460
dram[23]:       2184      2219      1562      1533      2182      2263      1501      1765      1930      1907      1201      1309      1239      1307      1501      1487
dram[24]:       2129      1465      1446      1900      1418      1519      1482      1715      1423      1459      1206      1350      1315      1112      1490      1825
dram[25]:       1494      1466      1591      1590      1410      1519      1463      1519      1586      1459      1248      1196      1289      1155      1552      1566
dram[26]:       1973      1482      1844      2133      1777      1683      1813      1882      1590      1916      1154      1299      1279      1188      1817      1972
dram[27]:       1416      1514      1888      1896      1626      2314      1744      1756      1562      1520      1225      1284      1301      1131      1853      1854
dram[28]:       2010      1915      1315      1400      2028      2237      1404      1518      1881      1817      1351      1492      1379      1144      1323      1390
dram[29]:       2046      2010      1315      2120      2126      2090      1412      1886      1907      1939      1293      1492      1394      1157      1301      1975
dram[30]:       2130      2119      1602      1306      2209      2188      1379      1507      1939      1949      1227      1457      1471      1244      1504      1453
dram[31]:       2144      2213      1477      1335      2187      2202      1402      1718      1936      1918      1170      1273      1484      1234      1544      1339
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121395 n_act=3976 n_pre=3960 n_ref_event=0 n_req=14094 n_rd=13026 n_rd_L2_A=0 n_write=0 n_wr_bk=4272 bw_util=0.1206
n_activity=43936 dram_eff=0.3937
bk0: 829a 133090i bk1: 826a 131837i bk2: 831a 133378i bk3: 831a 132058i bk4: 828a 131804i bk5: 839a 132258i bk6: 886a 131659i bk7: 885a 130570i bk8: 896a 132866i bk9: 879a 132507i bk10: 756a 132281i bk11: 756a 133302i bk12: 768a 135031i bk13: 765a 132222i bk14: 724a 135307i bk15: 727a 132439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717894
Row_Buffer_Locality_read = 0.744127
Row_Buffer_Locality_write = 0.397940
Bank_Level_Parallism = 4.573141
Bank_Level_Parallism_Col = 3.216875
Bank_Level_Parallism_Ready = 1.678344
write_to_read_ratio_blp_rw_average = 0.222011
GrpLevelPara = 2.137905 

BW Util details:
bwutil = 0.120554 
total_CMD = 143488 
util_bw = 17298 
Wasted_Col = 19137 
Wasted_Row = 4520 
Idle = 102533 

BW Util Bottlenecks: 
RCDc_limit = 23516 
RCDWRc_limit = 2699 
WTRc_limit = 4982 
RTWc_limit = 12168 
CCDLc_limit = 9452 
rwq = 0 
CCDLc_limit_alone = 8190 
WTRc_limit_alone = 4498 
RTWc_limit_alone = 11390 

Commands details: 
total_CMD = 143488 
n_nop = 121395 
Read = 13026 
Write = 0 
L2_Alloc = 0 
L2_WB = 4272 
n_act = 3976 
n_pre = 3960 
n_ref = 0 
n_req = 14094 
total_req = 17298 

Dual Bus Interface Util: 
issued_total_row = 7936 
issued_total_col = 17298 
Row_Bus_Util =  0.055308 
CoL_Bus_Util = 0.120554 
Either_Row_CoL_Bus_Util = 0.153971 
Issued_on_Two_Bus_Simul_Util = 0.021890 
issued_two_Eff = 0.142172 
queue_avg = 3.385635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121392 n_act=4064 n_pre=4048 n_ref_event=0 n_req=14099 n_rd=13031 n_rd_L2_A=0 n_write=0 n_wr_bk=4272 bw_util=0.1206
n_activity=44967 dram_eff=0.3848
bk0: 830a 133394i bk1: 832a 132457i bk2: 831a 133317i bk3: 831a 131570i bk4: 830a 131630i bk5: 834a 132909i bk6: 886a 132128i bk7: 888a 132537i bk8: 894a 132629i bk9: 880a 132116i bk10: 758a 131464i bk11: 759a 133549i bk12: 762a 135057i bk13: 762a 132572i bk14: 727a 135089i bk15: 727a 131837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711753
Row_Buffer_Locality_read = 0.738393
Row_Buffer_Locality_write = 0.386704
Bank_Level_Parallism = 4.419128
Bank_Level_Parallism_Col = 3.058947
Bank_Level_Parallism_Ready = 1.631162
write_to_read_ratio_blp_rw_average = 0.217219
GrpLevelPara = 2.085593 

BW Util details:
bwutil = 0.120588 
total_CMD = 143488 
util_bw = 17303 
Wasted_Col = 19866 
Wasted_Row = 4842 
Idle = 101477 

BW Util Bottlenecks: 
RCDc_limit = 23862 
RCDWRc_limit = 2663 
WTRc_limit = 4564 
RTWc_limit = 11135 
CCDLc_limit = 9410 
rwq = 0 
CCDLc_limit_alone = 8193 
WTRc_limit_alone = 4097 
RTWc_limit_alone = 10385 

Commands details: 
total_CMD = 143488 
n_nop = 121392 
Read = 13031 
Write = 0 
L2_Alloc = 0 
L2_WB = 4272 
n_act = 4064 
n_pre = 4048 
n_ref = 0 
n_req = 14099 
total_req = 17303 

Dual Bus Interface Util: 
issued_total_row = 8112 
issued_total_col = 17303 
Row_Bus_Util =  0.056534 
CoL_Bus_Util = 0.120588 
Either_Row_CoL_Bus_Util = 0.153992 
Issued_on_Two_Bus_Simul_Util = 0.023131 
issued_two_Eff = 0.150208 
queue_avg = 3.248300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2483
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121523 n_act=3970 n_pre=3954 n_ref_event=0 n_req=14104 n_rd=13035 n_rd_L2_A=0 n_write=0 n_wr_bk=4276 bw_util=0.1206
n_activity=43871 dram_eff=0.3946
bk0: 830a 133029i bk1: 828a 131897i bk2: 830a 133447i bk3: 830a 132188i bk4: 830a 132046i bk5: 839a 131494i bk6: 884a 132095i bk7: 885a 130983i bk8: 895a 132998i bk9: 879a 132464i bk10: 756a 132182i bk11: 756a 133795i bk12: 765a 134778i bk13: 762a 132596i bk14: 733a 135357i bk15: 733a 132355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718520
Row_Buffer_Locality_read = 0.743383
Row_Buffer_Locality_write = 0.415341
Bank_Level_Parallism = 4.571765
Bank_Level_Parallism_Col = 3.216303
Bank_Level_Parallism_Ready = 1.681879
write_to_read_ratio_blp_rw_average = 0.220648
GrpLevelPara = 2.134958 

BW Util details:
bwutil = 0.120644 
total_CMD = 143488 
util_bw = 17311 
Wasted_Col = 18856 
Wasted_Row = 4563 
Idle = 102758 

BW Util Bottlenecks: 
RCDc_limit = 23085 
RCDWRc_limit = 2610 
WTRc_limit = 4807 
RTWc_limit = 11766 
CCDLc_limit = 9427 
rwq = 0 
CCDLc_limit_alone = 8175 
WTRc_limit_alone = 4302 
RTWc_limit_alone = 11019 

Commands details: 
total_CMD = 143488 
n_nop = 121523 
Read = 13035 
Write = 0 
L2_Alloc = 0 
L2_WB = 4276 
n_act = 3970 
n_pre = 3954 
n_ref = 0 
n_req = 14104 
total_req = 17311 

Dual Bus Interface Util: 
issued_total_row = 7924 
issued_total_col = 17311 
Row_Bus_Util =  0.055224 
CoL_Bus_Util = 0.120644 
Either_Row_CoL_Bus_Util = 0.153079 
Issued_on_Two_Bus_Simul_Util = 0.022789 
issued_two_Eff = 0.148873 
queue_avg = 3.400856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40086
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121434 n_act=4061 n_pre=4045 n_ref_event=0 n_req=14098 n_rd=13028 n_rd_L2_A=0 n_write=0 n_wr_bk=4280 bw_util=0.1206
n_activity=44664 dram_eff=0.3875
bk0: 827a 133131i bk1: 832a 131625i bk2: 832a 133889i bk3: 830a 132056i bk4: 829a 131798i bk5: 838a 132331i bk6: 885a 132651i bk7: 885a 131610i bk8: 896a 132692i bk9: 880a 132476i bk10: 758a 131480i bk11: 755a 133411i bk12: 762a 134776i bk13: 762a 132340i bk14: 727a 134463i bk15: 730a 131061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711945
Row_Buffer_Locality_read = 0.740098
Row_Buffer_Locality_write = 0.369159
Bank_Level_Parallism = 4.537508
Bank_Level_Parallism_Col = 3.176985
Bank_Level_Parallism_Ready = 1.668939
write_to_read_ratio_blp_rw_average = 0.227709
GrpLevelPara = 2.124654 

BW Util details:
bwutil = 0.120623 
total_CMD = 143488 
util_bw = 17308 
Wasted_Col = 19347 
Wasted_Row = 4803 
Idle = 102030 

BW Util Bottlenecks: 
RCDc_limit = 23650 
RCDWRc_limit = 2828 
WTRc_limit = 4558 
RTWc_limit = 12502 
CCDLc_limit = 9683 
rwq = 0 
CCDLc_limit_alone = 8432 
WTRc_limit_alone = 4186 
RTWc_limit_alone = 11623 

Commands details: 
total_CMD = 143488 
n_nop = 121434 
Read = 13028 
Write = 0 
L2_Alloc = 0 
L2_WB = 4280 
n_act = 4061 
n_pre = 4045 
n_ref = 0 
n_req = 14098 
total_req = 17308 

Dual Bus Interface Util: 
issued_total_row = 8106 
issued_total_col = 17308 
Row_Bus_Util =  0.056493 
CoL_Bus_Util = 0.120623 
Either_Row_CoL_Bus_Util = 0.153699 
Issued_on_Two_Bus_Simul_Util = 0.023417 
issued_two_Eff = 0.152353 
queue_avg = 3.219565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21957
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121441 n_act=3964 n_pre=3948 n_ref_event=0 n_req=14075 n_rd=13005 n_rd_L2_A=0 n_write=0 n_wr_bk=4280 bw_util=0.1205
n_activity=45018 dram_eff=0.384
bk0: 821a 134154i bk1: 819a 131880i bk2: 830a 133342i bk3: 830a 132118i bk4: 825a 132948i bk5: 835a 132287i bk6: 892a 131263i bk7: 895a 131568i bk8: 893a 133541i bk9: 879a 132675i bk10: 763a 132244i bk11: 763a 132836i bk12: 750a 134796i bk13: 750a 133799i bk14: 729a 135134i bk15: 731a 132286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718366
Row_Buffer_Locality_read = 0.744175
Row_Buffer_Locality_write = 0.404673
Bank_Level_Parallism = 4.369914
Bank_Level_Parallism_Col = 3.060471
Bank_Level_Parallism_Ready = 1.633787
write_to_read_ratio_blp_rw_average = 0.220654
GrpLevelPara = 2.062090 

BW Util details:
bwutil = 0.120463 
total_CMD = 143488 
util_bw = 17285 
Wasted_Col = 19721 
Wasted_Row = 4874 
Idle = 101608 

BW Util Bottlenecks: 
RCDc_limit = 23707 
RCDWRc_limit = 2681 
WTRc_limit = 4443 
RTWc_limit = 11679 
CCDLc_limit = 9970 
rwq = 0 
CCDLc_limit_alone = 8635 
WTRc_limit_alone = 3934 
RTWc_limit_alone = 10853 

Commands details: 
total_CMD = 143488 
n_nop = 121441 
Read = 13005 
Write = 0 
L2_Alloc = 0 
L2_WB = 4280 
n_act = 3964 
n_pre = 3948 
n_ref = 0 
n_req = 14075 
total_req = 17285 

Dual Bus Interface Util: 
issued_total_row = 7912 
issued_total_col = 17285 
Row_Bus_Util =  0.055140 
CoL_Bus_Util = 0.120463 
Either_Row_CoL_Bus_Util = 0.153650 
Issued_on_Two_Bus_Simul_Util = 0.021953 
issued_two_Eff = 0.142877 
queue_avg = 3.543955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54395
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121348 n_act=4026 n_pre=4010 n_ref_event=0 n_req=14086 n_rd=13016 n_rd_L2_A=0 n_write=0 n_wr_bk=4280 bw_util=0.1205
n_activity=45407 dram_eff=0.3809
bk0: 823a 133636i bk1: 825a 131447i bk2: 832a 133307i bk3: 832a 131952i bk4: 826a 132805i bk5: 834a 132013i bk6: 894a 131373i bk7: 893a 131565i bk8: 893a 133193i bk9: 878a 132945i bk10: 764a 131722i bk11: 764a 132574i bk12: 753a 134654i bk13: 753a 132755i bk14: 726a 134893i bk15: 726a 132183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714184
Row_Buffer_Locality_read = 0.739859
Row_Buffer_Locality_write = 0.401869
Bank_Level_Parallism = 4.394004
Bank_Level_Parallism_Col = 3.128244
Bank_Level_Parallism_Ready = 1.661367
write_to_read_ratio_blp_rw_average = 0.219916
GrpLevelPara = 2.086206 

BW Util details:
bwutil = 0.120540 
total_CMD = 143488 
util_bw = 17296 
Wasted_Col = 19913 
Wasted_Row = 5321 
Idle = 100958 

BW Util Bottlenecks: 
RCDc_limit = 24085 
RCDWRc_limit = 2657 
WTRc_limit = 4202 
RTWc_limit = 12732 
CCDLc_limit = 9716 
rwq = 0 
CCDLc_limit_alone = 8355 
WTRc_limit_alone = 3759 
RTWc_limit_alone = 11814 

Commands details: 
total_CMD = 143488 
n_nop = 121348 
Read = 13016 
Write = 0 
L2_Alloc = 0 
L2_WB = 4280 
n_act = 4026 
n_pre = 4010 
n_ref = 0 
n_req = 14086 
total_req = 17296 

Dual Bus Interface Util: 
issued_total_row = 8036 
issued_total_col = 17296 
Row_Bus_Util =  0.056005 
CoL_Bus_Util = 0.120540 
Either_Row_CoL_Bus_Util = 0.154299 
Issued_on_Two_Bus_Simul_Util = 0.022246 
issued_two_Eff = 0.144173 
queue_avg = 3.569853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56985
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121402 n_act=3967 n_pre=3951 n_ref_event=0 n_req=14098 n_rd=13030 n_rd_L2_A=0 n_write=0 n_wr_bk=4272 bw_util=0.1206
n_activity=45494 dram_eff=0.3803
bk0: 820a 133604i bk1: 817a 132016i bk2: 832a 133240i bk3: 832a 131790i bk4: 824a 132612i bk5: 834a 133590i bk6: 894a 131586i bk7: 894a 131632i bk8: 892a 133413i bk9: 877a 133132i bk10: 766a 131866i bk11: 764a 133179i bk12: 762a 135152i bk13: 762a 132577i bk14: 730a 135088i bk15: 730a 132215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718613
Row_Buffer_Locality_read = 0.746815
Row_Buffer_Locality_write = 0.374532
Bank_Level_Parallism = 4.330174
Bank_Level_Parallism_Col = 3.050660
Bank_Level_Parallism_Ready = 1.631546
write_to_read_ratio_blp_rw_average = 0.226007
GrpLevelPara = 2.054384 

BW Util details:
bwutil = 0.120582 
total_CMD = 143488 
util_bw = 17302 
Wasted_Col = 19806 
Wasted_Row = 5203 
Idle = 101177 

BW Util Bottlenecks: 
RCDc_limit = 23638 
RCDWRc_limit = 2753 
WTRc_limit = 4090 
RTWc_limit = 11802 
CCDLc_limit = 9807 
rwq = 0 
CCDLc_limit_alone = 8634 
WTRc_limit_alone = 3705 
RTWc_limit_alone = 11014 

Commands details: 
total_CMD = 143488 
n_nop = 121402 
Read = 13030 
Write = 0 
L2_Alloc = 0 
L2_WB = 4272 
n_act = 3967 
n_pre = 3951 
n_ref = 0 
n_req = 14098 
total_req = 17302 

Dual Bus Interface Util: 
issued_total_row = 7918 
issued_total_col = 17302 
Row_Bus_Util =  0.055182 
CoL_Bus_Util = 0.120582 
Either_Row_CoL_Bus_Util = 0.153922 
Issued_on_Two_Bus_Simul_Util = 0.021842 
issued_two_Eff = 0.141900 
queue_avg = 3.589980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58998
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121381 n_act=3996 n_pre=3980 n_ref_event=0 n_req=14089 n_rd=13020 n_rd_L2_A=0 n_write=0 n_wr_bk=4276 bw_util=0.1205
n_activity=45360 dram_eff=0.3813
bk0: 824a 133842i bk1: 822a 131848i bk2: 831a 133299i bk3: 832a 130979i bk4: 825a 133000i bk5: 833a 133144i bk6: 895a 131605i bk7: 892a 131259i bk8: 891a 133461i bk9: 878a 132711i bk10: 764a 131796i bk11: 764a 132432i bk12: 756a 135458i bk13: 753a 132590i bk14: 730a 134995i bk15: 730a 132690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716374
Row_Buffer_Locality_read = 0.744470
Row_Buffer_Locality_write = 0.374181
Bank_Level_Parallism = 4.375234
Bank_Level_Parallism_Col = 3.083003
Bank_Level_Parallism_Ready = 1.621820
write_to_read_ratio_blp_rw_average = 0.225607
GrpLevelPara = 2.085384 

BW Util details:
bwutil = 0.120540 
total_CMD = 143488 
util_bw = 17296 
Wasted_Col = 19820 
Wasted_Row = 5119 
Idle = 101253 

BW Util Bottlenecks: 
RCDc_limit = 23749 
RCDWRc_limit = 2869 
WTRc_limit = 4387 
RTWc_limit = 12235 
CCDLc_limit = 9775 
rwq = 0 
CCDLc_limit_alone = 8413 
WTRc_limit_alone = 3943 
RTWc_limit_alone = 11317 

Commands details: 
total_CMD = 143488 
n_nop = 121381 
Read = 13020 
Write = 0 
L2_Alloc = 0 
L2_WB = 4276 
n_act = 3996 
n_pre = 3980 
n_ref = 0 
n_req = 14089 
total_req = 17296 

Dual Bus Interface Util: 
issued_total_row = 7976 
issued_total_col = 17296 
Row_Bus_Util =  0.055587 
CoL_Bus_Util = 0.120540 
Either_Row_CoL_Bus_Util = 0.154069 
Issued_on_Two_Bus_Simul_Util = 0.022058 
issued_two_Eff = 0.143167 
queue_avg = 3.562416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56242
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121414 n_act=4017 n_pre=4001 n_ref_event=0 n_req=14083 n_rd=13015 n_rd_L2_A=0 n_write=0 n_wr_bk=4272 bw_util=0.1205
n_activity=43988 dram_eff=0.393
bk0: 828a 132939i bk1: 828a 131923i bk2: 826a 133262i bk3: 827a 131086i bk4: 826a 132444i bk5: 838a 131356i bk6: 889a 131715i bk7: 889a 132194i bk8: 896a 132672i bk9: 877a 133292i bk10: 750a 133061i bk11: 750a 133468i bk12: 768a 134789i bk13: 767a 131902i bk14: 728a 134941i bk15: 728a 132906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714763
Row_Buffer_Locality_read = 0.743219
Row_Buffer_Locality_write = 0.367978
Bank_Level_Parallism = 4.527637
Bank_Level_Parallism_Col = 3.155529
Bank_Level_Parallism_Ready = 1.661364
write_to_read_ratio_blp_rw_average = 0.222227
GrpLevelPara = 2.118939 

BW Util details:
bwutil = 0.120477 
total_CMD = 143488 
util_bw = 17287 
Wasted_Col = 19130 
Wasted_Row = 4651 
Idle = 102420 

BW Util Bottlenecks: 
RCDc_limit = 23256 
RCDWRc_limit = 2844 
WTRc_limit = 4672 
RTWc_limit = 11792 
CCDLc_limit = 9621 
rwq = 0 
CCDLc_limit_alone = 8286 
WTRc_limit_alone = 4166 
RTWc_limit_alone = 10963 

Commands details: 
total_CMD = 143488 
n_nop = 121414 
Read = 13015 
Write = 0 
L2_Alloc = 0 
L2_WB = 4272 
n_act = 4017 
n_pre = 4001 
n_ref = 0 
n_req = 14083 
total_req = 17287 

Dual Bus Interface Util: 
issued_total_row = 8018 
issued_total_col = 17287 
Row_Bus_Util =  0.055879 
CoL_Bus_Util = 0.120477 
Either_Row_CoL_Bus_Util = 0.153839 
Issued_on_Two_Bus_Simul_Util = 0.022518 
issued_two_Eff = 0.146371 
queue_avg = 3.339798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.3398
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121382 n_act=4007 n_pre=3991 n_ref_event=0 n_req=14088 n_rd=13019 n_rd_L2_A=0 n_write=0 n_wr_bk=4276 bw_util=0.1205
n_activity=44886 dram_eff=0.3853
bk0: 831a 133985i bk1: 831a 131758i bk2: 825a 133764i bk3: 827a 131102i bk4: 828a 132198i bk5: 833a 132024i bk6: 889a 131457i bk7: 893a 132723i bk8: 890a 132585i bk9: 874a 132738i bk10: 753a 132183i bk11: 756a 133616i bk12: 767a 134370i bk13: 768a 132861i bk14: 727a 135194i bk15: 727a 132504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715574
Row_Buffer_Locality_read = 0.743375
Row_Buffer_Locality_write = 0.376988
Bank_Level_Parallism = 4.446973
Bank_Level_Parallism_Col = 3.110914
Bank_Level_Parallism_Ready = 1.659670
write_to_read_ratio_blp_rw_average = 0.221206
GrpLevelPara = 2.102206 

BW Util details:
bwutil = 0.120533 
total_CMD = 143488 
util_bw = 17295 
Wasted_Col = 19424 
Wasted_Row = 4845 
Idle = 101924 

BW Util Bottlenecks: 
RCDc_limit = 23270 
RCDWRc_limit = 2804 
WTRc_limit = 4326 
RTWc_limit = 12200 
CCDLc_limit = 9531 
rwq = 0 
CCDLc_limit_alone = 8252 
WTRc_limit_alone = 3846 
RTWc_limit_alone = 11401 

Commands details: 
total_CMD = 143488 
n_nop = 121382 
Read = 13019 
Write = 0 
L2_Alloc = 0 
L2_WB = 4276 
n_act = 4007 
n_pre = 3991 
n_ref = 0 
n_req = 14088 
total_req = 17295 

Dual Bus Interface Util: 
issued_total_row = 7998 
issued_total_col = 17295 
Row_Bus_Util =  0.055740 
CoL_Bus_Util = 0.120533 
Either_Row_CoL_Bus_Util = 0.154062 
Issued_on_Two_Bus_Simul_Util = 0.022211 
issued_two_Eff = 0.144169 
queue_avg = 3.247491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.24749
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121575 n_act=3995 n_pre=3979 n_ref_event=0 n_req=14093 n_rd=13024 n_rd_L2_A=0 n_write=0 n_wr_bk=4276 bw_util=0.1206
n_activity=44037 dram_eff=0.3929
bk0: 831a 132955i bk1: 831a 131346i bk2: 825a 133440i bk3: 827a 131271i bk4: 828a 132645i bk5: 836a 131270i bk6: 887a 131399i bk7: 889a 132151i bk8: 890a 133661i bk9: 874a 133734i bk10: 759a 132707i bk11: 759a 133657i bk12: 767a 135150i bk13: 768a 131989i bk14: 725a 135049i bk15: 728a 132394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716526
Row_Buffer_Locality_read = 0.743320
Row_Buffer_Locality_write = 0.390084
Bank_Level_Parallism = 4.546265
Bank_Level_Parallism_Col = 3.158225
Bank_Level_Parallism_Ready = 1.643873
write_to_read_ratio_blp_rw_average = 0.218349
GrpLevelPara = 2.138608 

BW Util details:
bwutil = 0.120568 
total_CMD = 143488 
util_bw = 17300 
Wasted_Col = 18965 
Wasted_Row = 4446 
Idle = 102777 

BW Util Bottlenecks: 
RCDc_limit = 22958 
RCDWRc_limit = 2745 
WTRc_limit = 4926 
RTWc_limit = 11379 
CCDLc_limit = 9535 
rwq = 0 
CCDLc_limit_alone = 8235 
WTRc_limit_alone = 4437 
RTWc_limit_alone = 10568 

Commands details: 
total_CMD = 143488 
n_nop = 121575 
Read = 13024 
Write = 0 
L2_Alloc = 0 
L2_WB = 4276 
n_act = 3995 
n_pre = 3979 
n_ref = 0 
n_req = 14093 
total_req = 17300 

Dual Bus Interface Util: 
issued_total_row = 7974 
issued_total_col = 17300 
Row_Bus_Util =  0.055573 
CoL_Bus_Util = 0.120568 
Either_Row_CoL_Bus_Util = 0.152717 
Issued_on_Two_Bus_Simul_Util = 0.023424 
issued_two_Eff = 0.153379 
queue_avg = 3.322773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32277
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121493 n_act=3979 n_pre=3963 n_ref_event=0 n_req=14087 n_rd=13017 n_rd_L2_A=0 n_write=0 n_wr_bk=4280 bw_util=0.1205
n_activity=44357 dram_eff=0.3899
bk0: 829a 133303i bk1: 831a 131323i bk2: 826a 133741i bk3: 824a 131511i bk4: 827a 132381i bk5: 836a 131944i bk6: 888a 132365i bk7: 890a 132735i bk8: 890a 134044i bk9: 874a 132775i bk10: 753a 131604i bk11: 756a 133351i bk12: 768a 135154i bk13: 768a 131880i bk14: 730a 133960i bk15: 727a 131463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717541
Row_Buffer_Locality_read = 0.744949
Row_Buffer_Locality_write = 0.384112
Bank_Level_Parallism = 4.516419
Bank_Level_Parallism_Col = 3.187559
Bank_Level_Parallism_Ready = 1.653177
write_to_read_ratio_blp_rw_average = 0.225645
GrpLevelPara = 2.120315 

BW Util details:
bwutil = 0.120547 
total_CMD = 143488 
util_bw = 17297 
Wasted_Col = 19175 
Wasted_Row = 4791 
Idle = 102225 

BW Util Bottlenecks: 
RCDc_limit = 23458 
RCDWRc_limit = 2732 
WTRc_limit = 4113 
RTWc_limit = 13357 
CCDLc_limit = 9605 
rwq = 0 
CCDLc_limit_alone = 8196 
WTRc_limit_alone = 3690 
RTWc_limit_alone = 12371 

Commands details: 
total_CMD = 143488 
n_nop = 121493 
Read = 13017 
Write = 0 
L2_Alloc = 0 
L2_WB = 4280 
n_act = 3979 
n_pre = 3963 
n_ref = 0 
n_req = 14087 
total_req = 17297 

Dual Bus Interface Util: 
issued_total_row = 7942 
issued_total_col = 17297 
Row_Bus_Util =  0.055350 
CoL_Bus_Util = 0.120547 
Either_Row_CoL_Bus_Util = 0.153288 
Issued_on_Two_Bus_Simul_Util = 0.022608 
issued_two_Eff = 0.147488 
queue_avg = 3.328508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32851
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121433 n_act=4005 n_pre=3989 n_ref_event=0 n_req=14080 n_rd=13010 n_rd_L2_A=0 n_write=0 n_wr_bk=4280 bw_util=0.1205
n_activity=44948 dram_eff=0.3847
bk0: 826a 133439i bk1: 825a 131411i bk2: 828a 133032i bk3: 828a 131207i bk4: 819a 132965i bk5: 833a 131709i bk6: 894a 131983i bk7: 896a 132223i bk8: 877a 133226i bk9: 863a 133608i bk10: 768a 132540i bk11: 765a 133024i bk12: 767a 134853i bk13: 768a 133100i bk14: 725a 134732i bk15: 728a 131989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715554
Row_Buffer_Locality_read = 0.741353
Row_Buffer_Locality_write = 0.401869
Bank_Level_Parallism = 4.409834
Bank_Level_Parallism_Col = 3.091194
Bank_Level_Parallism_Ready = 1.624754
write_to_read_ratio_blp_rw_average = 0.226288
GrpLevelPara = 2.076233 

BW Util details:
bwutil = 0.120498 
total_CMD = 143488 
util_bw = 17290 
Wasted_Col = 19692 
Wasted_Row = 4935 
Idle = 101571 

BW Util Bottlenecks: 
RCDc_limit = 23858 
RCDWRc_limit = 2824 
WTRc_limit = 4075 
RTWc_limit = 12691 
CCDLc_limit = 9859 
rwq = 0 
CCDLc_limit_alone = 8482 
WTRc_limit_alone = 3609 
RTWc_limit_alone = 11780 

Commands details: 
total_CMD = 143488 
n_nop = 121433 
Read = 13010 
Write = 0 
L2_Alloc = 0 
L2_WB = 4280 
n_act = 4005 
n_pre = 3989 
n_ref = 0 
n_req = 14080 
total_req = 17290 

Dual Bus Interface Util: 
issued_total_row = 7994 
issued_total_col = 17290 
Row_Bus_Util =  0.055712 
CoL_Bus_Util = 0.120498 
Either_Row_CoL_Bus_Util = 0.153706 
Issued_on_Two_Bus_Simul_Util = 0.022504 
issued_two_Eff = 0.146407 
queue_avg = 3.486173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48617
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121412 n_act=4032 n_pre=4016 n_ref_event=0 n_req=14087 n_rd=13019 n_rd_L2_A=0 n_write=0 n_wr_bk=4272 bw_util=0.1205
n_activity=44933 dram_eff=0.3848
bk0: 827a 133262i bk1: 825a 131839i bk2: 830a 132979i bk3: 832a 130821i bk4: 821a 132915i bk5: 830a 132230i bk6: 896a 131613i bk7: 893a 133230i bk8: 880a 132784i bk9: 866a 132936i bk10: 768a 132587i bk11: 762a 133197i bk12: 767a 134938i bk13: 767a 133298i bk14: 726a 134295i bk15: 729a 131580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713779
Row_Buffer_Locality_read = 0.740533
Row_Buffer_Locality_write = 0.387640
Bank_Level_Parallism = 4.432435
Bank_Level_Parallism_Col = 3.125909
Bank_Level_Parallism_Ready = 1.672662
write_to_read_ratio_blp_rw_average = 0.215427
GrpLevelPara = 2.097957 

BW Util details:
bwutil = 0.120505 
total_CMD = 143488 
util_bw = 17291 
Wasted_Col = 19453 
Wasted_Row = 5082 
Idle = 101662 

BW Util Bottlenecks: 
RCDc_limit = 23658 
RCDWRc_limit = 2701 
WTRc_limit = 4430 
RTWc_limit = 11318 
CCDLc_limit = 9363 
rwq = 0 
CCDLc_limit_alone = 8046 
WTRc_limit_alone = 3982 
RTWc_limit_alone = 10449 

Commands details: 
total_CMD = 143488 
n_nop = 121412 
Read = 13019 
Write = 0 
L2_Alloc = 0 
L2_WB = 4272 
n_act = 4032 
n_pre = 4016 
n_ref = 0 
n_req = 14087 
total_req = 17291 

Dual Bus Interface Util: 
issued_total_row = 8048 
issued_total_col = 17291 
Row_Bus_Util =  0.056088 
CoL_Bus_Util = 0.120505 
Either_Row_CoL_Bus_Util = 0.153853 
Issued_on_Two_Bus_Simul_Util = 0.022741 
issued_two_Eff = 0.147808 
queue_avg = 3.479462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.47946
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121536 n_act=3961 n_pre=3945 n_ref_event=0 n_req=14094 n_rd=13025 n_rd_L2_A=0 n_write=0 n_wr_bk=4276 bw_util=0.1206
n_activity=44283 dram_eff=0.3907
bk0: 823a 133825i bk1: 823a 131907i bk2: 830a 132701i bk3: 830a 131379i bk4: 817a 133313i bk5: 833a 131998i bk6: 896a 132065i bk7: 896a 132743i bk8: 886a 132767i bk9: 872a 132913i bk10: 762a 132691i bk11: 762a 133323i bk12: 766a 135205i bk13: 765a 133023i bk14: 732a 134481i bk15: 732a 131811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718958
Row_Buffer_Locality_read = 0.746180
Row_Buffer_Locality_write = 0.387278
Bank_Level_Parallism = 4.460663
Bank_Level_Parallism_Col = 3.129204
Bank_Level_Parallism_Ready = 1.652852
write_to_read_ratio_blp_rw_average = 0.220782
GrpLevelPara = 2.097347 

BW Util details:
bwutil = 0.120575 
total_CMD = 143488 
util_bw = 17301 
Wasted_Col = 19246 
Wasted_Row = 4648 
Idle = 102293 

BW Util Bottlenecks: 
RCDc_limit = 23147 
RCDWRc_limit = 2636 
WTRc_limit = 4404 
RTWc_limit = 11780 
CCDLc_limit = 9696 
rwq = 0 
CCDLc_limit_alone = 8380 
WTRc_limit_alone = 3925 
RTWc_limit_alone = 10943 

Commands details: 
total_CMD = 143488 
n_nop = 121536 
Read = 13025 
Write = 0 
L2_Alloc = 0 
L2_WB = 4276 
n_act = 3961 
n_pre = 3945 
n_ref = 0 
n_req = 14094 
total_req = 17301 

Dual Bus Interface Util: 
issued_total_row = 7906 
issued_total_col = 17301 
Row_Bus_Util =  0.055099 
CoL_Bus_Util = 0.120575 
Either_Row_CoL_Bus_Util = 0.152988 
Issued_on_Two_Bus_Simul_Util = 0.022685 
issued_two_Eff = 0.148278 
queue_avg = 3.405518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40552
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121433 n_act=4028 n_pre=4012 n_ref_event=0 n_req=14084 n_rd=13017 n_rd_L2_A=0 n_write=0 n_wr_bk=4268 bw_util=0.1205
n_activity=44510 dram_eff=0.3883
bk0: 826a 133549i bk1: 826a 131790i bk2: 829a 132854i bk3: 831a 130751i bk4: 820a 133423i bk5: 825a 131815i bk6: 895a 131930i bk7: 893a 132148i bk8: 880a 133236i bk9: 869a 133298i bk10: 762a 131876i bk11: 765a 133342i bk12: 765a 135070i bk13: 767a 132885i bk14: 732a 134783i bk15: 732a 130994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714002
Row_Buffer_Locality_read = 0.741415
Row_Buffer_Locality_write = 0.379569
Bank_Level_Parallism = 4.480420
Bank_Level_Parallism_Col = 3.137804
Bank_Level_Parallism_Ready = 1.643679
write_to_read_ratio_blp_rw_average = 0.226654
GrpLevelPara = 2.104137 

BW Util details:
bwutil = 0.120463 
total_CMD = 143488 
util_bw = 17285 
Wasted_Col = 19583 
Wasted_Row = 4679 
Idle = 101941 

BW Util Bottlenecks: 
RCDc_limit = 23596 
RCDWRc_limit = 2703 
WTRc_limit = 4271 
RTWc_limit = 12876 
CCDLc_limit = 9685 
rwq = 0 
CCDLc_limit_alone = 8294 
WTRc_limit_alone = 3814 
RTWc_limit_alone = 11942 

Commands details: 
total_CMD = 143488 
n_nop = 121433 
Read = 13017 
Write = 0 
L2_Alloc = 0 
L2_WB = 4268 
n_act = 4028 
n_pre = 4012 
n_ref = 0 
n_req = 14084 
total_req = 17285 

Dual Bus Interface Util: 
issued_total_row = 8040 
issued_total_col = 17285 
Row_Bus_Util =  0.056033 
CoL_Bus_Util = 0.120463 
Either_Row_CoL_Bus_Util = 0.153706 
Issued_on_Two_Bus_Simul_Util = 0.022789 
issued_two_Eff = 0.148266 
queue_avg = 3.460401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4604
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 191094 -   mf: uid=5613331, sid4294967295:w4294967295, part=16, addr=0xc102b880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (190994), 
Ready @ 191101 -   mf: uid=5613334, sid4294967295:w4294967295, part=16, addr=0xc102b800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191001), 
Ready @ 191135 -   mf: uid=5613348, sid4294967295:w4294967295, part=16, addr=0xc118c680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191035), 
Ready @ 191142 -   mf: uid=5613349, sid4294967295:w4294967295, part=16, addr=0xc118c600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191042), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121461 n_act=3988 n_pre=3972 n_ref_event=0 n_req=14083 n_rd=13016 n_rd_L2_A=0 n_write=0 n_wr_bk=4260 bw_util=0.1204
n_activity=44342 dram_eff=0.3896
bk0: 830a 132840i bk1: 830a 133169i bk2: 821a 132959i bk3: 823a 132899i bk4: 832a 134040i bk5: 834a 131833i bk6: 884a 133401i bk7: 881a 131915i bk8: 876a 133744i bk9: 875a 131043i bk10: 767a 133332i bk11: 768a 131951i bk12: 766a 132675i bk13: 765a 132701i bk14: 732a 133159i bk15: 732a 133157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716802
Row_Buffer_Locality_read = 0.743546
Row_Buffer_Locality_write = 0.390244
Bank_Level_Parallism = 4.477019
Bank_Level_Parallism_Col = 3.130915
Bank_Level_Parallism_Ready = 1.659586
write_to_read_ratio_blp_rw_average = 0.219348
GrpLevelPara = 2.111099 

BW Util details:
bwutil = 0.120400 
total_CMD = 143488 
util_bw = 17276 
Wasted_Col = 19304 
Wasted_Row = 4758 
Idle = 102150 

BW Util Bottlenecks: 
RCDc_limit = 23370 
RCDWRc_limit = 2690 
WTRc_limit = 4385 
RTWc_limit = 11353 
CCDLc_limit = 9775 
rwq = 0 
CCDLc_limit_alone = 8473 
WTRc_limit_alone = 3865 
RTWc_limit_alone = 10571 

Commands details: 
total_CMD = 143488 
n_nop = 121461 
Read = 13016 
Write = 0 
L2_Alloc = 0 
L2_WB = 4260 
n_act = 3988 
n_pre = 3972 
n_ref = 0 
n_req = 14083 
total_req = 17276 

Dual Bus Interface Util: 
issued_total_row = 7960 
issued_total_col = 17276 
Row_Bus_Util =  0.055475 
CoL_Bus_Util = 0.120400 
Either_Row_CoL_Bus_Util = 0.153511 
Issued_on_Two_Bus_Simul_Util = 0.022364 
issued_two_Eff = 0.145685 
queue_avg = 3.373906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37391
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 191101 -   mf: uid=5613335, sid4294967295:w4294967295, part=17, addr=0xc102b980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191001), 
Ready @ 191108 -   mf: uid=5613337, sid4294967295:w4294967295, part=17, addr=0xc102b900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191008), 
Ready @ 191127 -   mf: uid=5613344, sid4294967295:w4294967295, part=17, addr=0xc118c780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191027), 
Ready @ 191134 -   mf: uid=5613347, sid4294967295:w4294967295, part=17, addr=0xc118c700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191034), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121358 n_act=4012 n_pre=3997 n_ref_event=0 n_req=14074 n_rd=13007 n_rd_L2_A=0 n_write=0 n_wr_bk=4252 bw_util=0.1203
n_activity=45392 dram_eff=0.3802
bk0: 832a 131707i bk1: 832a 133384i bk2: 819a 132889i bk3: 820a 134038i bk4: 826a 134297i bk5: 836a 131658i bk6: 881a 134242i bk7: 881a 132580i bk8: 874a 133428i bk9: 878a 131001i bk10: 767a 133183i bk11: 767a 131438i bk12: 766a 132563i bk13: 766a 131650i bk14: 731a 132460i bk15: 731a 132737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714824
Row_Buffer_Locality_read = 0.742985
Row_Buffer_Locality_write = 0.370892
Bank_Level_Parallism = 4.420356
Bank_Level_Parallism_Col = 3.113083
Bank_Level_Parallism_Ready = 1.639261
write_to_read_ratio_blp_rw_average = 0.223334
GrpLevelPara = 2.085426 

BW Util details:
bwutil = 0.120282 
total_CMD = 143488 
util_bw = 17259 
Wasted_Col = 19947 
Wasted_Row = 5013 
Idle = 101269 

BW Util Bottlenecks: 
RCDc_limit = 23866 
RCDWRc_limit = 3014 
WTRc_limit = 4627 
RTWc_limit = 12735 
CCDLc_limit = 10042 
rwq = 0 
CCDLc_limit_alone = 8672 
WTRc_limit_alone = 4209 
RTWc_limit_alone = 11783 

Commands details: 
total_CMD = 143488 
n_nop = 121358 
Read = 13007 
Write = 0 
L2_Alloc = 0 
L2_WB = 4252 
n_act = 4012 
n_pre = 3997 
n_ref = 0 
n_req = 14074 
total_req = 17259 

Dual Bus Interface Util: 
issued_total_row = 8009 
issued_total_col = 17259 
Row_Bus_Util =  0.055817 
CoL_Bus_Util = 0.120282 
Either_Row_CoL_Bus_Util = 0.154229 
Issued_on_Two_Bus_Simul_Util = 0.021869 
issued_two_Eff = 0.141798 
queue_avg = 3.246536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.24654
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121502 n_act=4018 n_pre=4002 n_ref_event=0 n_req=14089 n_rd=13018 n_rd_L2_A=0 n_write=0 n_wr_bk=4272 bw_util=0.1205
n_activity=44293 dram_eff=0.3904
bk0: 832a 132343i bk1: 832a 133129i bk2: 825a 133253i bk3: 821a 133331i bk4: 826a 134516i bk5: 840a 131618i bk6: 887a 133470i bk7: 884a 131943i bk8: 872a 134140i bk9: 873a 130871i bk10: 766a 132738i bk11: 765a 132067i bk12: 767a 132752i bk13: 766a 132881i bk14: 731a 132614i bk15: 731a 132998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714722
Row_Buffer_Locality_read = 0.740206
Row_Buffer_Locality_write = 0.404673
Bank_Level_Parallism = 4.490315
Bank_Level_Parallism_Col = 3.141839
Bank_Level_Parallism_Ready = 1.666281
write_to_read_ratio_blp_rw_average = 0.218287
GrpLevelPara = 2.113521 

BW Util details:
bwutil = 0.120498 
total_CMD = 143488 
util_bw = 17290 
Wasted_Col = 19299 
Wasted_Row = 4662 
Idle = 102237 

BW Util Bottlenecks: 
RCDc_limit = 23314 
RCDWRc_limit = 2669 
WTRc_limit = 4535 
RTWc_limit = 10973 
CCDLc_limit = 9501 
rwq = 0 
CCDLc_limit_alone = 8347 
WTRc_limit_alone = 4064 
RTWc_limit_alone = 10290 

Commands details: 
total_CMD = 143488 
n_nop = 121502 
Read = 13018 
Write = 0 
L2_Alloc = 0 
L2_WB = 4272 
n_act = 4018 
n_pre = 4002 
n_ref = 0 
n_req = 14089 
total_req = 17290 

Dual Bus Interface Util: 
issued_total_row = 8020 
issued_total_col = 17290 
Row_Bus_Util =  0.055893 
CoL_Bus_Util = 0.120498 
Either_Row_CoL_Bus_Util = 0.153225 
Issued_on_Two_Bus_Simul_Util = 0.023166 
issued_two_Eff = 0.151187 
queue_avg = 3.236570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23657
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121365 n_act=4032 n_pre=4016 n_ref_event=0 n_req=14084 n_rd=13012 n_rd_L2_A=0 n_write=0 n_wr_bk=4281 bw_util=0.1205
n_activity=44678 dram_eff=0.3871
bk0: 831a 132458i bk1: 832a 132761i bk2: 818a 133580i bk3: 817a 133414i bk4: 829a 134090i bk5: 834a 131540i bk6: 884a 134332i bk7: 887a 132218i bk8: 876a 133367i bk9: 878a 130952i bk10: 765a 133460i bk11: 767a 130564i bk12: 766a 133061i bk13: 766a 132899i bk14: 731a 132191i bk15: 731a 132724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713697
Row_Buffer_Locality_read = 0.742084
Row_Buffer_Locality_write = 0.368814
Bank_Level_Parallism = 4.492873
Bank_Level_Parallism_Col = 3.162652
Bank_Level_Parallism_Ready = 1.635517
write_to_read_ratio_blp_rw_average = 0.224692
GrpLevelPara = 2.128575 

BW Util details:
bwutil = 0.120519 
total_CMD = 143488 
util_bw = 17293 
Wasted_Col = 19222 
Wasted_Row = 4946 
Idle = 102027 

BW Util Bottlenecks: 
RCDc_limit = 23430 
RCDWRc_limit = 2912 
WTRc_limit = 4406 
RTWc_limit = 12140 
CCDLc_limit = 9498 
rwq = 0 
CCDLc_limit_alone = 8223 
WTRc_limit_alone = 3949 
RTWc_limit_alone = 11322 

Commands details: 
total_CMD = 143488 
n_nop = 121365 
Read = 13012 
Write = 0 
L2_Alloc = 0 
L2_WB = 4281 
n_act = 4032 
n_pre = 4016 
n_ref = 0 
n_req = 14084 
total_req = 17293 

Dual Bus Interface Util: 
issued_total_row = 8048 
issued_total_col = 17293 
Row_Bus_Util =  0.056088 
CoL_Bus_Util = 0.120519 
Either_Row_CoL_Bus_Util = 0.154180 
Issued_on_Two_Bus_Simul_Util = 0.022427 
issued_two_Eff = 0.145459 
queue_avg = 3.294373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29437
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 191098 -   mf: uid=5613333, sid4294967295:w4294967295, part=20, addr=0xc11f9100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (190998), 
Ready @ 191112 -   mf: uid=5613339, sid4294967295:w4294967295, part=20, addr=0xc103fb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191012), 
Ready @ 191117 -   mf: uid=5613341, sid4294967295:w4294967295, part=20, addr=0xc11d9d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191017), 
Ready @ 191124 -   mf: uid=5613343, sid4294967295:w4294967295, part=20, addr=0xc103fb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191024), 
Ready @ 191131 -   mf: uid=5613346, sid4294967295:w4294967295, part=20, addr=0xc11d9d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191031), 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121424 n_act=3987 n_pre=3974 n_ref_event=0 n_req=14070 n_rd=13008 n_rd_L2_A=0 n_write=0 n_wr_bk=4232 bw_util=0.1201
n_activity=45564 dram_eff=0.3784
bk0: 831a 133529i bk1: 831a 133107i bk2: 826a 132418i bk3: 828a 132962i bk4: 820a 134023i bk5: 825a 131749i bk6: 896a 133297i bk7: 893a 131920i bk8: 863a 134137i bk9: 867a 132318i bk10: 768a 133539i bk11: 767a 131314i bk12: 762a 133259i bk13: 763a 133269i bk14: 733a 133061i bk15: 735a 133243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716398
Row_Buffer_Locality_read = 0.744157
Row_Buffer_Locality_write = 0.376060
Bank_Level_Parallism = 4.311782
Bank_Level_Parallism_Col = 3.057358
Bank_Level_Parallism_Ready = 1.623550
write_to_read_ratio_blp_rw_average = 0.226070
GrpLevelPara = 2.065363 

BW Util details:
bwutil = 0.120149 
total_CMD = 143488 
util_bw = 17240 
Wasted_Col = 19818 
Wasted_Row = 5321 
Idle = 101109 

BW Util Bottlenecks: 
RCDc_limit = 23728 
RCDWRc_limit = 2900 
WTRc_limit = 3859 
RTWc_limit = 12137 
CCDLc_limit = 9692 
rwq = 0 
CCDLc_limit_alone = 8367 
WTRc_limit_alone = 3434 
RTWc_limit_alone = 11237 

Commands details: 
total_CMD = 143488 
n_nop = 121424 
Read = 13008 
Write = 0 
L2_Alloc = 0 
L2_WB = 4232 
n_act = 3987 
n_pre = 3974 
n_ref = 0 
n_req = 14070 
total_req = 17240 

Dual Bus Interface Util: 
issued_total_row = 7961 
issued_total_col = 17240 
Row_Bus_Util =  0.055482 
CoL_Bus_Util = 0.120149 
Either_Row_CoL_Bus_Util = 0.153769 
Issued_on_Two_Bus_Simul_Util = 0.021862 
issued_two_Eff = 0.142177 
queue_avg = 3.520573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52057
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 191093 -   mf: uid=5613330, sid4294967295:w4294967295, part=21, addr=0xc122f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (190993), 
Ready @ 191096 -   mf: uid=5613332, sid4294967295:w4294967295, part=21, addr=0xc11cdb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (190996), 
Ready @ 191104 -   mf: uid=5613336, sid4294967295:w4294967295, part=21, addr=0xc11f9000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191004), 
Ready @ 191108 -   mf: uid=5613338, sid4294967295:w4294967295, part=21, addr=0xc103fa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191008), 
Ready @ 191116 -   mf: uid=5613340, sid4294967295:w4294967295, part=21, addr=0xc11d9c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191016), 
Ready @ 191122 -   mf: uid=5613342, sid4294967295:w4294967295, part=21, addr=0xc103fa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191022), 
Ready @ 191130 -   mf: uid=5613345, sid4294967295:w4294967295, part=21, addr=0xc102fc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (191030), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121517 n_act=4020 n_pre=4006 n_ref_event=0 n_req=14057 n_rd=12996 n_rd_L2_A=0 n_write=0 n_wr_bk=4233 bw_util=0.1201
n_activity=44914 dram_eff=0.3836
bk0: 831a 133483i bk1: 831a 133254i bk2: 830a 132262i bk3: 829a 133540i bk4: 817a 134460i bk5: 822a 131418i bk6: 887a 133508i bk7: 890a 132200i bk8: 864a 133531i bk9: 869a 131486i bk10: 766a 132816i bk11: 768a 131012i bk12: 761a 132525i bk13: 763a 133157i bk14: 734a 132295i bk15: 734a 132513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713879
Row_Buffer_Locality_read = 0.742382
Row_Buffer_Locality_write = 0.364750
Bank_Level_Parallism = 4.458738
Bank_Level_Parallism_Col = 3.123605
Bank_Level_Parallism_Ready = 1.650589
write_to_read_ratio_blp_rw_average = 0.222178
GrpLevelPara = 2.096967 

BW Util details:
bwutil = 0.120073 
total_CMD = 143488 
util_bw = 17229 
Wasted_Col = 19654 
Wasted_Row = 4923 
Idle = 101682 

BW Util Bottlenecks: 
RCDc_limit = 23757 
RCDWRc_limit = 2740 
WTRc_limit = 4608 
RTWc_limit = 11664 
CCDLc_limit = 10047 
rwq = 0 
CCDLc_limit_alone = 8593 
WTRc_limit_alone = 4118 
RTWc_limit_alone = 10700 

Commands details: 
total_CMD = 143488 
n_nop = 121517 
Read = 12996 
Write = 0 
L2_Alloc = 0 
L2_WB = 4233 
n_act = 4020 
n_pre = 4006 
n_ref = 0 
n_req = 14057 
total_req = 17229 

Dual Bus Interface Util: 
issued_total_row = 8026 
issued_total_col = 17229 
Row_Bus_Util =  0.055935 
CoL_Bus_Util = 0.120073 
Either_Row_CoL_Bus_Util = 0.153121 
Issued_on_Two_Bus_Simul_Util = 0.022887 
issued_two_Eff = 0.149470 
queue_avg = 3.558632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55863
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121457 n_act=3960 n_pre=3944 n_ref_event=0 n_req=14072 n_rd=13003 n_rd_L2_A=0 n_write=0 n_wr_bk=4260 bw_util=0.1203
n_activity=45355 dram_eff=0.3806
bk0: 830a 133397i bk1: 829a 133245i bk2: 828a 132924i bk3: 828a 132791i bk4: 829a 133643i bk5: 825a 132054i bk6: 890a 133885i bk7: 893a 131730i bk8: 865a 134268i bk9: 862a 131495i bk10: 767a 133575i bk11: 768a 131402i bk12: 760a 133489i bk13: 761a 133391i bk14: 734a 132866i bk15: 734a 133036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718530
Row_Buffer_Locality_read = 0.745443
Row_Buffer_Locality_write = 0.390244
Bank_Level_Parallism = 4.338875
Bank_Level_Parallism_Col = 3.076970
Bank_Level_Parallism_Ready = 1.604993
write_to_read_ratio_blp_rw_average = 0.224571
GrpLevelPara = 2.079688 

BW Util details:
bwutil = 0.120310 
total_CMD = 143488 
util_bw = 17263 
Wasted_Col = 19724 
Wasted_Row = 5117 
Idle = 101384 

BW Util Bottlenecks: 
RCDc_limit = 23490 
RCDWRc_limit = 2779 
WTRc_limit = 4491 
RTWc_limit = 12448 
CCDLc_limit = 9682 
rwq = 0 
CCDLc_limit_alone = 8291 
WTRc_limit_alone = 3941 
RTWc_limit_alone = 11607 

Commands details: 
total_CMD = 143488 
n_nop = 121457 
Read = 13003 
Write = 0 
L2_Alloc = 0 
L2_WB = 4260 
n_act = 3960 
n_pre = 3944 
n_ref = 0 
n_req = 14072 
total_req = 17263 

Dual Bus Interface Util: 
issued_total_row = 7904 
issued_total_col = 17263 
Row_Bus_Util =  0.055085 
CoL_Bus_Util = 0.120310 
Either_Row_CoL_Bus_Util = 0.153539 
Issued_on_Two_Bus_Simul_Util = 0.021855 
issued_two_Eff = 0.142345 
queue_avg = 3.506217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50622
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121530 n_act=3972 n_pre=3956 n_ref_event=0 n_req=14081 n_rd=13009 n_rd_L2_A=0 n_write=0 n_wr_bk=4274 bw_util=0.1204
n_activity=44702 dram_eff=0.3866
bk0: 831a 133526i bk1: 830a 132633i bk2: 830a 132566i bk3: 828a 133463i bk4: 820a 134670i bk5: 831a 131895i bk6: 893a 133335i bk7: 890a 131861i bk8: 862a 133841i bk9: 867a 131480i bk10: 768a 133260i bk11: 768a 130824i bk12: 761a 133198i bk13: 762a 133768i bk14: 734a 132186i bk15: 734a 132572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717858
Row_Buffer_Locality_read = 0.743408
Row_Buffer_Locality_write = 0.406922
Bank_Level_Parallism = 4.440128
Bank_Level_Parallism_Col = 3.121995
Bank_Level_Parallism_Ready = 1.663484
write_to_read_ratio_blp_rw_average = 0.228881
GrpLevelPara = 2.088553 

BW Util details:
bwutil = 0.120449 
total_CMD = 143488 
util_bw = 17283 
Wasted_Col = 19530 
Wasted_Row = 4809 
Idle = 101866 

BW Util Bottlenecks: 
RCDc_limit = 23753 
RCDWRc_limit = 2446 
WTRc_limit = 3878 
RTWc_limit = 12144 
CCDLc_limit = 9642 
rwq = 0 
CCDLc_limit_alone = 8260 
WTRc_limit_alone = 3454 
RTWc_limit_alone = 11186 

Commands details: 
total_CMD = 143488 
n_nop = 121530 
Read = 13009 
Write = 0 
L2_Alloc = 0 
L2_WB = 4274 
n_act = 3972 
n_pre = 3956 
n_ref = 0 
n_req = 14081 
total_req = 17283 

Dual Bus Interface Util: 
issued_total_row = 7928 
issued_total_col = 17283 
Row_Bus_Util =  0.055252 
CoL_Bus_Util = 0.120449 
Either_Row_CoL_Bus_Util = 0.153030 
Issued_on_Two_Bus_Simul_Util = 0.022671 
issued_two_Eff = 0.148146 
queue_avg = 3.632868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63287
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121375 n_act=4024 n_pre=4008 n_ref_event=0 n_req=14087 n_rd=13016 n_rd_L2_A=0 n_write=0 n_wr_bk=4284 bw_util=0.1206
n_activity=44526 dram_eff=0.3885
bk0: 832a 133065i bk1: 826a 132974i bk2: 820a 133495i bk3: 820a 133254i bk4: 830a 134250i bk5: 838a 131682i bk6: 888a 132649i bk7: 881a 131011i bk8: 878a 133561i bk9: 877a 131717i bk10: 763a 133731i bk11: 763a 131275i bk12: 765a 133398i bk13: 763a 132684i bk14: 736a 132409i bk15: 736a 133352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714347
Row_Buffer_Locality_read = 0.742163
Row_Buffer_Locality_write = 0.376284
Bank_Level_Parallism = 4.474513
Bank_Level_Parallism_Col = 3.114791
Bank_Level_Parallism_Ready = 1.660636
write_to_read_ratio_blp_rw_average = 0.219323
GrpLevelPara = 2.098246 

BW Util details:
bwutil = 0.120568 
total_CMD = 143488 
util_bw = 17300 
Wasted_Col = 19274 
Wasted_Row = 4858 
Idle = 102056 

BW Util Bottlenecks: 
RCDc_limit = 23363 
RCDWRc_limit = 2667 
WTRc_limit = 4877 
RTWc_limit = 10827 
CCDLc_limit = 9499 
rwq = 0 
CCDLc_limit_alone = 8300 
WTRc_limit_alone = 4329 
RTWc_limit_alone = 10176 

Commands details: 
total_CMD = 143488 
n_nop = 121375 
Read = 13016 
Write = 0 
L2_Alloc = 0 
L2_WB = 4284 
n_act = 4024 
n_pre = 4008 
n_ref = 0 
n_req = 14087 
total_req = 17300 

Dual Bus Interface Util: 
issued_total_row = 8032 
issued_total_col = 17300 
Row_Bus_Util =  0.055977 
CoL_Bus_Util = 0.120568 
Either_Row_CoL_Bus_Util = 0.154110 
Issued_on_Two_Bus_Simul_Util = 0.022434 
issued_two_Eff = 0.145570 
queue_avg = 3.398089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.39809
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121383 n_act=4014 n_pre=3998 n_ref_event=0 n_req=14067 n_rd=12998 n_rd_L2_A=0 n_write=0 n_wr_bk=4276 bw_util=0.1204
n_activity=44973 dram_eff=0.3841
bk0: 826a 132742i bk1: 829a 133112i bk2: 817a 133633i bk3: 814a 134097i bk4: 832a 134429i bk5: 840a 131768i bk6: 881a 133289i bk7: 883a 131450i bk8: 876a 133466i bk9: 878a 131857i bk10: 761a 133453i bk11: 763a 130080i bk12: 764a 132791i bk13: 764a 132229i bk14: 735a 132518i bk15: 735a 132900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714651
Row_Buffer_Locality_read = 0.741883
Row_Buffer_Locality_write = 0.383536
Bank_Level_Parallism = 4.451326
Bank_Level_Parallism_Col = 3.147608
Bank_Level_Parallism_Ready = 1.666782
write_to_read_ratio_blp_rw_average = 0.229133
GrpLevelPara = 2.103714 

BW Util details:
bwutil = 0.120386 
total_CMD = 143488 
util_bw = 17274 
Wasted_Col = 19578 
Wasted_Row = 4947 
Idle = 101689 

BW Util Bottlenecks: 
RCDc_limit = 23525 
RCDWRc_limit = 2891 
WTRc_limit = 4266 
RTWc_limit = 13140 
CCDLc_limit = 9616 
rwq = 0 
CCDLc_limit_alone = 8306 
WTRc_limit_alone = 3817 
RTWc_limit_alone = 12279 

Commands details: 
total_CMD = 143488 
n_nop = 121383 
Read = 12998 
Write = 0 
L2_Alloc = 0 
L2_WB = 4276 
n_act = 4014 
n_pre = 3998 
n_ref = 0 
n_req = 14067 
total_req = 17274 

Dual Bus Interface Util: 
issued_total_row = 8012 
issued_total_col = 17274 
Row_Bus_Util =  0.055837 
CoL_Bus_Util = 0.120386 
Either_Row_CoL_Bus_Util = 0.154055 
Issued_on_Two_Bus_Simul_Util = 0.022169 
issued_two_Eff = 0.143904 
queue_avg = 3.136729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13673
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121546 n_act=4013 n_pre=3997 n_ref_event=0 n_req=14074 n_rd=13005 n_rd_L2_A=0 n_write=0 n_wr_bk=4275 bw_util=0.1204
n_activity=44398 dram_eff=0.3892
bk0: 826a 133359i bk1: 826a 133661i bk2: 826a 133064i bk3: 820a 132871i bk4: 832a 134351i bk5: 840a 131628i bk6: 879a 133060i bk7: 881a 131590i bk8: 877a 133017i bk9: 878a 131724i bk10: 760a 133512i bk11: 761a 131634i bk12: 766a 133423i bk13: 764a 133348i bk14: 735a 132780i bk15: 734a 133431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714864
Row_Buffer_Locality_read = 0.742637
Row_Buffer_Locality_write = 0.376988
Bank_Level_Parallism = 4.422936
Bank_Level_Parallism_Col = 3.108976
Bank_Level_Parallism_Ready = 1.654919
write_to_read_ratio_blp_rw_average = 0.221793
GrpLevelPara = 2.111594 

BW Util details:
bwutil = 0.120428 
total_CMD = 143488 
util_bw = 17280 
Wasted_Col = 19197 
Wasted_Row = 4995 
Idle = 102016 

BW Util Bottlenecks: 
RCDc_limit = 23129 
RCDWRc_limit = 2724 
WTRc_limit = 4411 
RTWc_limit = 11151 
CCDLc_limit = 9417 
rwq = 0 
CCDLc_limit_alone = 8253 
WTRc_limit_alone = 3996 
RTWc_limit_alone = 10402 

Commands details: 
total_CMD = 143488 
n_nop = 121546 
Read = 13005 
Write = 0 
L2_Alloc = 0 
L2_WB = 4275 
n_act = 4013 
n_pre = 3997 
n_ref = 0 
n_req = 14074 
total_req = 17280 

Dual Bus Interface Util: 
issued_total_row = 8010 
issued_total_col = 17280 
Row_Bus_Util =  0.055823 
CoL_Bus_Util = 0.120428 
Either_Row_CoL_Bus_Util = 0.152919 
Issued_on_Two_Bus_Simul_Util = 0.023333 
issued_two_Eff = 0.152584 
queue_avg = 3.140179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14018
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121435 n_act=4052 n_pre=4036 n_ref_event=0 n_req=14074 n_rd=13006 n_rd_L2_A=0 n_write=0 n_wr_bk=4272 bw_util=0.1204
n_activity=44433 dram_eff=0.3889
bk0: 829a 133153i bk1: 826a 133587i bk2: 820a 132958i bk3: 823a 134144i bk4: 831a 133961i bk5: 840a 131715i bk6: 880a 133286i bk7: 880a 132199i bk8: 878a 133056i bk9: 878a 131496i bk10: 759a 133042i bk11: 762a 130916i bk12: 766a 133064i bk13: 764a 132688i bk14: 735a 131654i bk15: 735a 133009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712093
Row_Buffer_Locality_read = 0.739966
Row_Buffer_Locality_write = 0.372659
Bank_Level_Parallism = 4.523438
Bank_Level_Parallism_Col = 3.167348
Bank_Level_Parallism_Ready = 1.643246
write_to_read_ratio_blp_rw_average = 0.230763
GrpLevelPara = 2.140250 

BW Util details:
bwutil = 0.120414 
total_CMD = 143488 
util_bw = 17278 
Wasted_Col = 19006 
Wasted_Row = 4825 
Idle = 102379 

BW Util Bottlenecks: 
RCDc_limit = 23312 
RCDWRc_limit = 2933 
WTRc_limit = 4288 
RTWc_limit = 12179 
CCDLc_limit = 9054 
rwq = 0 
CCDLc_limit_alone = 7982 
WTRc_limit_alone = 3928 
RTWc_limit_alone = 11467 

Commands details: 
total_CMD = 143488 
n_nop = 121435 
Read = 13006 
Write = 0 
L2_Alloc = 0 
L2_WB = 4272 
n_act = 4052 
n_pre = 4036 
n_ref = 0 
n_req = 14074 
total_req = 17278 

Dual Bus Interface Util: 
issued_total_row = 8088 
issued_total_col = 17278 
Row_Bus_Util =  0.056367 
CoL_Bus_Util = 0.120414 
Either_Row_CoL_Bus_Util = 0.153692 
Issued_on_Two_Bus_Simul_Util = 0.023089 
issued_two_Eff = 0.150229 
queue_avg = 3.118735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11873
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121317 n_act=3986 n_pre=3970 n_ref_event=0 n_req=14078 n_rd=13010 n_rd_L2_A=0 n_write=0 n_wr_bk=4272 bw_util=0.1204
n_activity=45511 dram_eff=0.3797
bk0: 820a 132893i bk1: 817a 132861i bk2: 832a 132926i bk3: 826a 132809i bk4: 831a 134570i bk5: 839a 132283i bk6: 890a 132454i bk7: 896a 131534i bk8: 873a 133623i bk9: 875a 132468i bk10: 766a 133634i bk11: 765a 130380i bk12: 758a 133740i bk13: 756a 133168i bk14: 733a 133060i bk15: 733a 133481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716863
Row_Buffer_Locality_read = 0.745580
Row_Buffer_Locality_write = 0.367041
Bank_Level_Parallism = 4.358481
Bank_Level_Parallism_Col = 3.075660
Bank_Level_Parallism_Ready = 1.614454
write_to_read_ratio_blp_rw_average = 0.232768
GrpLevelPara = 2.080677 

BW Util details:
bwutil = 0.120442 
total_CMD = 143488 
util_bw = 17282 
Wasted_Col = 19787 
Wasted_Row = 5148 
Idle = 101271 

BW Util Bottlenecks: 
RCDc_limit = 23611 
RCDWRc_limit = 3037 
WTRc_limit = 4310 
RTWc_limit = 12515 
CCDLc_limit = 9977 
rwq = 0 
CCDLc_limit_alone = 8370 
WTRc_limit_alone = 3744 
RTWc_limit_alone = 11474 

Commands details: 
total_CMD = 143488 
n_nop = 121317 
Read = 13010 
Write = 0 
L2_Alloc = 0 
L2_WB = 4272 
n_act = 3986 
n_pre = 3970 
n_ref = 0 
n_req = 14078 
total_req = 17282 

Dual Bus Interface Util: 
issued_total_row = 7956 
issued_total_col = 17282 
Row_Bus_Util =  0.055447 
CoL_Bus_Util = 0.120442 
Either_Row_CoL_Bus_Util = 0.154515 
Issued_on_Two_Bus_Simul_Util = 0.021375 
issued_two_Eff = 0.138334 
queue_avg = 3.391865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.39187
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121306 n_act=4032 n_pre=4016 n_ref_event=0 n_req=14082 n_rd=13011 n_rd_L2_A=0 n_write=0 n_wr_bk=4268 bw_util=0.1204
n_activity=45300 dram_eff=0.3814
bk0: 823a 133127i bk1: 817a 133794i bk2: 826a 133101i bk3: 829a 133282i bk4: 831a 134840i bk5: 839a 131520i bk6: 894a 132201i bk7: 891a 131590i bk8: 875a 133090i bk9: 873a 131751i bk10: 764a 133237i bk11: 767a 130891i bk12: 757a 133485i bk13: 757a 133402i bk14: 734a 132456i bk15: 734a 133584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713616
Row_Buffer_Locality_read = 0.741450
Row_Buffer_Locality_write = 0.374532
Bank_Level_Parallism = 4.357276
Bank_Level_Parallism_Col = 3.076824
Bank_Level_Parallism_Ready = 1.675097
write_to_read_ratio_blp_rw_average = 0.226278
GrpLevelPara = 2.066174 

BW Util details:
bwutil = 0.120421 
total_CMD = 143488 
util_bw = 17279 
Wasted_Col = 19837 
Wasted_Row = 5235 
Idle = 101137 

BW Util Bottlenecks: 
RCDc_limit = 23768 
RCDWRc_limit = 2816 
WTRc_limit = 4046 
RTWc_limit = 11481 
CCDLc_limit = 9908 
rwq = 0 
CCDLc_limit_alone = 8615 
WTRc_limit_alone = 3620 
RTWc_limit_alone = 10614 

Commands details: 
total_CMD = 143488 
n_nop = 121306 
Read = 13011 
Write = 0 
L2_Alloc = 0 
L2_WB = 4268 
n_act = 4032 
n_pre = 4016 
n_ref = 0 
n_req = 14082 
total_req = 17279 

Dual Bus Interface Util: 
issued_total_row = 8048 
issued_total_col = 17279 
Row_Bus_Util =  0.056088 
CoL_Bus_Util = 0.120421 
Either_Row_CoL_Bus_Util = 0.154591 
Issued_on_Two_Bus_Simul_Util = 0.021918 
issued_two_Eff = 0.141782 
queue_avg = 3.526490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52649
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121452 n_act=3952 n_pre=3936 n_ref_event=0 n_req=14075 n_rd=13005 n_rd_L2_A=0 n_write=0 n_wr_bk=4280 bw_util=0.1205
n_activity=44958 dram_eff=0.3845
bk0: 823a 133125i bk1: 820a 133176i bk2: 826a 133387i bk3: 826a 133086i bk4: 829a 135132i bk5: 837a 132040i bk6: 892a 132696i bk7: 892a 131832i bk8: 872a 133786i bk9: 872a 131996i bk10: 765a 132915i bk11: 766a 131360i bk12: 755a 133763i bk13: 758a 133824i bk14: 736a 132621i bk15: 736a 133252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.719218
Row_Buffer_Locality_read = 0.746636
Row_Buffer_Locality_write = 0.385981
Bank_Level_Parallism = 4.336131
Bank_Level_Parallism_Col = 3.064484
Bank_Level_Parallism_Ready = 1.624646
write_to_read_ratio_blp_rw_average = 0.226151
GrpLevelPara = 2.060773 

BW Util details:
bwutil = 0.120463 
total_CMD = 143488 
util_bw = 17285 
Wasted_Col = 19676 
Wasted_Row = 4987 
Idle = 101540 

BW Util Bottlenecks: 
RCDc_limit = 23198 
RCDWRc_limit = 2847 
WTRc_limit = 4648 
RTWc_limit = 11557 
CCDLc_limit = 9802 
rwq = 0 
CCDLc_limit_alone = 8417 
WTRc_limit_alone = 4101 
RTWc_limit_alone = 10719 

Commands details: 
total_CMD = 143488 
n_nop = 121452 
Read = 13005 
Write = 0 
L2_Alloc = 0 
L2_WB = 4280 
n_act = 3952 
n_pre = 3936 
n_ref = 0 
n_req = 14075 
total_req = 17285 

Dual Bus Interface Util: 
issued_total_row = 7888 
issued_total_col = 17285 
Row_Bus_Util =  0.054973 
CoL_Bus_Util = 0.120463 
Either_Row_CoL_Bus_Util = 0.153574 
Issued_on_Two_Bus_Simul_Util = 0.021862 
issued_two_Eff = 0.142358 
queue_avg = 3.554130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55413
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143488 n_nop=121436 n_act=3989 n_pre=3973 n_ref_event=0 n_req=14098 n_rd=13027 n_rd_L2_A=0 n_write=0 n_wr_bk=4284 bw_util=0.1206
n_activity=45112 dram_eff=0.3837
bk0: 823a 132899i bk1: 823a 133734i bk2: 832a 133240i bk3: 826a 133417i bk4: 830a 135266i bk5: 838a 132126i bk6: 894a 132907i bk7: 891a 131728i bk8: 873a 133530i bk9: 875a 131571i bk10: 766a 132337i bk11: 767a 130942i bk12: 758a 133738i bk13: 759a 133642i bk14: 736a 131626i bk15: 736a 133202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717052
Row_Buffer_Locality_read = 0.743840
Row_Buffer_Locality_write = 0.391223
Bank_Level_Parallism = 4.376808
Bank_Level_Parallism_Col = 3.085558
Bank_Level_Parallism_Ready = 1.653342
write_to_read_ratio_blp_rw_average = 0.219483
GrpLevelPara = 2.059960 

BW Util details:
bwutil = 0.120644 
total_CMD = 143488 
util_bw = 17311 
Wasted_Col = 19560 
Wasted_Row = 5169 
Idle = 101448 

BW Util Bottlenecks: 
RCDc_limit = 23524 
RCDWRc_limit = 2640 
WTRc_limit = 4480 
RTWc_limit = 10866 
CCDLc_limit = 9748 
rwq = 0 
CCDLc_limit_alone = 8378 
WTRc_limit_alone = 3942 
RTWc_limit_alone = 10034 

Commands details: 
total_CMD = 143488 
n_nop = 121436 
Read = 13027 
Write = 0 
L2_Alloc = 0 
L2_WB = 4284 
n_act = 3989 
n_pre = 3973 
n_ref = 0 
n_req = 14098 
total_req = 17311 

Dual Bus Interface Util: 
issued_total_row = 7962 
issued_total_col = 17311 
Row_Bus_Util =  0.055489 
CoL_Bus_Util = 0.120644 
Either_Row_CoL_Bus_Util = 0.153685 
Issued_on_Two_Bus_Simul_Util = 0.022448 
issued_two_Eff = 0.146064 
queue_avg = 3.574264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.57426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27448, Miss = 9589, Miss_rate = 0.349, Pending_hits = 2096, Reservation_fails = 2638
L2_cache_bank[1]: Access = 27200, Miss = 9573, Miss_rate = 0.352, Pending_hits = 2076, Reservation_fails = 2341
L2_cache_bank[2]: Access = 27448, Miss = 9596, Miss_rate = 0.350, Pending_hits = 2002, Reservation_fails = 3277
L2_cache_bank[3]: Access = 27200, Miss = 9571, Miss_rate = 0.352, Pending_hits = 2004, Reservation_fails = 2586
L2_cache_bank[4]: Access = 27448, Miss = 9590, Miss_rate = 0.349, Pending_hits = 2078, Reservation_fails = 2265
L2_cache_bank[5]: Access = 27200, Miss = 9581, Miss_rate = 0.352, Pending_hits = 2061, Reservation_fails = 2359
L2_cache_bank[6]: Access = 27448, Miss = 9589, Miss_rate = 0.349, Pending_hits = 2033, Reservation_fails = 2393
L2_cache_bank[7]: Access = 27200, Miss = 9575, Miss_rate = 0.352, Pending_hits = 1923, Reservation_fails = 2223
L2_cache_bank[8]: Access = 27448, Miss = 9577, Miss_rate = 0.349, Pending_hits = 2028, Reservation_fails = 3098
L2_cache_bank[9]: Access = 27200, Miss = 9564, Miss_rate = 0.352, Pending_hits = 2059, Reservation_fails = 2326
L2_cache_bank[10]: Access = 27448, Miss = 9583, Miss_rate = 0.349, Pending_hits = 2017, Reservation_fails = 2244
L2_cache_bank[11]: Access = 27200, Miss = 9569, Miss_rate = 0.352, Pending_hits = 2138, Reservation_fails = 2628
L2_cache_bank[12]: Access = 27448, Miss = 9590, Miss_rate = 0.349, Pending_hits = 1976, Reservation_fails = 3004
L2_cache_bank[13]: Access = 27200, Miss = 9576, Miss_rate = 0.352, Pending_hits = 2027, Reservation_fails = 2958
L2_cache_bank[14]: Access = 27448, Miss = 9587, Miss_rate = 0.349, Pending_hits = 1928, Reservation_fails = 2739
L2_cache_bank[15]: Access = 27200, Miss = 9569, Miss_rate = 0.352, Pending_hits = 2079, Reservation_fails = 2783
L2_cache_bank[16]: Access = 27448, Miss = 9584, Miss_rate = 0.349, Pending_hits = 2169, Reservation_fails = 2779
L2_cache_bank[17]: Access = 27200, Miss = 9567, Miss_rate = 0.352, Pending_hits = 2029, Reservation_fails = 1480
L2_cache_bank[18]: Access = 27448, Miss = 9591, Miss_rate = 0.349, Pending_hits = 1937, Reservation_fails = 3391
L2_cache_bank[19]: Access = 27200, Miss = 9564, Miss_rate = 0.352, Pending_hits = 2066, Reservation_fails = 1971
L2_cache_bank[20]: Access = 27448, Miss = 9584, Miss_rate = 0.349, Pending_hits = 2073, Reservation_fails = 2384
L2_cache_bank[21]: Access = 27200, Miss = 9576, Miss_rate = 0.352, Pending_hits = 2072, Reservation_fails = 1746
L2_cache_bank[22]: Access = 27448, Miss = 9587, Miss_rate = 0.349, Pending_hits = 2035, Reservation_fails = 2022
L2_cache_bank[23]: Access = 27200, Miss = 9566, Miss_rate = 0.352, Pending_hits = 1969, Reservation_fails = 1853
L2_cache_bank[24]: Access = 27448, Miss = 9581, Miss_rate = 0.349, Pending_hits = 2060, Reservation_fails = 2095
L2_cache_bank[25]: Access = 27200, Miss = 9565, Miss_rate = 0.352, Pending_hits = 2061, Reservation_fails = 2628
L2_cache_bank[26]: Access = 27448, Miss = 9580, Miss_rate = 0.349, Pending_hits = 2038, Reservation_fails = 1727
L2_cache_bank[27]: Access = 27200, Miss = 9575, Miss_rate = 0.352, Pending_hits = 2037, Reservation_fails = 1433
L2_cache_bank[28]: Access = 27448, Miss = 9586, Miss_rate = 0.349, Pending_hits = 1975, Reservation_fails = 2084
L2_cache_bank[29]: Access = 27200, Miss = 9575, Miss_rate = 0.352, Pending_hits = 2023, Reservation_fails = 2197
L2_cache_bank[30]: Access = 27448, Miss = 9589, Miss_rate = 0.349, Pending_hits = 1873, Reservation_fails = 1655
L2_cache_bank[31]: Access = 27200, Miss = 9564, Miss_rate = 0.352, Pending_hits = 2027, Reservation_fails = 2621
L2_cache_bank[32]: Access = 27200, Miss = 9583, Miss_rate = 0.352, Pending_hits = 1999, Reservation_fails = 1820
L2_cache_bank[33]: Access = 27208, Miss = 9585, Miss_rate = 0.352, Pending_hits = 2175, Reservation_fails = 2236
L2_cache_bank[34]: Access = 27200, Miss = 9576, Miss_rate = 0.352, Pending_hits = 2001, Reservation_fails = 3103
L2_cache_bank[35]: Access = 27208, Miss = 9583, Miss_rate = 0.352, Pending_hits = 2078, Reservation_fails = 2556
L2_cache_bank[36]: Access = 27200, Miss = 9583, Miss_rate = 0.352, Pending_hits = 1970, Reservation_fails = 1321
L2_cache_bank[37]: Access = 27208, Miss = 9587, Miss_rate = 0.352, Pending_hits = 2185, Reservation_fails = 2280
L2_cache_bank[38]: Access = 27200, Miss = 9581, Miss_rate = 0.352, Pending_hits = 1969, Reservation_fails = 2439
L2_cache_bank[39]: Access = 27208, Miss = 9583, Miss_rate = 0.352, Pending_hits = 2129, Reservation_fails = 2499
L2_cache_bank[40]: Access = 27200, Miss = 9576, Miss_rate = 0.352, Pending_hits = 1979, Reservation_fails = 2379
L2_cache_bank[41]: Access = 27208, Miss = 9584, Miss_rate = 0.352, Pending_hits = 2116, Reservation_fails = 2291
L2_cache_bank[42]: Access = 27200, Miss = 9574, Miss_rate = 0.352, Pending_hits = 1992, Reservation_fails = 2474
L2_cache_bank[43]: Access = 27208, Miss = 9574, Miss_rate = 0.352, Pending_hits = 2049, Reservation_fails = 1921
L2_cache_bank[44]: Access = 27200, Miss = 9572, Miss_rate = 0.352, Pending_hits = 1955, Reservation_fails = 3196
L2_cache_bank[45]: Access = 27208, Miss = 9583, Miss_rate = 0.352, Pending_hits = 2050, Reservation_fails = 1925
L2_cache_bank[46]: Access = 27200, Miss = 9578, Miss_rate = 0.352, Pending_hits = 1848, Reservation_fails = 1619
L2_cache_bank[47]: Access = 27208, Miss = 9583, Miss_rate = 0.352, Pending_hits = 2085, Reservation_fails = 2351
L2_cache_bank[48]: Access = 27200, Miss = 9586, Miss_rate = 0.352, Pending_hits = 2100, Reservation_fails = 2150
L2_cache_bank[49]: Access = 27208, Miss = 9582, Miss_rate = 0.352, Pending_hits = 2114, Reservation_fails = 2769
L2_cache_bank[50]: Access = 27200, Miss = 9572, Miss_rate = 0.352, Pending_hits = 1941, Reservation_fails = 2900
L2_cache_bank[51]: Access = 27208, Miss = 9578, Miss_rate = 0.352, Pending_hits = 2071, Reservation_fails = 2187
L2_cache_bank[52]: Access = 27200, Miss = 9580, Miss_rate = 0.352, Pending_hits = 2100, Reservation_fails = 2378
L2_cache_bank[53]: Access = 27208, Miss = 9577, Miss_rate = 0.352, Pending_hits = 2085, Reservation_fails = 1717
L2_cache_bank[54]: Access = 27200, Miss = 9577, Miss_rate = 0.352, Pending_hits = 2065, Reservation_fails = 2328
L2_cache_bank[55]: Access = 27208, Miss = 9581, Miss_rate = 0.352, Pending_hits = 2092, Reservation_fails = 1915
L2_cache_bank[56]: Access = 27200, Miss = 9577, Miss_rate = 0.352, Pending_hits = 1908, Reservation_fails = 2643
L2_cache_bank[57]: Access = 27208, Miss = 9585, Miss_rate = 0.352, Pending_hits = 2113, Reservation_fails = 3203
L2_cache_bank[58]: Access = 27200, Miss = 9576, Miss_rate = 0.352, Pending_hits = 1995, Reservation_fails = 2496
L2_cache_bank[59]: Access = 27208, Miss = 9587, Miss_rate = 0.352, Pending_hits = 2103, Reservation_fails = 3547
L2_cache_bank[60]: Access = 27200, Miss = 9572, Miss_rate = 0.352, Pending_hits = 1985, Reservation_fails = 3118
L2_cache_bank[61]: Access = 27208, Miss = 9585, Miss_rate = 0.352, Pending_hits = 2055, Reservation_fails = 3352
L2_cache_bank[62]: Access = 27200, Miss = 9581, Miss_rate = 0.352, Pending_hits = 1911, Reservation_fails = 2408
L2_cache_bank[63]: Access = 27208, Miss = 9598, Miss_rate = 0.353, Pending_hits = 2022, Reservation_fails = 2520
L2_total_cache_accesses = 1744896
L2_total_cache_misses = 613092
L2_total_cache_miss_rate = 0.3514
L2_total_cache_pending_hits = 130209
L2_total_cache_reservation_fails = 153969
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1001595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 130209
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 106766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 153969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 309718
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1548288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 153969
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.034
average_pipeline_duty_cycle=6663.077148
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3430880
	Total NON REG=469248
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3433408
	Total NON REG=469248
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3432224
	Total NON REG=469248
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3432032
	Total NON REG=469248
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3430208
	Total NON REG=469248
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3428640
	Total NON REG=469248
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3431360
	Total NON REG=469248
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3430592
	Total NON REG=469248
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6844960
	Total NON REG=938496
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3432800
	Total NON REG=469248
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6842272
	Total NON REG=938496
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3433088
	Total NON REG=469248
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6844512
	Total NON REG=938496
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3427424
	Total NON REG=469248
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6839200
	Total NON REG=938496
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3421632
	Total NON REG=469248
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6843072
	Total NON REG=938496
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6840576
	Total NON REG=938496
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3422496
	Total NON REG=469248
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6840928
	Total NON REG=938496
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3431552
	Total NON REG=469248
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6851104
	Total NON REG=938496
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3421952
	Total NON REG=469248
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6857408
	Total NON REG=938496
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3434528
	Total NON REG=469248
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3435328
	Total NON REG=469248
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3432704
	Total NON REG=469248
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3430656
	Total NON REG=469248
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3432928
	Total NON REG=469248
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6845504
	Total NON REG=938496
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3435808
	Total NON REG=469248
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3433248
	Total NON REG=469248
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3428224
	Total NON REG=469248
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3433760
	Total NON REG=469248
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3428192
	Total NON REG=469248
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3432736
	Total NON REG=469248
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3429952
	Total NON REG=469248
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3429824
	Total NON REG=469248
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3433440
	Total NON REG=469248
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3430176
	Total NON REG=469248
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6849120
	Total NON REG=938496
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3431840
	Total NON REG=469248
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3427648
	Total NON REG=469248
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3428992
	Total NON REG=469248
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6852320
	Total NON REG=938496
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3429984
	Total NON REG=469248
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3433120
	Total NON REG=469248
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3433376
	Total NON REG=469248
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6850240
	Total NON REG=938496
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6843200
	Total NON REG=938496
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3430272
	Total NON REG=469248
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3425632
	Total NON REG=469248
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3427392
	Total NON REG=469248
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3425920
	Total NON REG=469248
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6847520
	Total NON REG=938496
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6846944
	Total NON REG=938496
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3433408
	Total NON REG=469248
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3430112
	Total NON REG=469248
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3431552
	Total NON REG=469248
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3431040
	Total NON REG=469248
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3429952
	Total NON REG=469248
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3429696
	Total NON REG=469248
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3431840
	Total NON REG=469248
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3430912
	Total NON REG=469248
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3431968
	Total NON REG=469248
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3429024
	Total NON REG=469248
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3430720
	Total NON REG=469248
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3432672
	Total NON REG=469248
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3428704
	Total NON REG=469248
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3431872
	Total NON REG=469248
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3425696
	Total NON REG=469248
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3434624
	Total NON REG=469248
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3431648
	Total NON REG=469248
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3428416
	Total NON REG=469248
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3428960
	Total NON REG=469248
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3431296
	Total NON REG=469248
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3424160
	Total NON REG=469248
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3428320
	Total NON REG=469248
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3428160
	Total NON REG=469248
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3423136
	Total NON REG=469248


==========Power Metrics -- Memory==========
Total memory controller accesses: 416484
Total memory controller reads: 416484
Total memory controller writes: 0
!!!Total Shared memory access: 462336
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 995328
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 15770
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 552960
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 196608
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 32729
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1548288
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 1001595
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 130209
	Cache_stats[GLOBAL_ACC_R][MISS] = 106766
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 153969
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 309718
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 49152
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1548288
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

icnt_total_pkts_mem_to_simt=1744896
icnt_total_pkts_simt_to_mem=1744896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1744896
Req_Network_cycles = 191093
Req_Network_injected_packets_per_cycle =       9.1311 
Req_Network_conflicts_per_cycle =       6.0811
Req_Network_conflicts_per_cycle_util =      13.2736
Req_Bank_Level_Parallism =      19.9312
Req_Network_in_buffer_full_per_cycle =       0.2797
Req_Network_in_buffer_avg_util =      34.7632
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2047

Reply_Network_injected_packets_num = 1744896
Reply_Network_cycles = 191093
Reply_Network_injected_packets_per_cycle =        9.1311
Reply_Network_conflicts_per_cycle =       15.3662
Reply_Network_conflicts_per_cycle_util =      31.3578
Reply_Bank_Level_Parallism =      18.6339
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      17.8949
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1141
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 34 sec (694 sec)
gpgpu_simulation_rate = 191313 (inst/sec)
gpgpu_simulation_rate = 275 (cycle/sec)
gpgpu_silicon_slowdown = 4116363x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
