Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May  1 21:34:59 2023
| Host         : DELL_K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file board_interface_control_sets_placed.rpt
| Design       : board_interface
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             345 |           92 |
| No           | No                    | Yes                    |              35 |           12 |
| No           | Yes                   | No                     |              40 |           11 |
| Yes          | No                    | No                     |              18 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------+---------------------------+------------------+----------------+--------------+
|       Clock Signal      |         Enable Signal        |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------------+---------------------------+------------------+----------------+--------------+
|  clock_100Mhz_IBUF_BUFG |                              | PDAC/counter_reg[6]       |                1 |              1 |         1.00 |
|  clock_100Mhz_IBUF_BUFG | PDAC/SDATA2                  |                           |                1 |              2 |         2.00 |
|  clock_100Mhz_IBUF_BUFG |                              | IDAC/clear                |                2 |              7 |         3.50 |
|  clock_100Mhz_IBUF_BUFG | PDAC/temp_SDATA1[11]_i_1_n_0 | reset_IBUF                |                3 |             16 |         5.33 |
|  clock_100Mhz_IBUF_BUFG | IDAC/out_sine[11]_i_1_n_0    |                           |                3 |             16 |         5.33 |
|  clock_100Mhz_IBUF_BUFG |                              | S0/S1/count[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  clock_100Mhz_IBUF_BUFG |                              | reset_IBUF                |               12 |             35 |         2.92 |
|  clock_100Mhz_IBUF_BUFG |                              |                           |               92 |            345 |         3.75 |
+-------------------------+------------------------------+---------------------------+------------------+----------------+--------------+


