<dec f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='431' type='bool llvm::HexagonInstrInfo::mayBeCurLoad(const llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHazardRecognizer.cpp' l='142' u='c' c='_ZN4llvm23HexagonHazardRecognizer15EmitInstructionEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2606' u='c' c='_ZNK4llvm16HexagonInstrInfo19isToBeScheduledASAPERKNS_12MachineInstrES3_'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='3033' ll='3037' type='bool llvm::HexagonInstrInfo::mayBeCurLoad(const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='3032'>// Returns true, if a LD insn can be promoted to a cur load.</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='74' u='c' c='_ZL13hasDependencePKN4llvm5SUnitES2_RKNS_16HexagonInstrInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='691' u='c' c='_ZN4llvm23ConvergingVLIWScheduler14SchedulingCostERNS_10ReadyQueueEPNS_5SUnitERNS0_14SchedCandidateERNS_16RegPressureDeltaEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='407' u='c' c='_ZN4llvm21HexagonPacketizerList18canPromoteToDotCurERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='410' u='c' c='_ZN4llvm21HexagonPacketizerList18canPromoteToDotCurERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE'/>
