ARM GAS  /tmp/ccBjOEf6.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"ecatappl.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.PDO_InputMapping,"ax",%progbits
  20              		.align	1
  21              		.global	PDO_InputMapping
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	PDO_InputMapping:
  27              	.LFB123:
  28              		.file 1 "Lib/ssc_app/src/ecatappl.c"
   1:Lib/ssc_app/src/ecatappl.c **** #include "ecatslv.h"
   2:Lib/ssc_app/src/ecatappl.c **** 
   3:Lib/ssc_app/src/ecatappl.c **** #define    _ECATAPPL_ 1
   4:Lib/ssc_app/src/ecatappl.c **** #include "ecatappl.h"
   5:Lib/ssc_app/src/ecatappl.c **** #undef _ECATAPPL_
   6:Lib/ssc_app/src/ecatappl.c **** 
   7:Lib/ssc_app/src/ecatappl.c **** #include "coeappl.h"
   8:Lib/ssc_app/src/ecatappl.c **** 
   9:Lib/ssc_app/src/ecatappl.c **** 
  10:Lib/ssc_app/src/ecatappl.c **** /* ECATCHANGE_START(V5.11) ECAT11*/
  11:Lib/ssc_app/src/ecatappl.c **** #define _APPL_INTERFACE_ 1
  12:Lib/ssc_app/src/ecatappl.c **** #include "applInterface.h"
  13:Lib/ssc_app/src/ecatappl.c **** #undef _APPL_INTERFACE_
  14:Lib/ssc_app/src/ecatappl.c **** /* ECATCHANGE_END(V5.11) ECAT11*/
  15:Lib/ssc_app/src/ecatappl.c **** 
  16:Lib/ssc_app/src/ecatappl.c **** #include "el9800appl.h"
  17:Lib/ssc_app/src/ecatappl.c **** 
  18:Lib/ssc_app/src/ecatappl.c **** 
  19:Lib/ssc_app/src/ecatappl.c **** 
  20:Lib/ssc_app/src/ecatappl.c **** /*--------------------------------------------------------------------------------------
  21:Lib/ssc_app/src/ecatappl.c **** ------
  22:Lib/ssc_app/src/ecatappl.c **** ------    local Types and Defines
  23:Lib/ssc_app/src/ecatappl.c **** ------
  24:Lib/ssc_app/src/ecatappl.c **** --------------------------------------------------------------------------------------*/
  25:Lib/ssc_app/src/ecatappl.c **** 
  26:Lib/ssc_app/src/ecatappl.c **** 
  27:Lib/ssc_app/src/ecatappl.c **** 
  28:Lib/ssc_app/src/ecatappl.c **** #ifndef ECAT_TIMER_INC_P_MS
  29:Lib/ssc_app/src/ecatappl.c **** /**
  30:Lib/ssc_app/src/ecatappl.c ****  * \todo Define the timer ticks per ms
ARM GAS  /tmp/ccBjOEf6.s 			page 2


  31:Lib/ssc_app/src/ecatappl.c ****  */
  32:Lib/ssc_app/src/ecatappl.c **** #warning "Define the timer ticks per ms"
  33:Lib/ssc_app/src/ecatappl.c **** #endif /* #ifndef ECAT_TIMER_INC_P_MS */
  34:Lib/ssc_app/src/ecatappl.c **** 
  35:Lib/ssc_app/src/ecatappl.c **** 
  36:Lib/ssc_app/src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
  37:Lib/ssc_app/src/ecatappl.c **** ------
  38:Lib/ssc_app/src/ecatappl.c **** ------    local variables and constants
  39:Lib/ssc_app/src/ecatappl.c **** ------
  40:Lib/ssc_app/src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
  41:Lib/ssc_app/src/ecatappl.c **** /*variables only required to calculate values for SM Synchronisation objects (0x1C3x)*/
  42:Lib/ssc_app/src/ecatappl.c **** UINT16 u16BusCycleCntMs;        //used to calculate the bus cycle time in Ms
  43:Lib/ssc_app/src/ecatappl.c **** UINT32 StartTimerCnt;    //variable to store the timer register value when get cycle time was trigg
  44:Lib/ssc_app/src/ecatappl.c **** BOOL bCycleTimeMeasurementStarted; // indicates if the bus cycle measurement is started
  45:Lib/ssc_app/src/ecatappl.c **** 
  46:Lib/ssc_app/src/ecatappl.c **** UINT16             aPdOutputData[(MAX_PD_OUTPUT_SIZE>>1)];
  47:Lib/ssc_app/src/ecatappl.c **** UINT16           aPdInputData[(MAX_PD_INPUT_SIZE>>1)];
  48:Lib/ssc_app/src/ecatappl.c **** 
  49:Lib/ssc_app/src/ecatappl.c **** /*variables are declared in ecatslv.c*/
  50:Lib/ssc_app/src/ecatappl.c ****     extern VARVOLATILE UINT16    u16dummy;
  51:Lib/ssc_app/src/ecatappl.c **** BOOL bInitFinished = FALSE; /** < \brief indicates if the initialization is finished*/
  52:Lib/ssc_app/src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
  53:Lib/ssc_app/src/ecatappl.c **** ------
  54:Lib/ssc_app/src/ecatappl.c **** ------    local functions
  55:Lib/ssc_app/src/ecatappl.c **** ------
  56:Lib/ssc_app/src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
  57:Lib/ssc_app/src/ecatappl.c **** 
  58:Lib/ssc_app/src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
  59:Lib/ssc_app/src/ecatappl.c **** ------
  60:Lib/ssc_app/src/ecatappl.c **** ------    Functions
  61:Lib/ssc_app/src/ecatappl.c **** ------
  62:Lib/ssc_app/src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
  63:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
  64:Lib/ssc_app/src/ecatappl.c **** /**
  65:Lib/ssc_app/src/ecatappl.c **** \brief      This function will copies the inputs from the local memory to the ESC memory
  66:Lib/ssc_app/src/ecatappl.c ****             to the hardware
  67:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
  68:Lib/ssc_app/src/ecatappl.c **** void PDO_InputMapping(void)
  69:Lib/ssc_app/src/ecatappl.c **** {
  29              		.loc 1 69 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  70:Lib/ssc_app/src/ecatappl.c ****     APPL_InputMapping((UINT16*)aPdInputData);
  37              		.loc 1 70 5 view .LVU1
  38 0002 064C     		ldr	r4, .L3
  39 0004 2046     		mov	r0, r4
  40 0006 FFF7FEFF 		bl	APPL_InputMapping
  41              	.LVL0:
  71:Lib/ssc_app/src/ecatappl.c ****     HW_EscWriteIsr(((MEM_ADDR *) aPdInputData), nEscAddrInputData, nPdInputSize );
  42              		.loc 1 71 5 view .LVU2
  43 000a 054B     		ldr	r3, .L3+4
  44 000c 1A88     		ldrh	r2, [r3]
ARM GAS  /tmp/ccBjOEf6.s 			page 3


  45 000e 054B     		ldr	r3, .L3+8
  46 0010 1988     		ldrh	r1, [r3]
  47 0012 2046     		mov	r0, r4
  48 0014 FFF7FEFF 		bl	HW_EscWriteIsr
  49              	.LVL1:
  72:Lib/ssc_app/src/ecatappl.c **** }
  50              		.loc 1 72 1 is_stmt 0 view .LVU3
  51 0018 10BD     		pop	{r4, pc}
  52              	.L4:
  53 001a 00BF     		.align	2
  54              	.L3:
  55 001c 00000000 		.word	.LANCHOR0
  56 0020 00000000 		.word	nPdInputSize
  57 0024 00000000 		.word	nEscAddrInputData
  58              		.cfi_endproc
  59              	.LFE123:
  61              		.section	.text.PDO_OutputMapping,"ax",%progbits
  62              		.align	1
  63              		.global	PDO_OutputMapping
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  68              	PDO_OutputMapping:
  69              	.LFB124:
  73:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
  74:Lib/ssc_app/src/ecatappl.c **** /**
  75:Lib/ssc_app/src/ecatappl.c **** \brief    This function will copies the outputs from the ESC memory to the local memory
  76:Lib/ssc_app/src/ecatappl.c ****           to the hardware. This function is only called in case of an SM2 
  77:Lib/ssc_app/src/ecatappl.c ****           (output process data) event.
  78:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
  79:Lib/ssc_app/src/ecatappl.c **** void PDO_OutputMapping(void)
  80:Lib/ssc_app/src/ecatappl.c **** {
  70              		.loc 1 80 1 is_stmt 1 view -0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 0
  73              		@ frame_needed = 0, uses_anonymous_args = 0
  74 0000 10B5     		push	{r4, lr}
  75              		.cfi_def_cfa_offset 8
  76              		.cfi_offset 4, -8
  77              		.cfi_offset 14, -4
  81:Lib/ssc_app/src/ecatappl.c **** 
  82:Lib/ssc_app/src/ecatappl.c ****     HW_EscReadIsr(((MEM_ADDR *)aPdOutputData), nEscAddrOutputData, nPdOutputSize );
  78              		.loc 1 82 5 view .LVU5
  79 0002 064C     		ldr	r4, .L7
  80 0004 064B     		ldr	r3, .L7+4
  81 0006 1A88     		ldrh	r2, [r3]
  82 0008 064B     		ldr	r3, .L7+8
  83 000a 1988     		ldrh	r1, [r3]
  84 000c 2046     		mov	r0, r4
  85 000e FFF7FEFF 		bl	HW_EscReadIsr
  86              	.LVL2:
  83:Lib/ssc_app/src/ecatappl.c **** 
  84:Lib/ssc_app/src/ecatappl.c ****     APPL_OutputMapping((UINT16*) aPdOutputData);
  87              		.loc 1 84 5 view .LVU6
  88 0012 2046     		mov	r0, r4
  89 0014 FFF7FEFF 		bl	APPL_OutputMapping
  90              	.LVL3:
ARM GAS  /tmp/ccBjOEf6.s 			page 4


  85:Lib/ssc_app/src/ecatappl.c **** }
  91              		.loc 1 85 1 is_stmt 0 view .LVU7
  92 0018 10BD     		pop	{r4, pc}
  93              	.L8:
  94 001a 00BF     		.align	2
  95              	.L7:
  96 001c 00000000 		.word	.LANCHOR1
  97 0020 00000000 		.word	nPdOutputSize
  98 0024 00000000 		.word	nEscAddrOutputData
  99              		.cfi_endproc
 100              	.LFE124:
 102              		.section	.text.ECAT_CheckTimer,"ax",%progbits
 103              		.align	1
 104              		.global	ECAT_CheckTimer
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	ECAT_CheckTimer:
 110              	.LFB125:
  86:Lib/ssc_app/src/ecatappl.c **** 
  87:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
  88:Lib/ssc_app/src/ecatappl.c **** /**
  89:Lib/ssc_app/src/ecatappl.c ****  \brief    This function shall be called every 1ms.
  90:Lib/ssc_app/src/ecatappl.c ****  \brief If the switch ECAT_TIMER_INT is 0, the watchdog control is implemented without using
  91:Lib/ssc_app/src/ecatappl.c ****  \brief interrupts. In this case a local timer register is checked every ECAT_Main cycle
  92:Lib/ssc_app/src/ecatappl.c ****  \brief and the function is triggered if 1 ms is elapsed
  93:Lib/ssc_app/src/ecatappl.c ****  *////////////////////////////////////////////////////////////////////////////////////////
  94:Lib/ssc_app/src/ecatappl.c **** 
  95:Lib/ssc_app/src/ecatappl.c **** void ECAT_CheckTimer(void)
  96:Lib/ssc_app/src/ecatappl.c **** {
 111              		.loc 1 96 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 08B5     		push	{r3, lr}
 116              		.cfi_def_cfa_offset 8
 117              		.cfi_offset 3, -8
 118              		.cfi_offset 14, -4
  97:Lib/ssc_app/src/ecatappl.c ****     if(sSyncManOutPar.u32CycleTime == 0)
 119              		.loc 1 97 5 view .LVU9
 120              		.loc 1 97 22 is_stmt 0 view .LVU10
 121 0002 0A4B     		ldr	r3, .L13
 122 0004 5B68     		ldr	r3, [r3, #4]
 123              		.loc 1 97 7 view .LVU11
 124 0006 1BB9     		cbnz	r3, .L10
  98:Lib/ssc_app/src/ecatappl.c ****     {
  99:Lib/ssc_app/src/ecatappl.c ****         u16BusCycleCntMs++;
 125              		.loc 1 99 9 is_stmt 1 view .LVU12
 126              		.loc 1 99 25 is_stmt 0 view .LVU13
 127 0008 094A     		ldr	r2, .L13+4
 128 000a 1388     		ldrh	r3, [r2]
 129 000c 0133     		adds	r3, r3, #1
 130 000e 1380     		strh	r3, [r2]	@ movhi
 131              	.L10:
 100:Lib/ssc_app/src/ecatappl.c ****     }
 101:Lib/ssc_app/src/ecatappl.c **** 
 102:Lib/ssc_app/src/ecatappl.c ****     /*decrement the state transition timeout counter*/
ARM GAS  /tmp/ccBjOEf6.s 			page 5


 103:Lib/ssc_app/src/ecatappl.c ****     if(bEcatWaitForAlControlRes &&  (EsmTimeoutCounter > 0))
 132              		.loc 1 103 5 is_stmt 1 view .LVU14
 133              		.loc 1 103 8 is_stmt 0 view .LVU15
 134 0010 084B     		ldr	r3, .L13+8
 135 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 136              		.loc 1 103 7 view .LVU16
 137 0014 3BB1     		cbz	r3, .L11
 138              		.loc 1 103 56 discriminator 1 view .LVU17
 139 0016 084B     		ldr	r3, .L13+12
 140 0018 B3F90030 		ldrsh	r3, [r3]
 141              		.loc 1 103 33 discriminator 1 view .LVU18
 142 001c 002B     		cmp	r3, #0
 143 001e 02DD     		ble	.L11
 104:Lib/ssc_app/src/ecatappl.c ****     {
 105:Lib/ssc_app/src/ecatappl.c ****         EsmTimeoutCounter--;
 144              		.loc 1 105 9 is_stmt 1 view .LVU19
 145              		.loc 1 105 26 is_stmt 0 view .LVU20
 146 0020 013B     		subs	r3, r3, #1
 147 0022 054A     		ldr	r2, .L13+12
 148 0024 1380     		strh	r3, [r2]	@ movhi
 149              	.L11:
 106:Lib/ssc_app/src/ecatappl.c ****     }
 107:Lib/ssc_app/src/ecatappl.c **** 
 108:Lib/ssc_app/src/ecatappl.c **** 
 109:Lib/ssc_app/src/ecatappl.c **** 
 110:Lib/ssc_app/src/ecatappl.c ****      DC_CheckWatchdog();
 150              		.loc 1 110 6 is_stmt 1 view .LVU21
 151 0026 FFF7FEFF 		bl	DC_CheckWatchdog
 152              	.LVL4:
 111:Lib/ssc_app/src/ecatappl.c **** }
 153              		.loc 1 111 1 is_stmt 0 view .LVU22
 154 002a 08BD     		pop	{r3, pc}
 155              	.L14:
 156              		.align	2
 157              	.L13:
 158 002c 00000000 		.word	sSyncManOutPar
 159 0030 00000000 		.word	.LANCHOR2
 160 0034 00000000 		.word	bEcatWaitForAlControlRes
 161 0038 00000000 		.word	EsmTimeoutCounter
 162              		.cfi_endproc
 163              	.LFE125:
 165              		.section	.text.HandleBusCycleCalculation,"ax",%progbits
 166              		.align	1
 167              		.global	HandleBusCycleCalculation
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	HandleBusCycleCalculation:
 173              	.LFB126:
 112:Lib/ssc_app/src/ecatappl.c **** 
 113:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT6*/
 114:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 115:Lib/ssc_app/src/ecatappl.c **** /**
 116:Lib/ssc_app/src/ecatappl.c ****  \brief    This function is called from the PDI_Isr and is used to calculate the bus cycle time 
 117:Lib/ssc_app/src/ecatappl.c ****   *////////////////////////////////////////////////////////////////////////////////////////
 118:Lib/ssc_app/src/ecatappl.c **** void HandleBusCycleCalculation(void)
 119:Lib/ssc_app/src/ecatappl.c **** {
ARM GAS  /tmp/ccBjOEf6.s 			page 6


 174              		.loc 1 119 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 120:Lib/ssc_app/src/ecatappl.c ****     /*calculate the cycle time if device is in SM Sync mode and Cycle time was not calculated yet*/
 121:Lib/ssc_app/src/ecatappl.c ****     if ( !bDcSyncActive && bEscIntEnabled)
 179              		.loc 1 121 5 view .LVU24
 180              		.loc 1 121 10 is_stmt 0 view .LVU25
 181 0000 1E4B     		ldr	r3, .L24
 182 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 183              		.loc 1 121 8 view .LVU26
 184 0004 53B9     		cbnz	r3, .L20
 185              		.loc 1 121 25 discriminator 1 view .LVU27
 186 0006 1E4B     		ldr	r3, .L24+4
 187 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 188 000a 3BB1     		cbz	r3, .L20
 189              	.LBB7:
 122:Lib/ssc_app/src/ecatappl.c ****     {
 123:Lib/ssc_app/src/ecatappl.c ****         BOOL bTiggerCalcCycleTime = FALSE;
 190              		.loc 1 123 9 is_stmt 1 view .LVU28
 191              	.LVL5:
 124:Lib/ssc_app/src/ecatappl.c **** 
 125:Lib/ssc_app/src/ecatappl.c ****         if(sSyncManOutPar.u16GetCycleTime == 1)
 192              		.loc 1 125 9 view .LVU29
 193              		.loc 1 125 26 is_stmt 0 view .LVU30
 194 000c 1D4B     		ldr	r3, .L24+8
 195 000e 9B8B     		ldrh	r3, [r3, #28]
 196              		.loc 1 125 11 view .LVU31
 197 0010 012B     		cmp	r3, #1
 198 0012 04D0     		beq	.L17
 126:Lib/ssc_app/src/ecatappl.c ****             bTiggerCalcCycleTime = TRUE;
 127:Lib/ssc_app/src/ecatappl.c ****         if(bTiggerCalcCycleTime)
 199              		.loc 1 127 9 is_stmt 1 view .LVU32
 128:Lib/ssc_app/src/ecatappl.c ****         {
 129:Lib/ssc_app/src/ecatappl.c ****             /*get bus cycle time triggered */
 130:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u32CycleTime = 0;
 131:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u16GetCycleTime = 0;
 132:Lib/ssc_app/src/ecatappl.c **** 
 133:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u32CycleTime  = 0;
 134:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u16GetCycleTime = 0;
 135:Lib/ssc_app/src/ecatappl.c ****             
 136:Lib/ssc_app/src/ecatappl.c ****             u16BusCycleCntMs = 0;
 137:Lib/ssc_app/src/ecatappl.c ****             bCycleTimeMeasurementStarted = TRUE;
 138:Lib/ssc_app/src/ecatappl.c ****             StartTimerCnt = (UINT32) HW_GetTimer();
 139:Lib/ssc_app/src/ecatappl.c ****         }
 140:Lib/ssc_app/src/ecatappl.c ****         else
 141:Lib/ssc_app/src/ecatappl.c ****         {
 142:Lib/ssc_app/src/ecatappl.c ****             if(bCycleTimeMeasurementStarted == TRUE)
 200              		.loc 1 142 13 view .LVU33
 201              		.loc 1 142 45 is_stmt 0 view .LVU34
 202 0014 1C4B     		ldr	r3, .L24+12
 203 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 204              		.loc 1 142 15 view .LVU35
 205 0018 012B     		cmp	r3, #1
 206 001a 12D0     		beq	.L23
 207              	.LVL6:
ARM GAS  /tmp/ccBjOEf6.s 			page 7


 208              	.L20:
 209              		.loc 1 142 15 view .LVU36
 210 001c 7047     		bx	lr
 211              	.LVL7:
 212              	.L17:
 126:Lib/ssc_app/src/ecatappl.c ****             bTiggerCalcCycleTime = TRUE;
 213              		.loc 1 126 13 is_stmt 1 view .LVU37
 127:Lib/ssc_app/src/ecatappl.c ****         {
 214              		.loc 1 127 9 view .LVU38
 130:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u16GetCycleTime = 0;
 215              		.loc 1 130 13 view .LVU39
 130:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u16GetCycleTime = 0;
 216              		.loc 1 130 41 is_stmt 0 view .LVU40
 217 001e 194A     		ldr	r2, .L24+8
 218 0020 0023     		movs	r3, #0
 219 0022 5360     		str	r3, [r2, #4]
 131:Lib/ssc_app/src/ecatappl.c **** 
 220              		.loc 1 131 13 is_stmt 1 view .LVU41
 131:Lib/ssc_app/src/ecatappl.c **** 
 221              		.loc 1 131 44 is_stmt 0 view .LVU42
 222 0024 9383     		strh	r3, [r2, #28]	@ movhi
 133:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u16GetCycleTime = 0;
 223              		.loc 1 133 13 is_stmt 1 view .LVU43
 133:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u16GetCycleTime = 0;
 224              		.loc 1 133 41 is_stmt 0 view .LVU44
 225 0026 194A     		ldr	r2, .L24+16
 226 0028 5360     		str	r3, [r2, #4]
 134:Lib/ssc_app/src/ecatappl.c ****             
 227              		.loc 1 134 13 is_stmt 1 view .LVU45
 134:Lib/ssc_app/src/ecatappl.c ****             
 228              		.loc 1 134 43 is_stmt 0 view .LVU46
 229 002a 9383     		strh	r3, [r2, #28]	@ movhi
 136:Lib/ssc_app/src/ecatappl.c ****             bCycleTimeMeasurementStarted = TRUE;
 230              		.loc 1 136 13 is_stmt 1 view .LVU47
 136:Lib/ssc_app/src/ecatappl.c ****             bCycleTimeMeasurementStarted = TRUE;
 231              		.loc 1 136 30 is_stmt 0 view .LVU48
 232 002c 184A     		ldr	r2, .L24+20
 233 002e 1380     		strh	r3, [r2]	@ movhi
 137:Lib/ssc_app/src/ecatappl.c ****             StartTimerCnt = (UINT32) HW_GetTimer();
 234              		.loc 1 137 13 is_stmt 1 view .LVU49
 137:Lib/ssc_app/src/ecatappl.c ****             StartTimerCnt = (UINT32) HW_GetTimer();
 235              		.loc 1 137 42 is_stmt 0 view .LVU50
 236 0030 154B     		ldr	r3, .L24+12
 237 0032 0122     		movs	r2, #1
 238 0034 1A70     		strb	r2, [r3]
 138:Lib/ssc_app/src/ecatappl.c ****         }
 239              		.loc 1 138 13 is_stmt 1 view .LVU51
 138:Lib/ssc_app/src/ecatappl.c ****         }
 240              		.loc 1 138 38 is_stmt 0 view .LVU52
 241 0036 4FF08043 		mov	r3, #1073741824
 242 003a 5A6A     		ldr	r2, [r3, #36]
 138:Lib/ssc_app/src/ecatappl.c ****         }
 243              		.loc 1 138 27 view .LVU53
 244 003c 154B     		ldr	r3, .L24+24
 245 003e 1A60     		str	r2, [r3]
 246 0040 7047     		bx	lr
 247              	.LVL8:
ARM GAS  /tmp/ccBjOEf6.s 			page 8


 248              	.L23:
 138:Lib/ssc_app/src/ecatappl.c ****         }
 249              		.loc 1 138 27 view .LVU54
 250              	.LBE7:
 119:Lib/ssc_app/src/ecatappl.c ****     /*calculate the cycle time if device is in SM Sync mode and Cycle time was not calculated yet*/
 251              		.loc 1 119 1 view .LVU55
 252 0042 10B4     		push	{r4}
 253              		.cfi_def_cfa_offset 4
 254              		.cfi_offset 4, -4
 255              	.LBB9:
 256              	.LBB8:
 143:Lib/ssc_app/src/ecatappl.c ****             {
 144:Lib/ssc_app/src/ecatappl.c ****                 UINT32 CurTimerCnt = (UINT32)HW_GetTimer();
 257              		.loc 1 144 17 is_stmt 1 view .LVU56
 258              		.loc 1 144 24 is_stmt 0 view .LVU57
 259 0044 4FF08043 		mov	r3, #1073741824
 260 0048 5B6A     		ldr	r3, [r3, #36]
 261              	.LVL9:
 145:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT3*/
 146:Lib/ssc_app/src/ecatappl.c ****                 UINT32 CalcCycleTime = 0;
 262              		.loc 1 146 17 is_stmt 1 view .LVU58
 147:Lib/ssc_app/src/ecatappl.c **** 
 148:Lib/ssc_app/src/ecatappl.c **** 
 149:Lib/ssc_app/src/ecatappl.c **** #if ECAT_TIMER_INC_P_MS
 150:Lib/ssc_app/src/ecatappl.c ****                 CalcCycleTime = (UINT32)u16BusCycleCntMs * 1000000 + (((INT32)(CurTimerCnt-StartTim
 263              		.loc 1 150 17 view .LVU59
 264              		.loc 1 150 33 is_stmt 0 view .LVU60
 265 004a 1149     		ldr	r1, .L24+20
 266 004c 0888     		ldrh	r0, [r1]
 267              		.loc 1 150 91 view .LVU61
 268 004e 114A     		ldr	r2, .L24+24
 269 0050 1468     		ldr	r4, [r2]
 270 0052 1B1B     		subs	r3, r3, r4
 271              	.LVL10:
 272              		.loc 1 150 115 view .LVU62
 273 0054 4FF4FA74 		mov	r4, #500
 274 0058 04FB03F3 		mul	r3, r4, r3
 275              		.loc 1 150 31 view .LVU63
 276 005c 0E4C     		ldr	r4, .L24+28
 277 005e 04FB0033 		mla	r3, r4, r0, r3
 278              	.LVL11:
 151:Lib/ssc_app/src/ecatappl.c **** #endif
 152:Lib/ssc_app/src/ecatappl.c **** 
 153:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 154:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u32CycleTime = CalcCycleTime;
 279              		.loc 1 154 17 is_stmt 1 view .LVU64
 280              		.loc 1 154 45 is_stmt 0 view .LVU65
 281 0062 0848     		ldr	r0, .L24+8
 282 0064 4360     		str	r3, [r0, #4]
 155:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 156:Lib/ssc_app/src/ecatappl.c ****                 sSyncManInPar.u32CycleTime  = CalcCycleTime;
 283              		.loc 1 156 17 is_stmt 1 view .LVU66
 284              		.loc 1 156 45 is_stmt 0 view .LVU67
 285 0066 0948     		ldr	r0, .L24+16
 286 0068 4360     		str	r3, [r0, #4]
 157:Lib/ssc_app/src/ecatappl.c ****                 u16BusCycleCntMs = 0;
 287              		.loc 1 157 17 is_stmt 1 view .LVU68
ARM GAS  /tmp/ccBjOEf6.s 			page 9


 288              		.loc 1 157 34 is_stmt 0 view .LVU69
 289 006a 0023     		movs	r3, #0
 290              	.LVL12:
 291              		.loc 1 157 34 view .LVU70
 292 006c 0B80     		strh	r3, [r1]	@ movhi
 158:Lib/ssc_app/src/ecatappl.c ****                 StartTimerCnt = 0;
 293              		.loc 1 158 17 is_stmt 1 view .LVU71
 294              		.loc 1 158 31 is_stmt 0 view .LVU72
 295 006e 1360     		str	r3, [r2]
 159:Lib/ssc_app/src/ecatappl.c ****                 bCycleTimeMeasurementStarted = FALSE;
 296              		.loc 1 159 17 is_stmt 1 view .LVU73
 297              		.loc 1 159 46 is_stmt 0 view .LVU74
 298 0070 054A     		ldr	r2, .L24+12
 299 0072 1370     		strb	r3, [r2]
 300              	.LBE8:
 301              	.LBE9:
 160:Lib/ssc_app/src/ecatappl.c **** 
 161:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT3*/
 162:Lib/ssc_app/src/ecatappl.c ****             /* CiA402 Motion controller cycle time is only set if DC Synchronisation is active*/
 163:Lib/ssc_app/src/ecatappl.c ****             }
 164:Lib/ssc_app/src/ecatappl.c ****         }
 165:Lib/ssc_app/src/ecatappl.c ****     }
 166:Lib/ssc_app/src/ecatappl.c **** }
 302              		.loc 1 166 1 view .LVU75
 303 0074 5DF8044B 		ldr	r4, [sp], #4
 304              		.cfi_restore 4
 305              		.cfi_def_cfa_offset 0
 306 0078 7047     		bx	lr
 307              	.L25:
 308 007a 00BF     		.align	2
 309              	.L24:
 310 007c 00000000 		.word	bDcSyncActive
 311 0080 00000000 		.word	bEscIntEnabled
 312 0084 00000000 		.word	sSyncManOutPar
 313 0088 00000000 		.word	.LANCHOR3
 314 008c 00000000 		.word	sSyncManInPar
 315 0090 00000000 		.word	.LANCHOR2
 316 0094 00000000 		.word	.LANCHOR4
 317 0098 40420F00 		.word	1000000
 318              		.cfi_endproc
 319              	.LFE126:
 321              		.section	.text.Sync1_Isr,"ax",%progbits
 322              		.align	1
 323              		.global	Sync1_Isr
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	Sync1_Isr:
 329              	.LFB129:
 167:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT6*/
 168:Lib/ssc_app/src/ecatappl.c **** 
 169:Lib/ssc_app/src/ecatappl.c **** void PDI_Isr(void)
 170:Lib/ssc_app/src/ecatappl.c **** {
 171:Lib/ssc_app/src/ecatappl.c ****     if(bEscIntEnabled)
 172:Lib/ssc_app/src/ecatappl.c ****     {
 173:Lib/ssc_app/src/ecatappl.c ****         /* get the AL event register */
 174:Lib/ssc_app/src/ecatappl.c ****         UINT16  ALEvent = HW_GetALEventRegister_Isr();
ARM GAS  /tmp/ccBjOEf6.s 			page 10


 175:Lib/ssc_app/src/ecatappl.c ****         ALEvent = SWAPWORD(ALEvent);
 176:Lib/ssc_app/src/ecatappl.c **** 
 177:Lib/ssc_app/src/ecatappl.c ****         if ( ALEvent & PROCESS_OUTPUT_EVENT )
 178:Lib/ssc_app/src/ecatappl.c ****         {
 179:Lib/ssc_app/src/ecatappl.c ****             if(bDcRunning && bDcSyncActive)
 180:Lib/ssc_app/src/ecatappl.c ****             {
 181:Lib/ssc_app/src/ecatappl.c ****                 /* Reset SM/Sync0 counter. Will be incremented on every Sync0 event*/
 182:Lib/ssc_app/src/ecatappl.c ****                 u16SmSync0Counter = 0;
 183:Lib/ssc_app/src/ecatappl.c ****             }
 184:Lib/ssc_app/src/ecatappl.c ****             if(sSyncManOutPar.u16SmEventMissedCounter > 0)
 185:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 186:Lib/ssc_app/src/ecatappl.c **** 
 187:Lib/ssc_app/src/ecatappl.c **** 
 188:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT6*/
 189:Lib/ssc_app/src/ecatappl.c ****             //calculate the bus cycle time if required
 190:Lib/ssc_app/src/ecatappl.c ****             HandleBusCycleCalculation();
 191:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT6*/
 192:Lib/ssc_app/src/ecatappl.c **** 
 193:Lib/ssc_app/src/ecatappl.c ****         /* Outputs were updated, set flag for watchdog monitoring */
 194:Lib/ssc_app/src/ecatappl.c ****         bEcatFirstOutputsReceived = TRUE;
 195:Lib/ssc_app/src/ecatappl.c **** 
 196:Lib/ssc_app/src/ecatappl.c **** 
 197:Lib/ssc_app/src/ecatappl.c ****         /*
 198:Lib/ssc_app/src/ecatappl.c ****             handle output process data event
 199:Lib/ssc_app/src/ecatappl.c ****         */
 200:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatOutputUpdateRunning )
 201:Lib/ssc_app/src/ecatappl.c ****         {
 202:Lib/ssc_app/src/ecatappl.c ****             /* slave is in OP, update the outputs */
 203:Lib/ssc_app/src/ecatappl.c ****             PDO_OutputMapping();
 204:Lib/ssc_app/src/ecatappl.c ****         }
 205:Lib/ssc_app/src/ecatappl.c ****         else
 206:Lib/ssc_app/src/ecatappl.c ****         {
 207:Lib/ssc_app/src/ecatappl.c ****             /* Just acknowledge the process data event in the INIT,PreOP and SafeOP state */
 208:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,nEscAddrOutputData);
 209:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 210:Lib/ssc_app/src/ecatappl.c ****         }
 211:Lib/ssc_app/src/ecatappl.c ****         }
 212:Lib/ssc_app/src/ecatappl.c **** 
 213:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 214:Lib/ssc_app/src/ecatappl.c ****         if (( ALEvent & PROCESS_INPUT_EVENT ) && (nPdOutputSize == 0))
 215:Lib/ssc_app/src/ecatappl.c ****         {
 216:Lib/ssc_app/src/ecatappl.c ****             //calculate the bus cycle time if required
 217:Lib/ssc_app/src/ecatappl.c ****             HandleBusCycleCalculation();
 218:Lib/ssc_app/src/ecatappl.c ****         }
 219:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 220:Lib/ssc_app/src/ecatappl.c **** 
 221:Lib/ssc_app/src/ecatappl.c ****         /*
 222:Lib/ssc_app/src/ecatappl.c ****             Call ECAT_Application() in SM Sync mode
 223:Lib/ssc_app/src/ecatappl.c ****         */
 224:Lib/ssc_app/src/ecatappl.c ****         if (sSyncManOutPar.u16SyncType == SYNCTYPE_SM_SYNCHRON)
 225:Lib/ssc_app/src/ecatappl.c ****         {
 226:Lib/ssc_app/src/ecatappl.c ****             /* The Application is synchronized to process data Sync Manager event*/
 227:Lib/ssc_app/src/ecatappl.c ****             ECAT_Application();
 228:Lib/ssc_app/src/ecatappl.c ****         }
 229:Lib/ssc_app/src/ecatappl.c **** 
 230:Lib/ssc_app/src/ecatappl.c ****     if ( bEcatInputUpdateRunning 
 231:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
ARM GAS  /tmp/ccBjOEf6.s 			page 11


 232:Lib/ssc_app/src/ecatappl.c ****        && ((sSyncManInPar.u16SyncType == SYNCTYPE_SM_SYNCHRON) || (sSyncManInPar.u16SyncType == SYN
 233:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 234:Lib/ssc_app/src/ecatappl.c ****         )
 235:Lib/ssc_app/src/ecatappl.c ****     {
 236:Lib/ssc_app/src/ecatappl.c ****         /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 237:Lib/ssc_app/src/ecatappl.c ****         PDO_InputMapping();
 238:Lib/ssc_app/src/ecatappl.c ****     }
 239:Lib/ssc_app/src/ecatappl.c **** 
 240:Lib/ssc_app/src/ecatappl.c ****     /*
 241:Lib/ssc_app/src/ecatappl.c ****       Check if cycle exceed
 242:Lib/ssc_app/src/ecatappl.c ****     */
 243:Lib/ssc_app/src/ecatappl.c ****     /*if next SM event was triggered during runtime increment cycle exceed counter*/
 244:Lib/ssc_app/src/ecatappl.c ****     ALEvent = HW_GetALEventRegister_Isr();
 245:Lib/ssc_app/src/ecatappl.c ****     ALEvent = SWAPWORD(ALEvent);
 246:Lib/ssc_app/src/ecatappl.c **** 
 247:Lib/ssc_app/src/ecatappl.c ****     if ( ALEvent & PROCESS_OUTPUT_EVENT )
 248:Lib/ssc_app/src/ecatappl.c ****     {
 249:Lib/ssc_app/src/ecatappl.c ****         sSyncManOutPar.u16CycleExceededCounter++;
 250:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 251:Lib/ssc_app/src/ecatappl.c **** 
 252:Lib/ssc_app/src/ecatappl.c ****       /* Acknowledge the process data event*/
 253:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,nEscAddrOutputData);
 254:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 255:Lib/ssc_app/src/ecatappl.c ****     }
 256:Lib/ssc_app/src/ecatappl.c ****     } //if(bEscIntEnabled)
 257:Lib/ssc_app/src/ecatappl.c **** }
 258:Lib/ssc_app/src/ecatappl.c **** 
 259:Lib/ssc_app/src/ecatappl.c **** void Sync0_Isr(void)
 260:Lib/ssc_app/src/ecatappl.c **** {
 261:Lib/ssc_app/src/ecatappl.c ****      Sync0WdCounter = 0;
 262:Lib/ssc_app/src/ecatappl.c **** 
 263:Lib/ssc_app/src/ecatappl.c ****     if(bDcSyncActive)
 264:Lib/ssc_app/src/ecatappl.c ****     {
 265:Lib/ssc_app/src/ecatappl.c **** 
 266:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatInputUpdateRunning )
 267:Lib/ssc_app/src/ecatappl.c ****         {
 268:Lib/ssc_app/src/ecatappl.c ****             LatchInputSync0Counter++;
 269:Lib/ssc_app/src/ecatappl.c ****         }
 270:Lib/ssc_app/src/ecatappl.c **** 
 271:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 272:Lib/ssc_app/src/ecatappl.c ****         if(u16SmSync0Value > 0)
 273:Lib/ssc_app/src/ecatappl.c ****         {
 274:Lib/ssc_app/src/ecatappl.c ****            /* Check if Sm-Sync sequence is invalid */
 275:Lib/ssc_app/src/ecatappl.c ****            if (u16SmSync0Counter > u16SmSync0Value)
 276:Lib/ssc_app/src/ecatappl.c ****            {
 277:Lib/ssc_app/src/ecatappl.c ****               /*ECATCHANGE_START(V5.11) COE3*/
 278:Lib/ssc_app/src/ecatappl.c ****               if ((nPdOutputSize > 0) && (sSyncManOutPar.u16SmEventMissedCounter <= sErrorSettings.
 279:Lib/ssc_app/src/ecatappl.c ****               {
 280:Lib/ssc_app/src/ecatappl.c ****                  /*ECATCHANGE_END(V5.11) COE3*/
 281:Lib/ssc_app/src/ecatappl.c ****                  sSyncManOutPar.u16SmEventMissedCounter = sSyncManOutPar.u16SmEventMissedCounter + 
 282:Lib/ssc_app/src/ecatappl.c ****               }
 283:Lib/ssc_app/src/ecatappl.c **** 
 284:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) COE3*/
 285:Lib/ssc_app/src/ecatappl.c ****            if ((nPdInputSize > 0) && (nPdOutputSize == 0) && (sSyncManInPar.u16SmEventMissedCounter
 286:Lib/ssc_app/src/ecatappl.c ****            {
 287:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) COE3*/
 288:Lib/ssc_app/src/ecatappl.c ****                sSyncManInPar.u16SmEventMissedCounter = sSyncManInPar.u16SmEventMissedCounter + 3;
ARM GAS  /tmp/ccBjOEf6.s 			page 12


 289:Lib/ssc_app/src/ecatappl.c ****            }
 290:Lib/ssc_app/src/ecatappl.c **** 
 291:Lib/ssc_app/src/ecatappl.c ****            } // if (u16SmSync0Counter > u16SmSync0Value)
 292:Lib/ssc_app/src/ecatappl.c **** 
 293:Lib/ssc_app/src/ecatappl.c ****            
 294:Lib/ssc_app/src/ecatappl.c ****            if ((nPdOutputSize == 0) && (nPdInputSize > 0))
 295:Lib/ssc_app/src/ecatappl.c ****            {
 296:Lib/ssc_app/src/ecatappl.c ****               /* Input only with DC, check if the last input data was read*/
 297:Lib/ssc_app/src/ecatappl.c ****               UINT16  ALEvent = HW_GetALEventRegister_Isr();
 298:Lib/ssc_app/src/ecatappl.c ****               ALEvent = SWAPWORD(ALEvent);
 299:Lib/ssc_app/src/ecatappl.c **** 
 300:Lib/ssc_app/src/ecatappl.c ****               if ((ALEvent & PROCESS_INPUT_EVENT) == 0)
 301:Lib/ssc_app/src/ecatappl.c ****               {
 302:Lib/ssc_app/src/ecatappl.c ****                  /* no input data was read by the master, increment the sm missed counter*/
 303:Lib/ssc_app/src/ecatappl.c ****                  u16SmSync0Counter++;
 304:Lib/ssc_app/src/ecatappl.c ****               }
 305:Lib/ssc_app/src/ecatappl.c ****               else
 306:Lib/ssc_app/src/ecatappl.c ****               {
 307:Lib/ssc_app/src/ecatappl.c ****                  /* Reset SM/Sync0 counter*/
 308:Lib/ssc_app/src/ecatappl.c ****                  u16SmSync0Counter = 0;
 309:Lib/ssc_app/src/ecatappl.c **** 
 310:Lib/ssc_app/src/ecatappl.c ****                  sSyncManInPar.u16SmEventMissedCounter = 0;
 311:Lib/ssc_app/src/ecatappl.c **** 
 312:Lib/ssc_app/src/ecatappl.c ****               }
 313:Lib/ssc_app/src/ecatappl.c ****            }
 314:Lib/ssc_app/src/ecatappl.c ****            else
 315:Lib/ssc_app/src/ecatappl.c ****            {
 316:Lib/ssc_app/src/ecatappl.c ****               u16SmSync0Counter++;
 317:Lib/ssc_app/src/ecatappl.c ****            }
 318:Lib/ssc_app/src/ecatappl.c ****         }//SM -Sync monitoring enabled
 319:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 320:Lib/ssc_app/src/ecatappl.c **** 
 321:Lib/ssc_app/src/ecatappl.c **** 
 322:Lib/ssc_app/src/ecatappl.c ****         if(!bEscIntEnabled && bEcatOutputUpdateRunning)
 323:Lib/ssc_app/src/ecatappl.c ****         {
 324:Lib/ssc_app/src/ecatappl.c ****             /* Output mapping was not done by the PDI ISR */
 325:Lib/ssc_app/src/ecatappl.c ****             PDO_OutputMapping();
 326:Lib/ssc_app/src/ecatappl.c ****         }
 327:Lib/ssc_app/src/ecatappl.c **** 
 328:Lib/ssc_app/src/ecatappl.c ****         /* Application is synchronized to SYNC0 event*/
 329:Lib/ssc_app/src/ecatappl.c ****         ECAT_Application();
 330:Lib/ssc_app/src/ecatappl.c **** 
 331:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatInputUpdateRunning 
 332:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 333:Lib/ssc_app/src/ecatappl.c ****         {
 334:Lib/ssc_app/src/ecatappl.c ****             /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 335:Lib/ssc_app/src/ecatappl.c ****             PDO_InputMapping();
 336:Lib/ssc_app/src/ecatappl.c **** 
 337:Lib/ssc_app/src/ecatappl.c ****             if(LatchInputSync0Value == 1)
 338:Lib/ssc_app/src/ecatappl.c ****             {
 339:Lib/ssc_app/src/ecatappl.c ****                 /* if inputs are latched on every Sync0 event (otherwise the counter is reset on th
 340:Lib/ssc_app/src/ecatappl.c ****                 LatchInputSync0Counter = 0;
 341:Lib/ssc_app/src/ecatappl.c ****             }
 342:Lib/ssc_app/src/ecatappl.c ****         }
 343:Lib/ssc_app/src/ecatappl.c **** 
 344:Lib/ssc_app/src/ecatappl.c ****     }
 345:Lib/ssc_app/src/ecatappl.c **** }
ARM GAS  /tmp/ccBjOEf6.s 			page 13


 346:Lib/ssc_app/src/ecatappl.c **** 
 347:Lib/ssc_app/src/ecatappl.c **** void Sync1_Isr(void)
 348:Lib/ssc_app/src/ecatappl.c **** {
 330              		.loc 1 348 1 is_stmt 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334 0000 08B5     		push	{r3, lr}
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 3, -8
 337              		.cfi_offset 14, -4
 349:Lib/ssc_app/src/ecatappl.c ****     Sync1WdCounter = 0;
 338              		.loc 1 349 5 view .LVU77
 339              		.loc 1 349 20 is_stmt 0 view .LVU78
 340 0002 0A4B     		ldr	r3, .L30
 341 0004 0022     		movs	r2, #0
 342 0006 1A80     		strh	r2, [r3]	@ movhi
 350:Lib/ssc_app/src/ecatappl.c **** 
 351:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatInputUpdateRunning 
 343              		.loc 1 351 9 is_stmt 1 view .LVU79
 344              		.loc 1 351 14 is_stmt 0 view .LVU80
 345 0008 094B     		ldr	r3, .L30+4
 346 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 347              		.loc 1 351 12 view .LVU81
 348 000c 1BB1     		cbz	r3, .L27
 352:Lib/ssc_app/src/ecatappl.c ****             && (sSyncManInPar.u16SyncType == SYNCTYPE_DCSYNC1)
 349              		.loc 1 352 30 view .LVU82
 350 000e 094B     		ldr	r3, .L30+8
 351 0010 5B88     		ldrh	r3, [r3, #2]
 352              		.loc 1 352 13 view .LVU83
 353 0012 032B     		cmp	r3, #3
 354 0014 03D0     		beq	.L29
 355              	.L27:
 353:Lib/ssc_app/src/ecatappl.c ****             && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value ==
 354:Lib/ssc_app/src/ecatappl.c ****         {
 355:Lib/ssc_app/src/ecatappl.c ****             /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 356:Lib/ssc_app/src/ecatappl.c ****             PDO_InputMapping();
 357:Lib/ssc_app/src/ecatappl.c ****         }
 358:Lib/ssc_app/src/ecatappl.c **** 
 359:Lib/ssc_app/src/ecatappl.c ****         /* Reset Sync0 latch counter (to start next Sync0 latch cycle) */
 360:Lib/ssc_app/src/ecatappl.c ****         LatchInputSync0Counter = 0;
 356              		.loc 1 360 9 is_stmt 1 view .LVU84
 357              		.loc 1 360 32 is_stmt 0 view .LVU85
 358 0016 084B     		ldr	r3, .L30+12
 359 0018 0022     		movs	r2, #0
 360 001a 1A80     		strh	r2, [r3]	@ movhi
 361:Lib/ssc_app/src/ecatappl.c **** }
 361              		.loc 1 361 1 view .LVU86
 362 001c 08BD     		pop	{r3, pc}
 363              	.L29:
 353:Lib/ssc_app/src/ecatappl.c ****             && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value ==
 364              		.loc 1 353 38 view .LVU87
 365 001e 074B     		ldr	r3, .L30+16
 366 0020 1B88     		ldrh	r3, [r3]
 353:Lib/ssc_app/src/ecatappl.c ****             && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value ==
 367              		.loc 1 353 13 view .LVU88
 368 0022 002B     		cmp	r3, #0
ARM GAS  /tmp/ccBjOEf6.s 			page 14


 369 0024 F7D1     		bne	.L27
 356:Lib/ssc_app/src/ecatappl.c ****         }
 370              		.loc 1 356 13 is_stmt 1 view .LVU89
 371 0026 FFF7FEFF 		bl	PDO_InputMapping
 372              	.LVL13:
 373 002a F4E7     		b	.L27
 374              	.L31:
 375              		.align	2
 376              	.L30:
 377 002c 00000000 		.word	Sync1WdCounter
 378 0030 00000000 		.word	bEcatInputUpdateRunning
 379 0034 00000000 		.word	sSyncManInPar
 380 0038 00000000 		.word	LatchInputSync0Counter
 381 003c 00000000 		.word	LatchInputSync0Value
 382              		.cfi_endproc
 383              	.LFE129:
 385              		.section	.text.MainInit,"ax",%progbits
 386              		.align	1
 387              		.global	MainInit
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 392              	MainInit:
 393              	.LFB130:
 362:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 363:Lib/ssc_app/src/ecatappl.c **** /**
 364:Lib/ssc_app/src/ecatappl.c **** 
 365:Lib/ssc_app/src/ecatappl.c ****  \brief    This function shall called within a 1ms cycle.
 366:Lib/ssc_app/src/ecatappl.c ****         Set Run and Error Led depending on the Led state
 367:Lib/ssc_app/src/ecatappl.c **** 
 368:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 369:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 370:Lib/ssc_app/src/ecatappl.c **** /**
 371:Lib/ssc_app/src/ecatappl.c ****  \param     pObjectDictionary   Pointer to application specific object dictionary.
 372:Lib/ssc_app/src/ecatappl.c ****                                 NULL if no specific object are available.
 373:Lib/ssc_app/src/ecatappl.c **** \return     0 if initialization was successful
 374:Lib/ssc_app/src/ecatappl.c **** 
 375:Lib/ssc_app/src/ecatappl.c ****  \brief    This function initialize the EtherCAT Sample Code
 376:Lib/ssc_app/src/ecatappl.c **** 
 377:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 378:Lib/ssc_app/src/ecatappl.c **** 
 379:Lib/ssc_app/src/ecatappl.c **** 
 380:Lib/ssc_app/src/ecatappl.c **** #include "RST.h"
 381:Lib/ssc_app/src/ecatappl.c **** #include "bsp_can.h"
 382:Lib/ssc_app/src/ecatappl.c **** #include "bsp_led.h"
 383:Lib/ssc_app/src/ecatappl.c **** #include "bsp_spi2.h"
 384:Lib/ssc_app/src/ecatappl.c **** 
 385:Lib/ssc_app/src/ecatappl.c **** UINT16 MainInit(void)
 386:Lib/ssc_app/src/ecatappl.c **** {
 394              		.loc 1 386 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398 0000 08B5     		push	{r3, lr}
 399              		.cfi_def_cfa_offset 8
 400              		.cfi_offset 3, -8
 401              		.cfi_offset 14, -4
ARM GAS  /tmp/ccBjOEf6.s 			page 15


 387:Lib/ssc_app/src/ecatappl.c ****     UINT16 Error = 0;
 402              		.loc 1 387 5 view .LVU91
 403              	.LVL14:
 388:Lib/ssc_app/src/ecatappl.c **** /*Hardware init function need to be called from the application layer*/
 389:Lib/ssc_app/src/ecatappl.c **** 
 390:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) EEPROM1*/
 391:Lib/ssc_app/src/ecatappl.c **** #ifdef SET_EEPROM_PTR
 392:Lib/ssc_app/src/ecatappl.c ****     SET_EEPROM_PTR
 393:Lib/ssc_app/src/ecatappl.c **** #endif
 394:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) EEPROM1*/
 395:Lib/ssc_app/src/ecatappl.c **** 
 396:Lib/ssc_app/src/ecatappl.c ****     /* initialize the EtherCAT Slave Interface */
 397:Lib/ssc_app/src/ecatappl.c ****     ECAT_Init();
 404              		.loc 1 397 5 view .LVU92
 405 0002 FFF7FEFF 		bl	ECAT_Init
 406              	.LVL15:
 398:Lib/ssc_app/src/ecatappl.c ****     /* initialize the objects */
 399:Lib/ssc_app/src/ecatappl.c ****     COE_ObjInit();
 407              		.loc 1 399 5 view .LVU93
 408 0006 FFF7FEFF 		bl	COE_ObjInit
 409              	.LVL16:
 400:Lib/ssc_app/src/ecatappl.c **** 
 401:Lib/ssc_app/src/ecatappl.c ****     //user code
 402:Lib/ssc_app/src/ecatappl.c ****     rst_setup();
 410              		.loc 1 402 5 view .LVU94
 411 000a FFF7FEFF 		bl	rst_setup
 412              	.LVL17:
 403:Lib/ssc_app/src/ecatappl.c **** 
 404:Lib/ssc_app/src/ecatappl.c ****     SPI2_Init();
 413              		.loc 1 404 5 view .LVU95
 414 000e FFF7FEFF 		bl	SPI2_Init
 415              	.LVL18:
 405:Lib/ssc_app/src/ecatappl.c **** 
 406:Lib/ssc_app/src/ecatappl.c ****     led_setup();
 416              		.loc 1 406 5 view .LVU96
 417 0012 FFF7FEFF 		bl	led_setup
 418              	.LVL19:
 407:Lib/ssc_app/src/ecatappl.c ****     //CAN1_Config();
 408:Lib/ssc_app/src/ecatappl.c **** 	CAN2_Config();
 419              		.loc 1 408 2 view .LVU97
 420 0016 FFF7FEFF 		bl	CAN2_Config
 421              	.LVL20:
 409:Lib/ssc_app/src/ecatappl.c **** 
 410:Lib/ssc_app/src/ecatappl.c ****     MotorTxDataInit();
 422              		.loc 1 410 5 view .LVU98
 423 001a FFF7FEFF 		bl	MotorTxDataInit
 424              	.LVL21:
 411:Lib/ssc_app/src/ecatappl.c **** 
 412:Lib/ssc_app/src/ecatappl.c ****     /*Timer initialization*/
 413:Lib/ssc_app/src/ecatappl.c ****     u16BusCycleCntMs = 0;
 425              		.loc 1 413 5 view .LVU99
 426              		.loc 1 413 22 is_stmt 0 view .LVU100
 427 001e 0020     		movs	r0, #0
 428 0020 044B     		ldr	r3, .L34
 429 0022 1880     		strh	r0, [r3]	@ movhi
 414:Lib/ssc_app/src/ecatappl.c ****     StartTimerCnt = 0;
 430              		.loc 1 414 5 is_stmt 1 view .LVU101
ARM GAS  /tmp/ccBjOEf6.s 			page 16


 431              		.loc 1 414 19 is_stmt 0 view .LVU102
 432 0024 044B     		ldr	r3, .L34+4
 433 0026 1860     		str	r0, [r3]
 415:Lib/ssc_app/src/ecatappl.c ****     bCycleTimeMeasurementStarted = FALSE;
 434              		.loc 1 415 5 is_stmt 1 view .LVU103
 435              		.loc 1 415 34 is_stmt 0 view .LVU104
 436 0028 044B     		ldr	r3, .L34+8
 437 002a 1870     		strb	r0, [r3]
 416:Lib/ssc_app/src/ecatappl.c **** 
 417:Lib/ssc_app/src/ecatappl.c ****     /*indicate that the slave stack initialization finished*/
 418:Lib/ssc_app/src/ecatappl.c ****     bInitFinished = TRUE;
 438              		.loc 1 418 5 is_stmt 1 view .LVU105
 439              		.loc 1 418 19 is_stmt 0 view .LVU106
 440 002c 044B     		ldr	r3, .L34+12
 441 002e 0122     		movs	r2, #1
 442 0030 1A70     		strb	r2, [r3]
 419:Lib/ssc_app/src/ecatappl.c **** 
 420:Lib/ssc_app/src/ecatappl.c **** /*Application Init need to be called from the application layer*/
 421:Lib/ssc_app/src/ecatappl.c ****      return Error;
 443              		.loc 1 421 6 is_stmt 1 view .LVU107
 422:Lib/ssc_app/src/ecatappl.c **** }
 444              		.loc 1 422 1 is_stmt 0 view .LVU108
 445 0032 08BD     		pop	{r3, pc}
 446              	.L35:
 447              		.align	2
 448              	.L34:
 449 0034 00000000 		.word	.LANCHOR2
 450 0038 00000000 		.word	.LANCHOR4
 451 003c 00000000 		.word	.LANCHOR3
 452 0040 00000000 		.word	.LANCHOR5
 453              		.cfi_endproc
 454              	.LFE130:
 456              		.section	.text.ECAT_Application,"ax",%progbits
 457              		.align	1
 458              		.global	ECAT_Application
 459              		.syntax unified
 460              		.thumb
 461              		.thumb_func
 463              	ECAT_Application:
 464              	.LFB132:
 423:Lib/ssc_app/src/ecatappl.c **** 
 424:Lib/ssc_app/src/ecatappl.c **** 
 425:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 426:Lib/ssc_app/src/ecatappl.c **** /**
 427:Lib/ssc_app/src/ecatappl.c **** 
 428:Lib/ssc_app/src/ecatappl.c ****  \brief    This function shall be called cyclically from main
 429:Lib/ssc_app/src/ecatappl.c **** 
 430:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 431:Lib/ssc_app/src/ecatappl.c **** 
 432:Lib/ssc_app/src/ecatappl.c **** void MainLoop(void)
 433:Lib/ssc_app/src/ecatappl.c **** {
 434:Lib/ssc_app/src/ecatappl.c ****     /*return if initialization not finished */
 435:Lib/ssc_app/src/ecatappl.c ****     if(bInitFinished == FALSE)
 436:Lib/ssc_app/src/ecatappl.c ****         return;
 437:Lib/ssc_app/src/ecatappl.c **** 
 438:Lib/ssc_app/src/ecatappl.c **** 
 439:Lib/ssc_app/src/ecatappl.c **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 17


 440:Lib/ssc_app/src/ecatappl.c ****         /* FreeRun-Mode:  bEscIntEnabled = FALSE, bDcSyncActive = FALSE
 441:Lib/ssc_app/src/ecatappl.c ****            Synchron-Mode: bEscIntEnabled = TRUE, bDcSyncActive = FALSE
 442:Lib/ssc_app/src/ecatappl.c ****            DC-Mode:       bEscIntEnabled = TRUE, bDcSyncActive = TRUE */
 443:Lib/ssc_app/src/ecatappl.c ****         if (
 444:Lib/ssc_app/src/ecatappl.c ****             (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event
 445:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 446:Lib/ssc_app/src/ecatappl.c ****             )
 447:Lib/ssc_app/src/ecatappl.c ****         {
 448:Lib/ssc_app/src/ecatappl.c ****             /* if the application is running in ECAT Synchron Mode the function ECAT_Application is
 449:Lib/ssc_app/src/ecatappl.c ****                from the ESC interrupt routine (in mcihw.c or spihw.c),
 450:Lib/ssc_app/src/ecatappl.c ****                in ECAT Synchron Mode it should be additionally checked, if the SM-event is received
 451:Lib/ssc_app/src/ecatappl.c ****                at least once (bEcatFirstOutputsReceived = 1), otherwise no interrupt is generated
 452:Lib/ssc_app/src/ecatappl.c ****                and the function ECAT_Application has to be called here (with interrupts disabled,
 453:Lib/ssc_app/src/ecatappl.c ****                because the SM-event could be generated while executing ECAT_Application) */
 454:Lib/ssc_app/src/ecatappl.c ****             if ( !bEscIntEnabled )
 455:Lib/ssc_app/src/ecatappl.c ****             {
 456:Lib/ssc_app/src/ecatappl.c ****                 /* application is running in ECAT FreeRun Mode,
 457:Lib/ssc_app/src/ecatappl.c ****                    first we have to check, if outputs were received */
 458:Lib/ssc_app/src/ecatappl.c ****                 UINT16 ALEvent = HW_GetALEventRegister();
 459:Lib/ssc_app/src/ecatappl.c ****                 ALEvent = SWAPWORD(ALEvent);
 460:Lib/ssc_app/src/ecatappl.c **** 
 461:Lib/ssc_app/src/ecatappl.c ****                 if ( ALEvent & PROCESS_OUTPUT_EVENT )
 462:Lib/ssc_app/src/ecatappl.c ****                 {
 463:Lib/ssc_app/src/ecatappl.c ****                     /* set the flag for the state machine behaviour */
 464:Lib/ssc_app/src/ecatappl.c ****                     bEcatFirstOutputsReceived = TRUE;
 465:Lib/ssc_app/src/ecatappl.c ****                     if ( bEcatOutputUpdateRunning )
 466:Lib/ssc_app/src/ecatappl.c ****                     {
 467:Lib/ssc_app/src/ecatappl.c ****                         /* update the outputs */
 468:Lib/ssc_app/src/ecatappl.c ****                         PDO_OutputMapping();
 469:Lib/ssc_app/src/ecatappl.c ****                     }
 470:Lib/ssc_app/src/ecatappl.c ****                 }
 471:Lib/ssc_app/src/ecatappl.c ****                 else if ( nPdOutputSize == 0 )
 472:Lib/ssc_app/src/ecatappl.c ****                 {
 473:Lib/ssc_app/src/ecatappl.c ****                     /* if no outputs are transmitted, the watchdog must be reset, when the inputs w
 474:Lib/ssc_app/src/ecatappl.c ****                     if ( ALEvent & PROCESS_INPUT_EVENT )
 475:Lib/ssc_app/src/ecatappl.c ****                     {
 476:Lib/ssc_app/src/ecatappl.c ****                         /* Outputs were updated, set flag for watchdog monitoring */
 477:Lib/ssc_app/src/ecatappl.c ****                         bEcatFirstOutputsReceived = TRUE;
 478:Lib/ssc_app/src/ecatappl.c ****                     }
 479:Lib/ssc_app/src/ecatappl.c ****                 }
 480:Lib/ssc_app/src/ecatappl.c ****             }
 481:Lib/ssc_app/src/ecatappl.c **** 
 482:Lib/ssc_app/src/ecatappl.c ****             DISABLE_ESC_INT();
 483:Lib/ssc_app/src/ecatappl.c ****             ECAT_Application();
 484:Lib/ssc_app/src/ecatappl.c **** 
 485:Lib/ssc_app/src/ecatappl.c ****             if ( bEcatInputUpdateRunning )
 486:Lib/ssc_app/src/ecatappl.c ****             {
 487:Lib/ssc_app/src/ecatappl.c ****                 /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 488:Lib/ssc_app/src/ecatappl.c ****                 PDO_InputMapping();
 489:Lib/ssc_app/src/ecatappl.c ****             }
 490:Lib/ssc_app/src/ecatappl.c ****             ENABLE_ESC_INT();
 491:Lib/ssc_app/src/ecatappl.c ****         }
 492:Lib/ssc_app/src/ecatappl.c **** 	#if !ECAT_TIMER_INT
 493:Lib/ssc_app/src/ecatappl.c ****         /* there is no interrupt routine for the hardware timer so check the timer register if the 
 494:Lib/ssc_app/src/ecatappl.c ****         {
 495:Lib/ssc_app/src/ecatappl.c ****             UINT32 CurTimer = (UINT32)HW_GetTimer();
 496:Lib/ssc_app/src/ecatappl.c **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 18


 497:Lib/ssc_app/src/ecatappl.c ****             if(CurTimer>= ECAT_TIMER_INC_P_MS)
 498:Lib/ssc_app/src/ecatappl.c ****             {
 499:Lib/ssc_app/src/ecatappl.c ****                 ECAT_CheckTimer();
 500:Lib/ssc_app/src/ecatappl.c **** 
 501:Lib/ssc_app/src/ecatappl.c ****                 HW_ClearTimer();
 502:Lib/ssc_app/src/ecatappl.c **** 
 503:Lib/ssc_app/src/ecatappl.c ****             }
 504:Lib/ssc_app/src/ecatappl.c ****         }
 505:Lib/ssc_app/src/ecatappl.c **** #endif
 506:Lib/ssc_app/src/ecatappl.c ****         /* call EtherCAT functions */
 507:Lib/ssc_app/src/ecatappl.c ****         ECAT_Main();
 508:Lib/ssc_app/src/ecatappl.c **** 
 509:Lib/ssc_app/src/ecatappl.c ****         /* call lower prior application part */
 510:Lib/ssc_app/src/ecatappl.c ****        COE_Main();
 511:Lib/ssc_app/src/ecatappl.c ****        CheckIfEcatError();
 512:Lib/ssc_app/src/ecatappl.c **** 
 513:Lib/ssc_app/src/ecatappl.c **** }
 514:Lib/ssc_app/src/ecatappl.c **** 
 515:Lib/ssc_app/src/ecatappl.c **** /*The main function was moved to the application files.*/
 516:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 517:Lib/ssc_app/src/ecatappl.c **** /**
 518:Lib/ssc_app/src/ecatappl.c ****  \brief    ECAT_Application (prev. SSC versions "COE_Application")
 519:Lib/ssc_app/src/ecatappl.c ****  this function calculates and the physical process signals and triggers the input mapping
 520:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 521:Lib/ssc_app/src/ecatappl.c **** void ECAT_Application(void)
 522:Lib/ssc_app/src/ecatappl.c **** {
 465              		.loc 1 522 1 is_stmt 1 view -0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469 0000 08B5     		push	{r3, lr}
 470              		.cfi_def_cfa_offset 8
 471              		.cfi_offset 3, -8
 472              		.cfi_offset 14, -4
 523:Lib/ssc_app/src/ecatappl.c ****     {
 524:Lib/ssc_app/src/ecatappl.c ****         APPL_Application();
 473              		.loc 1 524 9 view .LVU110
 474 0002 FFF7FEFF 		bl	APPL_Application
 475              	.LVL22:
 525:Lib/ssc_app/src/ecatappl.c ****     }
 526:Lib/ssc_app/src/ecatappl.c **** /* PDO Input mapping is called from the specific trigger ISR */
 527:Lib/ssc_app/src/ecatappl.c **** }
 476              		.loc 1 527 1 is_stmt 0 view .LVU111
 477 0006 08BD     		pop	{r3, pc}
 478              		.cfi_endproc
 479              	.LFE132:
 481              		.section	.text.PDI_Isr,"ax",%progbits
 482              		.align	1
 483              		.global	PDI_Isr
 484              		.syntax unified
 485              		.thumb
 486              		.thumb_func
 488              	PDI_Isr:
 489              	.LFB127:
 170:Lib/ssc_app/src/ecatappl.c ****     if(bEscIntEnabled)
 490              		.loc 1 170 1 is_stmt 1 view -0
 491              		.cfi_startproc
ARM GAS  /tmp/ccBjOEf6.s 			page 19


 492              		@ args = 0, pretend = 0, frame = 0
 493              		@ frame_needed = 0, uses_anonymous_args = 0
 171:Lib/ssc_app/src/ecatappl.c ****     {
 494              		.loc 1 171 5 view .LVU113
 171:Lib/ssc_app/src/ecatappl.c ****     {
 495              		.loc 1 171 8 is_stmt 0 view .LVU114
 496 0000 394B     		ldr	r3, .L56
 497 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 171:Lib/ssc_app/src/ecatappl.c ****     {
 498              		.loc 1 171 7 view .LVU115
 499 0004 03B9     		cbnz	r3, .L52
 500 0006 7047     		bx	lr
 501              	.L52:
 170:Lib/ssc_app/src/ecatappl.c ****     if(bEscIntEnabled)
 502              		.loc 1 170 1 view .LVU116
 503 0008 70B5     		push	{r4, r5, r6, lr}
 504              		.cfi_def_cfa_offset 16
 505              		.cfi_offset 4, -16
 506              		.cfi_offset 5, -12
 507              		.cfi_offset 6, -8
 508              		.cfi_offset 14, -4
 509              	.LBB10:
 174:Lib/ssc_app/src/ecatappl.c ****         ALEvent = SWAPWORD(ALEvent);
 510              		.loc 1 174 9 is_stmt 1 view .LVU117
 174:Lib/ssc_app/src/ecatappl.c ****         ALEvent = SWAPWORD(ALEvent);
 511              		.loc 1 174 27 is_stmt 0 view .LVU118
 512 000a FFF7FEFF 		bl	HW_GetALEventRegister_Isr
 513              	.LVL23:
 514 000e 0446     		mov	r4, r0
 515              	.LVL24:
 175:Lib/ssc_app/src/ecatappl.c **** 
 516              		.loc 1 175 9 is_stmt 1 view .LVU119
 177:Lib/ssc_app/src/ecatappl.c ****         {
 517              		.loc 1 177 9 view .LVU120
 177:Lib/ssc_app/src/ecatappl.c ****         {
 518              		.loc 1 177 12 is_stmt 0 view .LVU121
 519 0010 10F4806F 		tst	r0, #1024
 520 0014 18D0     		beq	.L40
 179:Lib/ssc_app/src/ecatappl.c ****             {
 521              		.loc 1 179 13 is_stmt 1 view .LVU122
 179:Lib/ssc_app/src/ecatappl.c ****             {
 522              		.loc 1 179 16 is_stmt 0 view .LVU123
 523 0016 354B     		ldr	r3, .L56+4
 524 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 179:Lib/ssc_app/src/ecatappl.c ****             {
 525              		.loc 1 179 15 view .LVU124
 526 001a 2BB1     		cbz	r3, .L41
 179:Lib/ssc_app/src/ecatappl.c ****             {
 527              		.loc 1 179 27 discriminator 1 view .LVU125
 528 001c 344B     		ldr	r3, .L56+8
 529 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 530 0020 13B1     		cbz	r3, .L41
 182:Lib/ssc_app/src/ecatappl.c ****             }
 531              		.loc 1 182 17 is_stmt 1 view .LVU126
 182:Lib/ssc_app/src/ecatappl.c ****             }
 532              		.loc 1 182 35 is_stmt 0 view .LVU127
 533 0022 344B     		ldr	r3, .L56+12
ARM GAS  /tmp/ccBjOEf6.s 			page 20


 534 0024 0022     		movs	r2, #0
 535 0026 1A80     		strh	r2, [r3]	@ movhi
 536              	.L41:
 184:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 537              		.loc 1 184 13 is_stmt 1 view .LVU128
 184:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 538              		.loc 1 184 30 is_stmt 0 view .LVU129
 539 0028 334B     		ldr	r3, .L56+16
 540 002a 1B8D     		ldrh	r3, [r3, #40]
 184:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 541              		.loc 1 184 15 view .LVU130
 542 002c 13B1     		cbz	r3, .L42
 185:Lib/ssc_app/src/ecatappl.c **** 
 543              		.loc 1 185 17 is_stmt 1 view .LVU131
 185:Lib/ssc_app/src/ecatappl.c **** 
 544              		.loc 1 185 55 is_stmt 0 view .LVU132
 545 002e 013B     		subs	r3, r3, #1
 546 0030 314A     		ldr	r2, .L56+16
 547 0032 1385     		strh	r3, [r2, #40]	@ movhi
 548              	.L42:
 190:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT6*/
 549              		.loc 1 190 13 is_stmt 1 view .LVU133
 550 0034 FFF7FEFF 		bl	HandleBusCycleCalculation
 551              	.LVL25:
 194:Lib/ssc_app/src/ecatappl.c **** 
 552              		.loc 1 194 9 view .LVU134
 194:Lib/ssc_app/src/ecatappl.c **** 
 553              		.loc 1 194 35 is_stmt 0 view .LVU135
 554 0038 304B     		ldr	r3, .L56+20
 555 003a 0122     		movs	r2, #1
 556 003c 1A70     		strb	r2, [r3]
 200:Lib/ssc_app/src/ecatappl.c ****         {
 557              		.loc 1 200 9 is_stmt 1 view .LVU136
 200:Lib/ssc_app/src/ecatappl.c ****         {
 558              		.loc 1 200 14 is_stmt 0 view .LVU137
 559 003e 304B     		ldr	r3, .L56+24
 560 0040 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 200:Lib/ssc_app/src/ecatappl.c ****         {
 561              		.loc 1 200 12 view .LVU138
 562 0042 D3B1     		cbz	r3, .L43
 203:Lib/ssc_app/src/ecatappl.c ****         }
 563              		.loc 1 203 13 is_stmt 1 view .LVU139
 564 0044 FFF7FEFF 		bl	PDO_OutputMapping
 565              	.LVL26:
 566              	.L40:
 214:Lib/ssc_app/src/ecatappl.c ****         {
 567              		.loc 1 214 9 view .LVU140
 214:Lib/ssc_app/src/ecatappl.c ****         {
 568              		.loc 1 214 12 is_stmt 0 view .LVU141
 569 0048 14F4006F 		tst	r4, #2048
 570 004c 02D0     		beq	.L44
 214:Lib/ssc_app/src/ecatappl.c ****         {
 571              		.loc 1 214 65 discriminator 1 view .LVU142
 572 004e 2D4B     		ldr	r3, .L56+28
 573 0050 1B88     		ldrh	r3, [r3]
 214:Lib/ssc_app/src/ecatappl.c ****         {
 574              		.loc 1 214 47 discriminator 1 view .LVU143
ARM GAS  /tmp/ccBjOEf6.s 			page 21


 575 0052 2BB3     		cbz	r3, .L53
 576              	.L44:
 224:Lib/ssc_app/src/ecatappl.c ****         {
 577              		.loc 1 224 9 is_stmt 1 view .LVU144
 224:Lib/ssc_app/src/ecatappl.c ****         {
 578              		.loc 1 224 27 is_stmt 0 view .LVU145
 579 0054 284B     		ldr	r3, .L56+16
 580 0056 5B88     		ldrh	r3, [r3, #2]
 224:Lib/ssc_app/src/ecatappl.c ****         {
 581              		.loc 1 224 12 view .LVU146
 582 0058 012B     		cmp	r3, #1
 583 005a 24D0     		beq	.L54
 584              	.L45:
 230:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
 585              		.loc 1 230 5 is_stmt 1 view .LVU147
 230:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
 586              		.loc 1 230 10 is_stmt 0 view .LVU148
 587 005c 2A4B     		ldr	r3, .L56+32
 588 005e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 230:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
 589              		.loc 1 230 8 view .LVU149
 590 0060 2BB1     		cbz	r3, .L46
 232:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 591              		.loc 1 232 26 view .LVU150
 592 0062 2A4B     		ldr	r3, .L56+36
 593 0064 5B88     		ldrh	r3, [r3, #2]
 232:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 594              		.loc 1 232 8 view .LVU151
 595 0066 012B     		cmp	r3, #1
 596 0068 20D0     		beq	.L47
 232:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 597              		.loc 1 232 64 discriminator 1 view .LVU152
 598 006a 222B     		cmp	r3, #34
 599 006c 1ED0     		beq	.L47
 600              	.L46:
 244:Lib/ssc_app/src/ecatappl.c ****     ALEvent = SWAPWORD(ALEvent);
 601              		.loc 1 244 5 is_stmt 1 view .LVU153
 244:Lib/ssc_app/src/ecatappl.c ****     ALEvent = SWAPWORD(ALEvent);
 602              		.loc 1 244 15 is_stmt 0 view .LVU154
 603 006e FFF7FEFF 		bl	HW_GetALEventRegister_Isr
 604              	.LVL27:
 245:Lib/ssc_app/src/ecatappl.c **** 
 605              		.loc 1 245 5 is_stmt 1 view .LVU155
 247:Lib/ssc_app/src/ecatappl.c ****     {
 606              		.loc 1 247 5 view .LVU156
 247:Lib/ssc_app/src/ecatappl.c ****     {
 607              		.loc 1 247 8 is_stmt 0 view .LVU157
 608 0072 10F4806F 		tst	r0, #1024
 609 0076 1CD1     		bne	.L55
 610              	.LVL28:
 611              	.L38:
 247:Lib/ssc_app/src/ecatappl.c ****     {
 612              		.loc 1 247 8 view .LVU158
 613              	.LBE10:
 257:Lib/ssc_app/src/ecatappl.c **** 
 614              		.loc 1 257 1 view .LVU159
 615 0078 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  /tmp/ccBjOEf6.s 			page 22


 616              	.L43:
 617              	.LBB11:
 208:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 618              		.loc 1 208 13 is_stmt 1 view .LVU160
 619 007a 254E     		ldr	r6, .L56+40
 620 007c 254D     		ldr	r5, .L56+44
 621 007e 0222     		movs	r2, #2
 622 0080 3188     		ldrh	r1, [r6]
 623 0082 2846     		mov	r0, r5
 624 0084 FFF7FEFF 		bl	HW_EscReadIsr
 625              	.LVL29:
 209:Lib/ssc_app/src/ecatappl.c ****         }
 626              		.loc 1 209 13 view .LVU161
 627 0088 3188     		ldrh	r1, [r6]
 628 008a 1E4B     		ldr	r3, .L56+28
 629 008c 1B88     		ldrh	r3, [r3]
 630 008e 1944     		add	r1, r1, r3
 631 0090 89B2     		uxth	r1, r1
 632 0092 0239     		subs	r1, r1, #2
 633 0094 0222     		movs	r2, #2
 634 0096 89B2     		uxth	r1, r1
 635 0098 2846     		mov	r0, r5
 636 009a FFF7FEFF 		bl	HW_EscReadIsr
 637              	.LVL30:
 638 009e D3E7     		b	.L40
 639              	.L53:
 217:Lib/ssc_app/src/ecatappl.c ****         }
 640              		.loc 1 217 13 view .LVU162
 641 00a0 FFF7FEFF 		bl	HandleBusCycleCalculation
 642              	.LVL31:
 643 00a4 D6E7     		b	.L44
 644              	.L54:
 227:Lib/ssc_app/src/ecatappl.c ****         }
 645              		.loc 1 227 13 view .LVU163
 646 00a6 FFF7FEFF 		bl	ECAT_Application
 647              	.LVL32:
 648 00aa D7E7     		b	.L45
 649              	.L47:
 237:Lib/ssc_app/src/ecatappl.c ****     }
 650              		.loc 1 237 9 view .LVU164
 651 00ac FFF7FEFF 		bl	PDO_InputMapping
 652              	.LVL33:
 653 00b0 DDE7     		b	.L46
 654              	.LVL34:
 655              	.L55:
 249:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 656              		.loc 1 249 9 view .LVU165
 249:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 657              		.loc 1 249 23 is_stmt 0 view .LVU166
 658 00b2 114A     		ldr	r2, .L56+16
 659 00b4 538D     		ldrh	r3, [r2, #42]
 249:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 660              		.loc 1 249 47 view .LVU167
 661 00b6 0133     		adds	r3, r3, #1
 662 00b8 9BB2     		uxth	r3, r3
 663 00ba 5385     		strh	r3, [r2, #42]	@ movhi
 250:Lib/ssc_app/src/ecatappl.c **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 23


 664              		.loc 1 250 9 is_stmt 1 view .LVU168
 250:Lib/ssc_app/src/ecatappl.c **** 
 665              		.loc 1 250 47 is_stmt 0 view .LVU169
 666 00bc 134A     		ldr	r2, .L56+36
 667 00be 5385     		strh	r3, [r2, #42]	@ movhi
 253:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 668              		.loc 1 253 13 is_stmt 1 view .LVU170
 669 00c0 134D     		ldr	r5, .L56+40
 670 00c2 144C     		ldr	r4, .L56+44
 671 00c4 0222     		movs	r2, #2
 672 00c6 2988     		ldrh	r1, [r5]
 673 00c8 2046     		mov	r0, r4
 674              	.LVL35:
 253:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 675              		.loc 1 253 13 is_stmt 0 view .LVU171
 676 00ca FFF7FEFF 		bl	HW_EscReadIsr
 677              	.LVL36:
 254:Lib/ssc_app/src/ecatappl.c ****     }
 678              		.loc 1 254 13 is_stmt 1 view .LVU172
 679 00ce 2988     		ldrh	r1, [r5]
 680 00d0 0C4B     		ldr	r3, .L56+28
 681 00d2 1B88     		ldrh	r3, [r3]
 682 00d4 1944     		add	r1, r1, r3
 683 00d6 89B2     		uxth	r1, r1
 684 00d8 0239     		subs	r1, r1, #2
 685 00da 0222     		movs	r2, #2
 686 00dc 89B2     		uxth	r1, r1
 687 00de 2046     		mov	r0, r4
 688 00e0 FFF7FEFF 		bl	HW_EscReadIsr
 689              	.LVL37:
 690              	.LBE11:
 257:Lib/ssc_app/src/ecatappl.c **** 
 691              		.loc 1 257 1 is_stmt 0 view .LVU173
 692 00e4 C8E7     		b	.L38
 693              	.L57:
 694 00e6 00BF     		.align	2
 695              	.L56:
 696 00e8 00000000 		.word	bEscIntEnabled
 697 00ec 00000000 		.word	bDcRunning
 698 00f0 00000000 		.word	bDcSyncActive
 699 00f4 00000000 		.word	u16SmSync0Counter
 700 00f8 00000000 		.word	sSyncManOutPar
 701 00fc 00000000 		.word	bEcatFirstOutputsReceived
 702 0100 00000000 		.word	bEcatOutputUpdateRunning
 703 0104 00000000 		.word	nPdOutputSize
 704 0108 00000000 		.word	bEcatInputUpdateRunning
 705 010c 00000000 		.word	sSyncManInPar
 706 0110 00000000 		.word	nEscAddrOutputData
 707 0114 00000000 		.word	u16dummy
 708              		.cfi_endproc
 709              	.LFE127:
 711              		.section	.text.Sync0_Isr,"ax",%progbits
 712              		.align	1
 713              		.global	Sync0_Isr
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
ARM GAS  /tmp/ccBjOEf6.s 			page 24


 718              	Sync0_Isr:
 719              	.LFB128:
 260:Lib/ssc_app/src/ecatappl.c ****      Sync0WdCounter = 0;
 720              		.loc 1 260 1 is_stmt 1 view -0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 0
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 724 0000 08B5     		push	{r3, lr}
 725              		.cfi_def_cfa_offset 8
 726              		.cfi_offset 3, -8
 727              		.cfi_offset 14, -4
 261:Lib/ssc_app/src/ecatappl.c **** 
 728              		.loc 1 261 6 view .LVU175
 261:Lib/ssc_app/src/ecatappl.c **** 
 729              		.loc 1 261 21 is_stmt 0 view .LVU176
 730 0002 334B     		ldr	r3, .L71
 731 0004 0022     		movs	r2, #0
 732 0006 1A80     		strh	r2, [r3]	@ movhi
 263:Lib/ssc_app/src/ecatappl.c ****     {
 733              		.loc 1 263 5 is_stmt 1 view .LVU177
 263:Lib/ssc_app/src/ecatappl.c ****     {
 734              		.loc 1 263 8 is_stmt 0 view .LVU178
 735 0008 324B     		ldr	r3, .L71+4
 736 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 263:Lib/ssc_app/src/ecatappl.c ****     {
 737              		.loc 1 263 7 view .LVU179
 738 000c 002B     		cmp	r3, #0
 739 000e 41D0     		beq	.L58
 266:Lib/ssc_app/src/ecatappl.c ****         {
 740              		.loc 1 266 9 is_stmt 1 view .LVU180
 266:Lib/ssc_app/src/ecatappl.c ****         {
 741              		.loc 1 266 14 is_stmt 0 view .LVU181
 742 0010 314B     		ldr	r3, .L71+8
 743 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 266:Lib/ssc_app/src/ecatappl.c ****         {
 744              		.loc 1 266 12 view .LVU182
 745 0014 1BB1     		cbz	r3, .L60
 268:Lib/ssc_app/src/ecatappl.c ****         }
 746              		.loc 1 268 13 is_stmt 1 view .LVU183
 268:Lib/ssc_app/src/ecatappl.c ****         }
 747              		.loc 1 268 35 is_stmt 0 view .LVU184
 748 0016 314A     		ldr	r2, .L71+12
 749 0018 1388     		ldrh	r3, [r2]
 750 001a 0133     		adds	r3, r3, #1
 751 001c 1380     		strh	r3, [r2]	@ movhi
 752              	.L60:
 272:Lib/ssc_app/src/ecatappl.c ****         {
 753              		.loc 1 272 9 is_stmt 1 view .LVU185
 272:Lib/ssc_app/src/ecatappl.c ****         {
 754              		.loc 1 272 28 is_stmt 0 view .LVU186
 755 001e 304B     		ldr	r3, .L71+16
 756 0020 1B88     		ldrh	r3, [r3]
 272:Lib/ssc_app/src/ecatappl.c ****         {
 757              		.loc 1 272 11 view .LVU187
 758 0022 2BB3     		cbz	r3, .L61
 275:Lib/ssc_app/src/ecatappl.c ****            {
 759              		.loc 1 275 12 is_stmt 1 view .LVU188
ARM GAS  /tmp/ccBjOEf6.s 			page 25


 275:Lib/ssc_app/src/ecatappl.c ****            {
 760              		.loc 1 275 34 is_stmt 0 view .LVU189
 761 0024 2F4A     		ldr	r2, .L71+20
 762 0026 1288     		ldrh	r2, [r2]
 275:Lib/ssc_app/src/ecatappl.c ****            {
 763              		.loc 1 275 15 view .LVU190
 764 0028 9342     		cmp	r3, r2
 765 002a 18D2     		bcs	.L62
 278:Lib/ssc_app/src/ecatappl.c ****               {
 766              		.loc 1 278 15 is_stmt 1 view .LVU191
 278:Lib/ssc_app/src/ecatappl.c ****               {
 767              		.loc 1 278 34 is_stmt 0 view .LVU192
 768 002c 2E4B     		ldr	r3, .L71+24
 769 002e 1B88     		ldrh	r3, [r3]
 278:Lib/ssc_app/src/ecatappl.c ****               {
 770              		.loc 1 278 18 view .LVU193
 771 0030 43B1     		cbz	r3, .L63
 278:Lib/ssc_app/src/ecatappl.c ****               {
 772              		.loc 1 278 57 discriminator 1 view .LVU194
 773 0032 2E49     		ldr	r1, .L71+28
 774 0034 098D     		ldrh	r1, [r1, #40]
 278:Lib/ssc_app/src/ecatappl.c ****               {
 775              		.loc 1 278 99 discriminator 1 view .LVU195
 776 0036 2E48     		ldr	r0, .L71+32
 777 0038 0089     		ldrh	r0, [r0, #8]
 278:Lib/ssc_app/src/ecatappl.c ****               {
 778              		.loc 1 278 39 discriminator 1 view .LVU196
 779 003a 8142     		cmp	r1, r0
 780 003c 02D8     		bhi	.L63
 281:Lib/ssc_app/src/ecatappl.c ****               }
 781              		.loc 1 281 18 is_stmt 1 view .LVU197
 281:Lib/ssc_app/src/ecatappl.c ****               }
 782              		.loc 1 281 98 is_stmt 0 view .LVU198
 783 003e 0331     		adds	r1, r1, #3
 281:Lib/ssc_app/src/ecatappl.c ****               }
 784              		.loc 1 281 57 view .LVU199
 785 0040 2A48     		ldr	r0, .L71+28
 786 0042 0185     		strh	r1, [r0, #40]	@ movhi
 787              	.L63:
 285:Lib/ssc_app/src/ecatappl.c ****            {
 788              		.loc 1 285 12 is_stmt 1 view .LVU200
 285:Lib/ssc_app/src/ecatappl.c ****            {
 789              		.loc 1 285 30 is_stmt 0 view .LVU201
 790 0044 2B49     		ldr	r1, .L71+36
 791 0046 0988     		ldrh	r1, [r1]
 285:Lib/ssc_app/src/ecatappl.c ****            {
 792              		.loc 1 285 15 view .LVU202
 793 0048 49B1     		cbz	r1, .L62
 285:Lib/ssc_app/src/ecatappl.c ****            {
 794              		.loc 1 285 35 discriminator 1 view .LVU203
 795 004a 43B9     		cbnz	r3, .L62
 285:Lib/ssc_app/src/ecatappl.c ****            {
 796              		.loc 1 285 76 discriminator 2 view .LVU204
 797 004c 2A4B     		ldr	r3, .L71+40
 798 004e 1B8D     		ldrh	r3, [r3, #40]
 285:Lib/ssc_app/src/ecatappl.c ****            {
 799              		.loc 1 285 118 discriminator 2 view .LVU205
ARM GAS  /tmp/ccBjOEf6.s 			page 26


 800 0050 2749     		ldr	r1, .L71+32
 801 0052 0989     		ldrh	r1, [r1, #8]
 285:Lib/ssc_app/src/ecatappl.c ****            {
 802              		.loc 1 285 59 discriminator 2 view .LVU206
 803 0054 8B42     		cmp	r3, r1
 804 0056 02D8     		bhi	.L62
 288:Lib/ssc_app/src/ecatappl.c ****            }
 805              		.loc 1 288 16 is_stmt 1 view .LVU207
 288:Lib/ssc_app/src/ecatappl.c ****            }
 806              		.loc 1 288 94 is_stmt 0 view .LVU208
 807 0058 0333     		adds	r3, r3, #3
 288:Lib/ssc_app/src/ecatappl.c ****            }
 808              		.loc 1 288 54 view .LVU209
 809 005a 2749     		ldr	r1, .L71+40
 810 005c 0B85     		strh	r3, [r1, #40]	@ movhi
 811              	.L62:
 294:Lib/ssc_app/src/ecatappl.c ****            {
 812              		.loc 1 294 12 is_stmt 1 view .LVU210
 294:Lib/ssc_app/src/ecatappl.c ****            {
 813              		.loc 1 294 31 is_stmt 0 view .LVU211
 814 005e 224B     		ldr	r3, .L71+24
 815 0060 1B88     		ldrh	r3, [r3]
 294:Lib/ssc_app/src/ecatappl.c ****            {
 816              		.loc 1 294 15 view .LVU212
 817 0062 13B9     		cbnz	r3, .L64
 294:Lib/ssc_app/src/ecatappl.c ****            {
 818              		.loc 1 294 54 discriminator 1 view .LVU213
 819 0064 234B     		ldr	r3, .L71+36
 820 0066 1B88     		ldrh	r3, [r3]
 294:Lib/ssc_app/src/ecatappl.c ****            {
 821              		.loc 1 294 37 discriminator 1 view .LVU214
 822 0068 ABB9     		cbnz	r3, .L68
 823              	.L64:
 316:Lib/ssc_app/src/ecatappl.c ****            }
 824              		.loc 1 316 15 is_stmt 1 view .LVU215
 316:Lib/ssc_app/src/ecatappl.c ****            }
 825              		.loc 1 316 32 is_stmt 0 view .LVU216
 826 006a 0132     		adds	r2, r2, #1
 827 006c 1D4B     		ldr	r3, .L71+20
 828 006e 1A80     		strh	r2, [r3]	@ movhi
 829              	.L61:
 322:Lib/ssc_app/src/ecatappl.c ****         {
 830              		.loc 1 322 9 is_stmt 1 view .LVU217
 322:Lib/ssc_app/src/ecatappl.c ****         {
 831              		.loc 1 322 12 is_stmt 0 view .LVU218
 832 0070 224B     		ldr	r3, .L71+44
 833 0072 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 322:Lib/ssc_app/src/ecatappl.c ****         {
 834              		.loc 1 322 11 view .LVU219
 835 0074 13B9     		cbnz	r3, .L66
 322:Lib/ssc_app/src/ecatappl.c ****         {
 836              		.loc 1 322 28 discriminator 1 view .LVU220
 837 0076 224B     		ldr	r3, .L71+48
 838 0078 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 839 007a E3B9     		cbnz	r3, .L69
 840              	.L66:
 329:Lib/ssc_app/src/ecatappl.c **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 27


 841              		.loc 1 329 9 is_stmt 1 view .LVU221
 842 007c FFF7FEFF 		bl	ECAT_Application
 843              	.LVL38:
 331:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 844              		.loc 1 331 9 view .LVU222
 331:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 845              		.loc 1 331 14 is_stmt 0 view .LVU223
 846 0080 154B     		ldr	r3, .L71+8
 847 0082 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 331:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 848              		.loc 1 331 12 view .LVU224
 849 0084 33B1     		cbz	r3, .L58
 332:Lib/ssc_app/src/ecatappl.c ****         {
 850              		.loc 1 332 37 view .LVU225
 851 0086 1F4B     		ldr	r3, .L71+52
 852 0088 1B88     		ldrh	r3, [r3]
 332:Lib/ssc_app/src/ecatappl.c ****         {
 853              		.loc 1 332 12 view .LVU226
 854 008a 1BB1     		cbz	r3, .L58
 332:Lib/ssc_app/src/ecatappl.c ****         {
 855              		.loc 1 332 67 discriminator 1 view .LVU227
 856 008c 134A     		ldr	r2, .L71+12
 857 008e 1288     		ldrh	r2, [r2]
 332:Lib/ssc_app/src/ecatappl.c ****         {
 858              		.loc 1 332 42 discriminator 1 view .LVU228
 859 0090 9342     		cmp	r3, r2
 860 0092 13D0     		beq	.L70
 861              	.L58:
 345:Lib/ssc_app/src/ecatappl.c **** 
 862              		.loc 1 345 1 view .LVU229
 863 0094 08BD     		pop	{r3, pc}
 864              	.L68:
 865              	.LBB12:
 297:Lib/ssc_app/src/ecatappl.c ****               ALEvent = SWAPWORD(ALEvent);
 866              		.loc 1 297 15 is_stmt 1 view .LVU230
 297:Lib/ssc_app/src/ecatappl.c ****               ALEvent = SWAPWORD(ALEvent);
 867              		.loc 1 297 33 is_stmt 0 view .LVU231
 868 0096 FFF7FEFF 		bl	HW_GetALEventRegister_Isr
 869              	.LVL39:
 298:Lib/ssc_app/src/ecatappl.c **** 
 870              		.loc 1 298 15 is_stmt 1 view .LVU232
 300:Lib/ssc_app/src/ecatappl.c ****               {
 871              		.loc 1 300 15 view .LVU233
 300:Lib/ssc_app/src/ecatappl.c ****               {
 872              		.loc 1 300 18 is_stmt 0 view .LVU234
 873 009a 10F4006F 		tst	r0, #2048
 874 009e 04D1     		bne	.L65
 303:Lib/ssc_app/src/ecatappl.c ****               }
 875              		.loc 1 303 18 is_stmt 1 view .LVU235
 303:Lib/ssc_app/src/ecatappl.c ****               }
 876              		.loc 1 303 35 is_stmt 0 view .LVU236
 877 00a0 104A     		ldr	r2, .L71+20
 878 00a2 1388     		ldrh	r3, [r2]
 879 00a4 0133     		adds	r3, r3, #1
 880 00a6 1380     		strh	r3, [r2]	@ movhi
 881 00a8 E2E7     		b	.L61
 882              	.L65:
ARM GAS  /tmp/ccBjOEf6.s 			page 28


 308:Lib/ssc_app/src/ecatappl.c **** 
 883              		.loc 1 308 18 is_stmt 1 view .LVU237
 308:Lib/ssc_app/src/ecatappl.c **** 
 884              		.loc 1 308 36 is_stmt 0 view .LVU238
 885 00aa 0023     		movs	r3, #0
 886 00ac 0D4A     		ldr	r2, .L71+20
 887 00ae 1380     		strh	r3, [r2]	@ movhi
 310:Lib/ssc_app/src/ecatappl.c **** 
 888              		.loc 1 310 18 is_stmt 1 view .LVU239
 310:Lib/ssc_app/src/ecatappl.c **** 
 889              		.loc 1 310 56 is_stmt 0 view .LVU240
 890 00b0 114A     		ldr	r2, .L71+40
 891 00b2 1385     		strh	r3, [r2, #40]	@ movhi
 892 00b4 DCE7     		b	.L61
 893              	.LVL40:
 894              	.L69:
 310:Lib/ssc_app/src/ecatappl.c **** 
 895              		.loc 1 310 56 view .LVU241
 896              	.LBE12:
 325:Lib/ssc_app/src/ecatappl.c ****         }
 897              		.loc 1 325 13 is_stmt 1 view .LVU242
 898 00b6 FFF7FEFF 		bl	PDO_OutputMapping
 899              	.LVL41:
 900 00ba DFE7     		b	.L66
 901              	.L70:
 335:Lib/ssc_app/src/ecatappl.c **** 
 902              		.loc 1 335 13 view .LVU243
 903 00bc FFF7FEFF 		bl	PDO_InputMapping
 904              	.LVL42:
 337:Lib/ssc_app/src/ecatappl.c ****             {
 905              		.loc 1 337 13 view .LVU244
 337:Lib/ssc_app/src/ecatappl.c ****             {
 906              		.loc 1 337 37 is_stmt 0 view .LVU245
 907 00c0 104B     		ldr	r3, .L71+52
 908 00c2 1B88     		ldrh	r3, [r3]
 337:Lib/ssc_app/src/ecatappl.c ****             {
 909              		.loc 1 337 15 view .LVU246
 910 00c4 012B     		cmp	r3, #1
 911 00c6 E5D1     		bne	.L58
 340:Lib/ssc_app/src/ecatappl.c ****             }
 912              		.loc 1 340 17 is_stmt 1 view .LVU247
 340:Lib/ssc_app/src/ecatappl.c ****             }
 913              		.loc 1 340 40 is_stmt 0 view .LVU248
 914 00c8 044B     		ldr	r3, .L71+12
 915 00ca 0022     		movs	r2, #0
 916 00cc 1A80     		strh	r2, [r3]	@ movhi
 345:Lib/ssc_app/src/ecatappl.c **** 
 917              		.loc 1 345 1 view .LVU249
 918 00ce E1E7     		b	.L58
 919              	.L72:
 920              		.align	2
 921              	.L71:
 922 00d0 00000000 		.word	Sync0WdCounter
 923 00d4 00000000 		.word	bDcSyncActive
 924 00d8 00000000 		.word	bEcatInputUpdateRunning
 925 00dc 00000000 		.word	LatchInputSync0Counter
 926 00e0 00000000 		.word	u16SmSync0Value
ARM GAS  /tmp/ccBjOEf6.s 			page 29


 927 00e4 00000000 		.word	u16SmSync0Counter
 928 00e8 00000000 		.word	nPdOutputSize
 929 00ec 00000000 		.word	sSyncManOutPar
 930 00f0 00000000 		.word	sErrorSettings
 931 00f4 00000000 		.word	nPdInputSize
 932 00f8 00000000 		.word	sSyncManInPar
 933 00fc 00000000 		.word	bEscIntEnabled
 934 0100 00000000 		.word	bEcatOutputUpdateRunning
 935 0104 00000000 		.word	LatchInputSync0Value
 936              		.cfi_endproc
 937              	.LFE128:
 939              		.section	.text.MainLoop,"ax",%progbits
 940              		.align	1
 941              		.global	MainLoop
 942              		.syntax unified
 943              		.thumb
 944              		.thumb_func
 946              	MainLoop:
 947              	.LFB131:
 433:Lib/ssc_app/src/ecatappl.c ****     /*return if initialization not finished */
 948              		.loc 1 433 1 is_stmt 1 view -0
 949              		.cfi_startproc
 950              		@ args = 0, pretend = 0, frame = 0
 951              		@ frame_needed = 0, uses_anonymous_args = 0
 952 0000 08B5     		push	{r3, lr}
 953              		.cfi_def_cfa_offset 8
 954              		.cfi_offset 3, -8
 955              		.cfi_offset 14, -4
 435:Lib/ssc_app/src/ecatappl.c ****         return;
 956              		.loc 1 435 5 view .LVU251
 435:Lib/ssc_app/src/ecatappl.c ****         return;
 957              		.loc 1 435 22 is_stmt 0 view .LVU252
 958 0002 1F4B     		ldr	r3, .L83
 959 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 435:Lib/ssc_app/src/ecatappl.c ****         return;
 960              		.loc 1 435 7 view .LVU253
 961 0006 EBB1     		cbz	r3, .L73
 443:Lib/ssc_app/src/ecatappl.c ****             (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event
 962              		.loc 1 443 9 is_stmt 1 view .LVU254
 444:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 963              		.loc 1 444 14 is_stmt 0 view .LVU255
 964 0008 1E4B     		ldr	r3, .L83+4
 965 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 443:Lib/ssc_app/src/ecatappl.c ****             (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event
 966              		.loc 1 443 12 view .LVU256
 967 000c 13B1     		cbz	r3, .L75
 444:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 968              		.loc 1 444 33 view .LVU257
 969 000e 1E4A     		ldr	r2, .L83+8
 970 0010 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 444:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 971              		.loc 1 444 30 view .LVU258
 972 0012 8AB9     		cbnz	r2, .L76
 973              	.L75:
 445:Lib/ssc_app/src/ecatappl.c ****             )
 974              		.loc 1 445 14 view .LVU259
 975 0014 1D4A     		ldr	r2, .L83+12
ARM GAS  /tmp/ccBjOEf6.s 			page 30


 976 0016 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 445:Lib/ssc_app/src/ecatappl.c ****             )
 977              		.loc 1 445 11 view .LVU260
 978 0018 72B9     		cbnz	r2, .L76
 454:Lib/ssc_app/src/ecatappl.c ****             {
 979              		.loc 1 454 13 is_stmt 1 view .LVU261
 454:Lib/ssc_app/src/ecatappl.c ****             {
 980              		.loc 1 454 16 is_stmt 0 view .LVU262
 981 001a A3B1     		cbz	r3, .L81
 982              	.L77:
 482:Lib/ssc_app/src/ecatappl.c ****             ECAT_Application();
 983              		.loc 1 482 13 is_stmt 1 view .LVU263
 984              	.LVL43:
 985              	.LBB13:
 986              	.LBI13:
 987              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V4.10
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     18. March 2015
   6:Drivers/CMSIS/Include/core_cm4.h ****  *
   7:Drivers/CMSIS/Include/core_cm4.h ****  * @note
   8:Drivers/CMSIS/Include/core_cm4.h ****  *
   9:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  10:Drivers/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:Drivers/CMSIS/Include/core_cm4.h **** 
  12:Drivers/CMSIS/Include/core_cm4.h ****    All rights reserved.
  13:Drivers/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:Drivers/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:Drivers/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:Drivers/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:Drivers/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  22:Drivers/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  23:Drivers/CMSIS/Include/core_cm4.h ****    *
  24:Drivers/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:Drivers/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:Drivers/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:Drivers/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:Drivers/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:Drivers/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:Drivers/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:Drivers/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:Drivers/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:Drivers/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:Drivers/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:Drivers/CMSIS/Include/core_cm4.h **** 
  37:Drivers/CMSIS/Include/core_cm4.h **** 
  38:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  39:Drivers/CMSIS/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:Drivers/CMSIS/Include/core_cm4.h **** #endif
  41:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 31


  42:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  43:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  44:Drivers/CMSIS/Include/core_cm4.h **** 
  45:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  46:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  47:Drivers/CMSIS/Include/core_cm4.h **** #endif
  48:Drivers/CMSIS/Include/core_cm4.h **** 
  49:Drivers/CMSIS/Include/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:Drivers/CMSIS/Include/core_cm4.h **** 
  52:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:Drivers/CMSIS/Include/core_cm4.h **** 
  58:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:Drivers/CMSIS/Include/core_cm4.h ****  */
  61:Drivers/CMSIS/Include/core_cm4.h **** 
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  64:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  65:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  66:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup Cortex_M4
  67:Drivers/CMSIS/Include/core_cm4.h ****   @{
  68:Drivers/CMSIS/Include/core_cm4.h ****  */
  69:Drivers/CMSIS/Include/core_cm4.h **** 
  70:Drivers/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:Drivers/CMSIS/Include/core_cm4.h **** 
  76:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:Drivers/CMSIS/Include/core_cm4.h **** 
  78:Drivers/CMSIS/Include/core_cm4.h **** 
  79:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  80:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:Drivers/CMSIS/Include/core_cm4.h **** 
  84:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  85:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:Drivers/CMSIS/Include/core_cm4.h **** 
  89:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  90:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  93:Drivers/CMSIS/Include/core_cm4.h **** 
  94:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
  95:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:Drivers/CMSIS/Include/core_cm4.h **** 
  98:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
ARM GAS  /tmp/ccBjOEf6.s 			page 32


  99:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:Drivers/CMSIS/Include/core_cm4.h **** 
 103:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 104:Drivers/CMSIS/Include/core_cm4.h ****   #define __packed
 105:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 108:Drivers/CMSIS/Include/core_cm4.h **** 
 109:Drivers/CMSIS/Include/core_cm4.h **** #endif
 110:Drivers/CMSIS/Include/core_cm4.h **** 
 111:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 113:Drivers/CMSIS/Include/core_cm4.h **** */
 114:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 115:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 116:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 118:Drivers/CMSIS/Include/core_cm4.h ****     #else
 119:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 121:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 122:Drivers/CMSIS/Include/core_cm4.h ****   #else
 123:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 124:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 125:Drivers/CMSIS/Include/core_cm4.h **** 
 126:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 127:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 130:Drivers/CMSIS/Include/core_cm4.h ****     #else
 131:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 133:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 134:Drivers/CMSIS/Include/core_cm4.h ****   #else
 135:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 136:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 137:Drivers/CMSIS/Include/core_cm4.h **** 
 138:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 139:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 140:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 141:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 142:Drivers/CMSIS/Include/core_cm4.h ****     #else
 143:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 144:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 145:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 146:Drivers/CMSIS/Include/core_cm4.h ****   #else
 147:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 148:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm4.h **** 
 150:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 151:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 152:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 153:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 154:Drivers/CMSIS/Include/core_cm4.h ****     #else
 155:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
ARM GAS  /tmp/ccBjOEf6.s 			page 33


 156:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 157:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 158:Drivers/CMSIS/Include/core_cm4.h ****   #else
 159:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 160:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 163:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 164:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 165:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 166:Drivers/CMSIS/Include/core_cm4.h ****     #else
 167:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 168:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 169:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 170:Drivers/CMSIS/Include/core_cm4.h ****   #else
 171:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 172:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 173:Drivers/CMSIS/Include/core_cm4.h **** 
 174:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 175:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 176:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 177:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 178:Drivers/CMSIS/Include/core_cm4.h ****     #else
 179:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 180:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 181:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 182:Drivers/CMSIS/Include/core_cm4.h ****   #else
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 184:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 185:Drivers/CMSIS/Include/core_cm4.h **** #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 188:Drivers/CMSIS/Include/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 189:Drivers/CMSIS/Include/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 190:Drivers/CMSIS/Include/core_cm4.h **** #include <core_cmSimd.h>                 /* Compiler specific SIMD Intrinsics               */
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 193:Drivers/CMSIS/Include/core_cm4.h **** }
 194:Drivers/CMSIS/Include/core_cm4.h **** #endif
 195:Drivers/CMSIS/Include/core_cm4.h **** 
 196:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 197:Drivers/CMSIS/Include/core_cm4.h **** 
 198:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 199:Drivers/CMSIS/Include/core_cm4.h **** 
 200:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 201:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 202:Drivers/CMSIS/Include/core_cm4.h **** 
 203:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 204:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 205:Drivers/CMSIS/Include/core_cm4.h **** #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** 
 207:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 208:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 209:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 210:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 211:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 212:Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  /tmp/ccBjOEf6.s 			page 34


 213:Drivers/CMSIS/Include/core_cm4.h **** 
 214:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 215:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 216:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 217:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 218:Drivers/CMSIS/Include/core_cm4.h **** 
 219:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 220:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 221:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 222:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 225:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 226:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 227:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 230:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 231:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 232:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 233:Drivers/CMSIS/Include/core_cm4.h **** #endif
 234:Drivers/CMSIS/Include/core_cm4.h **** 
 235:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 236:Drivers/CMSIS/Include/core_cm4.h **** /**
 237:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 238:Drivers/CMSIS/Include/core_cm4.h **** 
 239:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 240:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 241:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 242:Drivers/CMSIS/Include/core_cm4.h **** */
 243:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 244:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 245:Drivers/CMSIS/Include/core_cm4.h **** #else
 246:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 247:Drivers/CMSIS/Include/core_cm4.h **** #endif
 248:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 249:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 250:Drivers/CMSIS/Include/core_cm4.h **** 
 251:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 252:Drivers/CMSIS/Include/core_cm4.h **** 
 253:Drivers/CMSIS/Include/core_cm4.h **** 
 254:Drivers/CMSIS/Include/core_cm4.h **** 
 255:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 256:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 257:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 258:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 259:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 260:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 261:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 262:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 263:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 264:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 265:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 266:Drivers/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 267:Drivers/CMSIS/Include/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 268:Drivers/CMSIS/Include/core_cm4.h **** */
 269:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 35


 270:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 271:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 272:Drivers/CMSIS/Include/core_cm4.h ****     \brief  Core Register type definitions.
 273:Drivers/CMSIS/Include/core_cm4.h ****   @{
 274:Drivers/CMSIS/Include/core_cm4.h ****  */
 275:Drivers/CMSIS/Include/core_cm4.h **** 
 276:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 277:Drivers/CMSIS/Include/core_cm4.h ****  */
 278:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 279:Drivers/CMSIS/Include/core_cm4.h **** {
 280:Drivers/CMSIS/Include/core_cm4.h ****   struct
 281:Drivers/CMSIS/Include/core_cm4.h ****   {
 282:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 283:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 284:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 285:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 286:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 287:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 288:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 289:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 290:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 291:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 292:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 295:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31                                             /*!< APSR
 296:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 297:Drivers/CMSIS/Include/core_cm4.h **** 
 298:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30                                             /*!< APSR
 299:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 300:Drivers/CMSIS/Include/core_cm4.h **** 
 301:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29                                             /*!< APSR
 302:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 303:Drivers/CMSIS/Include/core_cm4.h **** 
 304:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28                                             /*!< APSR
 305:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 306:Drivers/CMSIS/Include/core_cm4.h **** 
 307:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27                                             /*!< APSR
 308:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 309:Drivers/CMSIS/Include/core_cm4.h **** 
 310:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16                                             /*!< APSR
 311:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** 
 314:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 322:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 323:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 324:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 325:Drivers/CMSIS/Include/core_cm4.h **** 
 326:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
ARM GAS  /tmp/ccBjOEf6.s 			page 36


 327:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0                                             /*!< IPSR
 328:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 329:Drivers/CMSIS/Include/core_cm4.h **** 
 330:Drivers/CMSIS/Include/core_cm4.h **** 
 331:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 332:Drivers/CMSIS/Include/core_cm4.h ****  */
 333:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 334:Drivers/CMSIS/Include/core_cm4.h **** {
 335:Drivers/CMSIS/Include/core_cm4.h ****   struct
 336:Drivers/CMSIS/Include/core_cm4.h ****   {
 337:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 338:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 339:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 340:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 341:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 342:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 343:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 344:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 345:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 346:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 347:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 348:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 349:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 350:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31                                             /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 355:Drivers/CMSIS/Include/core_cm4.h **** 
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30                                             /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 358:Drivers/CMSIS/Include/core_cm4.h **** 
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29                                             /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 361:Drivers/CMSIS/Include/core_cm4.h **** 
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28                                             /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 364:Drivers/CMSIS/Include/core_cm4.h **** 
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27                                             /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Pos                        25                                             /*!< xPSR
 369:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 370:Drivers/CMSIS/Include/core_cm4.h **** 
 371:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24                                             /*!< xPSR
 372:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 373:Drivers/CMSIS/Include/core_cm4.h **** 
 374:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16                                             /*!< xPSR
 375:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 376:Drivers/CMSIS/Include/core_cm4.h **** 
 377:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0                                             /*!< xPSR
 378:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 379:Drivers/CMSIS/Include/core_cm4.h **** 
 380:Drivers/CMSIS/Include/core_cm4.h **** 
 381:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 382:Drivers/CMSIS/Include/core_cm4.h ****  */
 383:Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  /tmp/ccBjOEf6.s 			page 37


 384:Drivers/CMSIS/Include/core_cm4.h **** {
 385:Drivers/CMSIS/Include/core_cm4.h ****   struct
 386:Drivers/CMSIS/Include/core_cm4.h ****   {
 387:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 388:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 389:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 390:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 391:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 392:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 393:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 396:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2                                             /*!< CONT
 397:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 398:Drivers/CMSIS/Include/core_cm4.h **** 
 399:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1                                             /*!< CONT
 400:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 401:Drivers/CMSIS/Include/core_cm4.h **** 
 402:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0                                             /*!< CONT
 403:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 404:Drivers/CMSIS/Include/core_cm4.h **** 
 405:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 406:Drivers/CMSIS/Include/core_cm4.h **** 
 407:Drivers/CMSIS/Include/core_cm4.h **** 
 408:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 409:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 410:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 411:Drivers/CMSIS/Include/core_cm4.h ****   @{
 412:Drivers/CMSIS/Include/core_cm4.h ****  */
 413:Drivers/CMSIS/Include/core_cm4.h **** 
 414:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 415:Drivers/CMSIS/Include/core_cm4.h ****  */
 416:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 417:Drivers/CMSIS/Include/core_cm4.h **** {
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 419:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 421:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 422:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 423:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 424:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 425:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[24];
 426:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 427:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 428:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 429:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 430:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 431:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 432:Drivers/CMSIS/Include/core_cm4.h **** 
 433:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 434:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 435:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 438:Drivers/CMSIS/Include/core_cm4.h **** 
 439:Drivers/CMSIS/Include/core_cm4.h **** 
 440:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
ARM GAS  /tmp/ccBjOEf6.s 			page 38


 441:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 442:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 443:Drivers/CMSIS/Include/core_cm4.h ****   @{
 444:Drivers/CMSIS/Include/core_cm4.h ****  */
 445:Drivers/CMSIS/Include/core_cm4.h **** 
 446:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 447:Drivers/CMSIS/Include/core_cm4.h ****  */
 448:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 449:Drivers/CMSIS/Include/core_cm4.h **** {
 450:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 463:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 464:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 465:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 466:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 467:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 468:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 469:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 470:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 471:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 472:Drivers/CMSIS/Include/core_cm4.h **** 
 473:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 474:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** 
 477:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** 
 480:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm4.h **** 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm4.h **** 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm4.h **** 
 489:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 490:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** 
 493:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** 
 496:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
ARM GAS  /tmp/ccBjOEf6.s 			page 39


 498:Drivers/CMSIS/Include/core_cm4.h **** 
 499:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** 
 502:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** 
 505:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** 
 508:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** 
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm4.h **** 
 524:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 525:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm4.h **** 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm4.h **** 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm4.h **** 
 546:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 547:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm4.h **** 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  /tmp/ccBjOEf6.s 			page 40


 555:Drivers/CMSIS/Include/core_cm4.h **** 
 556:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** 
 560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** 
 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm4.h **** 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm4.h **** 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm4.h **** 
 575:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 576:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** 
 579:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** 
 582:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** 
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 41


 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** 
 618:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** 
 628:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** 
 638:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 639:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** 
 642:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** 
 645:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** 
 648:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** 
 651:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** 
 654:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 655:Drivers/CMSIS/Include/core_cm4.h **** 
 656:Drivers/CMSIS/Include/core_cm4.h **** 
 657:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 658:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 659:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 660:Drivers/CMSIS/Include/core_cm4.h ****   @{
 661:Drivers/CMSIS/Include/core_cm4.h ****  */
 662:Drivers/CMSIS/Include/core_cm4.h **** 
 663:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 664:Drivers/CMSIS/Include/core_cm4.h ****  */
 665:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 666:Drivers/CMSIS/Include/core_cm4.h **** {
 667:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 668:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
ARM GAS  /tmp/ccBjOEf6.s 			page 42


 669:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 670:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 671:Drivers/CMSIS/Include/core_cm4.h **** 
 672:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 675:Drivers/CMSIS/Include/core_cm4.h **** 
 676:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 682:Drivers/CMSIS/Include/core_cm4.h **** 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 685:Drivers/CMSIS/Include/core_cm4.h **** 
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 688:Drivers/CMSIS/Include/core_cm4.h **** 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 690:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 691:Drivers/CMSIS/Include/core_cm4.h **** 
 692:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** 
 695:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 696:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 697:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 698:Drivers/CMSIS/Include/core_cm4.h ****   @{
 699:Drivers/CMSIS/Include/core_cm4.h ****  */
 700:Drivers/CMSIS/Include/core_cm4.h **** 
 701:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 702:Drivers/CMSIS/Include/core_cm4.h ****  */
 703:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 704:Drivers/CMSIS/Include/core_cm4.h **** {
 705:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 706:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 707:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 708:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 709:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 710:Drivers/CMSIS/Include/core_cm4.h **** 
 711:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 712:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 713:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 714:Drivers/CMSIS/Include/core_cm4.h **** 
 715:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 716:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm4.h **** 
 718:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 719:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 720:Drivers/CMSIS/Include/core_cm4.h **** 
 721:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 722:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 723:Drivers/CMSIS/Include/core_cm4.h **** 
 724:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 725:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
ARM GAS  /tmp/ccBjOEf6.s 			page 43


 726:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 727:Drivers/CMSIS/Include/core_cm4.h **** 
 728:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 729:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 730:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 731:Drivers/CMSIS/Include/core_cm4.h **** 
 732:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 733:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 735:Drivers/CMSIS/Include/core_cm4.h **** 
 736:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 738:Drivers/CMSIS/Include/core_cm4.h **** 
 739:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 741:Drivers/CMSIS/Include/core_cm4.h **** 
 742:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 743:Drivers/CMSIS/Include/core_cm4.h **** 
 744:Drivers/CMSIS/Include/core_cm4.h **** 
 745:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 746:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 747:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 748:Drivers/CMSIS/Include/core_cm4.h ****   @{
 749:Drivers/CMSIS/Include/core_cm4.h ****  */
 750:Drivers/CMSIS/Include/core_cm4.h **** 
 751:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 752:Drivers/CMSIS/Include/core_cm4.h ****  */
 753:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 754:Drivers/CMSIS/Include/core_cm4.h **** {
 755:Drivers/CMSIS/Include/core_cm4.h ****   __O  union
 756:Drivers/CMSIS/Include/core_cm4.h ****   {
 757:Drivers/CMSIS/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 758:Drivers/CMSIS/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 759:Drivers/CMSIS/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 760:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 761:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 763:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 765:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 766:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 767:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[29];
 768:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 769:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 770:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 771:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[43];
 772:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 773:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 774:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[6];
 775:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 777:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 778:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 779:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 780:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 781:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 782:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
ARM GAS  /tmp/ccBjOEf6.s 			page 44


 783:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 784:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 785:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 786:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 787:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 788:Drivers/CMSIS/Include/core_cm4.h **** 
 789:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 790:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 794:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 796:Drivers/CMSIS/Include/core_cm4.h **** 
 797:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 802:Drivers/CMSIS/Include/core_cm4.h **** 
 803:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 805:Drivers/CMSIS/Include/core_cm4.h **** 
 806:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 808:Drivers/CMSIS/Include/core_cm4.h **** 
 809:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 811:Drivers/CMSIS/Include/core_cm4.h **** 
 812:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 814:Drivers/CMSIS/Include/core_cm4.h **** 
 815:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm4.h **** 
 818:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 819:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm4.h **** 
 821:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 822:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 823:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm4.h **** 
 825:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 826:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 827:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm4.h **** 
 829:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 830:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm4.h **** 
 833:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 834:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 836:Drivers/CMSIS/Include/core_cm4.h **** 
 837:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 838:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 839:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 45


 840:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 841:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 842:Drivers/CMSIS/Include/core_cm4.h **** 
 843:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 844:Drivers/CMSIS/Include/core_cm4.h **** 
 845:Drivers/CMSIS/Include/core_cm4.h **** 
 846:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 847:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 848:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 849:Drivers/CMSIS/Include/core_cm4.h ****   @{
 850:Drivers/CMSIS/Include/core_cm4.h ****  */
 851:Drivers/CMSIS/Include/core_cm4.h **** 
 852:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 853:Drivers/CMSIS/Include/core_cm4.h ****  */
 854:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 855:Drivers/CMSIS/Include/core_cm4.h **** {
 856:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 857:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 858:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 859:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 860:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 861:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 862:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 863:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 864:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 865:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 866:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 867:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 868:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 869:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 870:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 871:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[1];
 872:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 873:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 874:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 875:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[1];
 876:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 877:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 878:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 879:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 880:Drivers/CMSIS/Include/core_cm4.h **** 
 881:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 882:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 883:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm4.h **** 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 886:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 889:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 892:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm4.h **** 
 894:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 895:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 46


 897:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 898:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm4.h **** 
 900:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 901:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 904:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm4.h **** 
 906:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 907:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm4.h **** 
 909:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 910:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm4.h **** 
 912:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 913:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm4.h **** 
 915:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 916:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm4.h **** 
 918:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 919:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm4.h **** 
 921:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 922:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm4.h **** 
 924:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 925:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm4.h **** 
 927:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 928:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm4.h **** 
 930:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 931:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 932:Drivers/CMSIS/Include/core_cm4.h **** 
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 935:Drivers/CMSIS/Include/core_cm4.h **** 
 936:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 937:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 938:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 939:Drivers/CMSIS/Include/core_cm4.h **** 
 940:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 941:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 943:Drivers/CMSIS/Include/core_cm4.h **** 
 944:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 950:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 951:Drivers/CMSIS/Include/core_cm4.h **** 
 952:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 953:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
ARM GAS  /tmp/ccBjOEf6.s 			page 47


 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 955:Drivers/CMSIS/Include/core_cm4.h **** 
 956:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 962:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm4.h **** 
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 965:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm4.h **** 
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 968:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm4.h **** 
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 971:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm4.h **** 
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 974:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm4.h **** 
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 977:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm4.h **** 
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 980:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm4.h **** 
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 984:Drivers/CMSIS/Include/core_cm4.h **** 
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 986:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 987:Drivers/CMSIS/Include/core_cm4.h **** 
 988:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** 
 991:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 992:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 993:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 994:Drivers/CMSIS/Include/core_cm4.h ****   @{
 995:Drivers/CMSIS/Include/core_cm4.h ****  */
 996:Drivers/CMSIS/Include/core_cm4.h **** 
 997:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 998:Drivers/CMSIS/Include/core_cm4.h ****  */
 999:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1000:Drivers/CMSIS/Include/core_cm4.h **** {
1001:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1002:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1003:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[2];
1004:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1005:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[55];
1006:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1007:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[131];
1008:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1009:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1010:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
ARM GAS  /tmp/ccBjOEf6.s 			page 48


1011:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[759];
1012:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1013:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1014:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1015:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[1];
1016:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1017:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1018:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1019:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[39];
1020:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1021:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1022:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED7[8];
1023:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1024:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1025:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1028:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
1029:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1030:Drivers/CMSIS/Include/core_cm4.h **** 
1031:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1032:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
1033:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1036:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
1046:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1049:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm4.h **** 
1052:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
1053:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1054:Drivers/CMSIS/Include/core_cm4.h **** 
1055:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1056:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1057:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1058:Drivers/CMSIS/Include/core_cm4.h **** 
1059:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1060:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm4.h **** 
1063:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm4.h **** 
1066:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  /tmp/ccBjOEf6.s 			page 49


1068:Drivers/CMSIS/Include/core_cm4.h **** 
1069:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm4.h **** 
1072:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm4.h **** 
1075:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm4.h **** 
1078:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1079:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1080:Drivers/CMSIS/Include/core_cm4.h **** 
1081:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1082:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm4.h **** 
1085:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm4.h **** 
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm4.h **** 
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm4.h **** 
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm4.h **** 
1111:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1114:Drivers/CMSIS/Include/core_cm4.h **** 
1115:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1117:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1118:Drivers/CMSIS/Include/core_cm4.h **** 
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm4.h **** 
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 50


1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1137:Drivers/CMSIS/Include/core_cm4.h **** 
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm4.h **** 
1141:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** 
1144:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1145:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1146:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1147:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1148:Drivers/CMSIS/Include/core_cm4.h ****   @{
1149:Drivers/CMSIS/Include/core_cm4.h ****  */
1150:Drivers/CMSIS/Include/core_cm4.h **** 
1151:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1152:Drivers/CMSIS/Include/core_cm4.h ****  */
1153:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1154:Drivers/CMSIS/Include/core_cm4.h **** {
1155:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1156:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1157:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1158:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1159:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1160:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1161:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1162:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1163:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1164:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1165:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1166:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1167:Drivers/CMSIS/Include/core_cm4.h **** 
1168:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register */
1169:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1170:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1173:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1174:Drivers/CMSIS/Include/core_cm4.h **** 
1175:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm4.h **** 
1178:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register */
1179:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 51


1182:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm4.h **** 
1185:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1186:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm4.h **** 
1188:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register */
1189:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm4.h **** 
1192:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register */
1193:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1200:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1210:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1213:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm4.h **** 
1215:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1216:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm4.h **** 
1218:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1219:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm4.h **** 
1221:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1222:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm4.h **** 
1224:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1225:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm4.h **** 
1227:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm4.h **** 
1230:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** 
1233:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1234:Drivers/CMSIS/Include/core_cm4.h **** #endif
1235:Drivers/CMSIS/Include/core_cm4.h **** 
1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1238:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
ARM GAS  /tmp/ccBjOEf6.s 			page 52


1239:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1240:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1241:Drivers/CMSIS/Include/core_cm4.h ****   @{
1242:Drivers/CMSIS/Include/core_cm4.h ****  */
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1245:Drivers/CMSIS/Include/core_cm4.h ****  */
1246:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1247:Drivers/CMSIS/Include/core_cm4.h **** {
1248:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
1249:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1250:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1251:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1252:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1253:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1254:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1255:Drivers/CMSIS/Include/core_cm4.h **** 
1256:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register */
1257:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1258:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1261:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1262:Drivers/CMSIS/Include/core_cm4.h **** 
1263:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1264:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1265:Drivers/CMSIS/Include/core_cm4.h **** 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1267:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1268:Drivers/CMSIS/Include/core_cm4.h **** 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1270:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1271:Drivers/CMSIS/Include/core_cm4.h **** 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1273:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1274:Drivers/CMSIS/Include/core_cm4.h **** 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1276:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1279:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1282:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register */
1285:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1286:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1287:Drivers/CMSIS/Include/core_cm4.h **** 
1288:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
1289:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1290:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1291:Drivers/CMSIS/Include/core_cm4.h **** 
1292:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1293:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1294:Drivers/CMSIS/Include/core_cm4.h **** 
1295:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
ARM GAS  /tmp/ccBjOEf6.s 			page 53


1296:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1297:Drivers/CMSIS/Include/core_cm4.h **** 
1298:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1299:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1300:Drivers/CMSIS/Include/core_cm4.h **** 
1301:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
1302:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1303:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1306:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1309:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1310:Drivers/CMSIS/Include/core_cm4.h **** 
1311:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1312:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1313:Drivers/CMSIS/Include/core_cm4.h **** 
1314:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1315:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1316:Drivers/CMSIS/Include/core_cm4.h **** 
1317:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1318:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1319:Drivers/CMSIS/Include/core_cm4.h **** 
1320:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1322:Drivers/CMSIS/Include/core_cm4.h **** 
1323:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1325:Drivers/CMSIS/Include/core_cm4.h **** 
1326:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1329:Drivers/CMSIS/Include/core_cm4.h **** 
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1340:Drivers/CMSIS/Include/core_cm4.h **** #endif
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** 
1343:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1344:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1345:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1346:Drivers/CMSIS/Include/core_cm4.h ****   @{
1347:Drivers/CMSIS/Include/core_cm4.h ****  */
1348:Drivers/CMSIS/Include/core_cm4.h **** 
1349:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1350:Drivers/CMSIS/Include/core_cm4.h ****  */
1351:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1352:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /tmp/ccBjOEf6.s 			page 54


1353:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1354:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1355:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1356:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1357:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
1360:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1361:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1362:Drivers/CMSIS/Include/core_cm4.h **** 
1363:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1364:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1365:Drivers/CMSIS/Include/core_cm4.h **** 
1366:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1367:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1368:Drivers/CMSIS/Include/core_cm4.h **** 
1369:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1370:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1371:Drivers/CMSIS/Include/core_cm4.h **** 
1372:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1373:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1374:Drivers/CMSIS/Include/core_cm4.h **** 
1375:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1376:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1379:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1382:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1385:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1388:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1391:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1394:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register */
1397:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1398:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1401:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1404:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1405:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1406:Drivers/CMSIS/Include/core_cm4.h **** 
1407:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1408:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1409:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccBjOEf6.s 			page 55


1410:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1411:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1412:Drivers/CMSIS/Include/core_cm4.h **** 
1413:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1414:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1415:Drivers/CMSIS/Include/core_cm4.h **** 
1416:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1417:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1418:Drivers/CMSIS/Include/core_cm4.h **** 
1419:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1420:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1423:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1424:Drivers/CMSIS/Include/core_cm4.h **** 
1425:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1426:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1427:Drivers/CMSIS/Include/core_cm4.h **** 
1428:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1429:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1430:Drivers/CMSIS/Include/core_cm4.h **** 
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1433:Drivers/CMSIS/Include/core_cm4.h **** 
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1444:Drivers/CMSIS/Include/core_cm4.h **** 
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
1447:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1448:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1449:Drivers/CMSIS/Include/core_cm4.h ****   @{
1450:Drivers/CMSIS/Include/core_cm4.h ****  */
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1453:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1454:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1455:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1456:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1459:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1460:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1461:Drivers/CMSIS/Include/core_cm4.h **** 
1462:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1464:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1465:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1466:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
ARM GAS  /tmp/ccBjOEf6.s 			page 56


1467:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1468:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1469:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1470:Drivers/CMSIS/Include/core_cm4.h **** 
1471:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1472:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1473:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1474:Drivers/CMSIS/Include/core_cm4.h **** #endif
1475:Drivers/CMSIS/Include/core_cm4.h **** 
1476:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1477:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1478:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1479:Drivers/CMSIS/Include/core_cm4.h **** #endif
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1482:Drivers/CMSIS/Include/core_cm4.h **** 
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** 
1485:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1486:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1487:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1488:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1489:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1490:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1491:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1492:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1493:Drivers/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1494:Drivers/CMSIS/Include/core_cm4.h **** */
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** 
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1499:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1500:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1501:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1502:Drivers/CMSIS/Include/core_cm4.h ****     @{
1503:Drivers/CMSIS/Include/core_cm4.h ****  */
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1506:Drivers/CMSIS/Include/core_cm4.h **** 
1507:Drivers/CMSIS/Include/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1508:Drivers/CMSIS/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1509:Drivers/CMSIS/Include/core_cm4.h ****   Only values from 0..7 are used.
1510:Drivers/CMSIS/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1511:Drivers/CMSIS/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1512:Drivers/CMSIS/Include/core_cm4.h **** 
1513:Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1514:Drivers/CMSIS/Include/core_cm4.h ****  */
1515:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1516:Drivers/CMSIS/Include/core_cm4.h **** {
1517:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1518:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1521:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
1522:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1523:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
ARM GAS  /tmp/ccBjOEf6.s 			page 57


1524:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8)                       );              /* Insert write key a
1525:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1526:Drivers/CMSIS/Include/core_cm4.h **** }
1527:Drivers/CMSIS/Include/core_cm4.h **** 
1528:Drivers/CMSIS/Include/core_cm4.h **** 
1529:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1530:Drivers/CMSIS/Include/core_cm4.h **** 
1531:Drivers/CMSIS/Include/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1532:Drivers/CMSIS/Include/core_cm4.h **** 
1533:Drivers/CMSIS/Include/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1534:Drivers/CMSIS/Include/core_cm4.h ****  */
1535:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1536:Drivers/CMSIS/Include/core_cm4.h **** {
1537:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1538:Drivers/CMSIS/Include/core_cm4.h **** }
1539:Drivers/CMSIS/Include/core_cm4.h **** 
1540:Drivers/CMSIS/Include/core_cm4.h **** 
1541:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1546:Drivers/CMSIS/Include/core_cm4.h ****  */
1547:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm4.h **** {
1549:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1550:Drivers/CMSIS/Include/core_cm4.h **** }
1551:Drivers/CMSIS/Include/core_cm4.h **** 
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1554:Drivers/CMSIS/Include/core_cm4.h **** 
1555:Drivers/CMSIS/Include/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1556:Drivers/CMSIS/Include/core_cm4.h **** 
1557:Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1558:Drivers/CMSIS/Include/core_cm4.h ****  */
1559:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 988              		.loc 2 1559 22 view .LVU264
 989              	.LBB14:
1560:Drivers/CMSIS/Include/core_cm4.h **** {
1561:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 990              		.loc 2 1561 3 view .LVU265
 991              		.loc 2 1561 50 is_stmt 0 view .LVU266
 992 001c 1C4B     		ldr	r3, .L83+16
 993 001e 4FF40002 		mov	r2, #8388608
 994 0022 C3F88020 		str	r2, [r3, #128]
 995              	.LVL44:
 996              		.loc 2 1561 50 view .LVU267
 997              	.LBE14:
 998              	.LBE13:
 483:Lib/ssc_app/src/ecatappl.c **** 
 999              		.loc 1 483 13 is_stmt 1 view .LVU268
 1000 0026 FFF7FEFF 		bl	ECAT_Application
 1001              	.LVL45:
 485:Lib/ssc_app/src/ecatappl.c ****             {
 1002              		.loc 1 485 13 view .LVU269
 485:Lib/ssc_app/src/ecatappl.c ****             {
 1003              		.loc 1 485 18 is_stmt 0 view .LVU270
ARM GAS  /tmp/ccBjOEf6.s 			page 58


 1004 002a 1A4B     		ldr	r3, .L83+20
 1005 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 485:Lib/ssc_app/src/ecatappl.c ****             {
 1006              		.loc 1 485 16 view .LVU271
 1007 002e 23BB     		cbnz	r3, .L82
 1008              	.L79:
 490:Lib/ssc_app/src/ecatappl.c ****         }
 1009              		.loc 1 490 13 is_stmt 1 view .LVU272
 1010              	.LVL46:
 1011              	.LBB15:
 1012              	.LBI15:
1547:Drivers/CMSIS/Include/core_cm4.h **** {
 1013              		.loc 2 1547 22 view .LVU273
 1014              	.LBB16:
1549:Drivers/CMSIS/Include/core_cm4.h **** }
 1015              		.loc 2 1549 3 view .LVU274
1549:Drivers/CMSIS/Include/core_cm4.h **** }
 1016              		.loc 2 1549 50 is_stmt 0 view .LVU275
 1017 0030 174B     		ldr	r3, .L83+16
 1018 0032 4FF40002 		mov	r2, #8388608
 1019 0036 1A60     		str	r2, [r3]
 1020              	.LVL47:
 1021              	.L76:
1549:Drivers/CMSIS/Include/core_cm4.h **** }
 1022              		.loc 2 1549 50 view .LVU276
 1023              	.LBE16:
 1024              	.LBE15:
 507:Lib/ssc_app/src/ecatappl.c **** 
 1025              		.loc 1 507 9 is_stmt 1 view .LVU277
 1026 0038 FFF7FEFF 		bl	ECAT_Main
 1027              	.LVL48:
 510:Lib/ssc_app/src/ecatappl.c ****        CheckIfEcatError();
 1028              		.loc 1 510 8 view .LVU278
 1029 003c FFF7FEFF 		bl	COE_Main
 1030              	.LVL49:
 511:Lib/ssc_app/src/ecatappl.c **** 
 1031              		.loc 1 511 8 view .LVU279
 1032 0040 FFF7FEFF 		bl	CheckIfEcatError
 1033              	.LVL50:
 1034              	.L73:
 513:Lib/ssc_app/src/ecatappl.c **** 
 1035              		.loc 1 513 1 is_stmt 0 view .LVU280
 1036 0044 08BD     		pop	{r3, pc}
 1037              	.L81:
 1038              	.LBB17:
 458:Lib/ssc_app/src/ecatappl.c ****                 ALEvent = SWAPWORD(ALEvent);
 1039              		.loc 1 458 17 is_stmt 1 view .LVU281
 458:Lib/ssc_app/src/ecatappl.c ****                 ALEvent = SWAPWORD(ALEvent);
 1040              		.loc 1 458 34 is_stmt 0 view .LVU282
 1041 0046 FFF7FEFF 		bl	HW_GetALEventRegister
 1042              	.LVL51:
 459:Lib/ssc_app/src/ecatappl.c **** 
 1043              		.loc 1 459 17 is_stmt 1 view .LVU283
 461:Lib/ssc_app/src/ecatappl.c ****                 {
 1044              		.loc 1 461 17 view .LVU284
 461:Lib/ssc_app/src/ecatappl.c ****                 {
 1045              		.loc 1 461 20 is_stmt 0 view .LVU285
ARM GAS  /tmp/ccBjOEf6.s 			page 59


 1046 004a 10F4806F 		tst	r0, #1024
 1047 004e 09D0     		beq	.L78
 464:Lib/ssc_app/src/ecatappl.c ****                     if ( bEcatOutputUpdateRunning )
 1048              		.loc 1 464 21 is_stmt 1 view .LVU286
 464:Lib/ssc_app/src/ecatappl.c ****                     if ( bEcatOutputUpdateRunning )
 1049              		.loc 1 464 47 is_stmt 0 view .LVU287
 1050 0050 0D4B     		ldr	r3, .L83+8
 1051 0052 0122     		movs	r2, #1
 1052 0054 1A70     		strb	r2, [r3]
 465:Lib/ssc_app/src/ecatappl.c ****                     {
 1053              		.loc 1 465 21 is_stmt 1 view .LVU288
 465:Lib/ssc_app/src/ecatappl.c ****                     {
 1054              		.loc 1 465 26 is_stmt 0 view .LVU289
 1055 0056 104B     		ldr	r3, .L83+24
 1056 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 465:Lib/ssc_app/src/ecatappl.c ****                     {
 1057              		.loc 1 465 24 view .LVU290
 1058 005a 002B     		cmp	r3, #0
 1059 005c DED0     		beq	.L77
 468:Lib/ssc_app/src/ecatappl.c ****                     }
 1060              		.loc 1 468 25 is_stmt 1 view .LVU291
 1061 005e FFF7FEFF 		bl	PDO_OutputMapping
 1062              	.LVL52:
 468:Lib/ssc_app/src/ecatappl.c ****                     }
 1063              		.loc 1 468 25 is_stmt 0 view .LVU292
 1064 0062 DBE7     		b	.L77
 1065              	.LVL53:
 1066              	.L78:
 471:Lib/ssc_app/src/ecatappl.c ****                 {
 1067              		.loc 1 471 22 is_stmt 1 view .LVU293
 471:Lib/ssc_app/src/ecatappl.c ****                 {
 1068              		.loc 1 471 41 is_stmt 0 view .LVU294
 1069 0064 0D4B     		ldr	r3, .L83+28
 1070 0066 1B88     		ldrh	r3, [r3]
 471:Lib/ssc_app/src/ecatappl.c ****                 {
 1071              		.loc 1 471 25 view .LVU295
 1072 0068 002B     		cmp	r3, #0
 1073 006a D7D1     		bne	.L77
 474:Lib/ssc_app/src/ecatappl.c ****                     {
 1074              		.loc 1 474 21 is_stmt 1 view .LVU296
 474:Lib/ssc_app/src/ecatappl.c ****                     {
 1075              		.loc 1 474 24 is_stmt 0 view .LVU297
 1076 006c 10F4006F 		tst	r0, #2048
 1077 0070 D4D0     		beq	.L77
 477:Lib/ssc_app/src/ecatappl.c ****                     }
 1078              		.loc 1 477 25 is_stmt 1 view .LVU298
 477:Lib/ssc_app/src/ecatappl.c ****                     }
 1079              		.loc 1 477 51 is_stmt 0 view .LVU299
 1080 0072 054B     		ldr	r3, .L83+8
 1081 0074 0122     		movs	r2, #1
 1082 0076 1A70     		strb	r2, [r3]
 1083 0078 D0E7     		b	.L77
 1084              	.LVL54:
 1085              	.L82:
 477:Lib/ssc_app/src/ecatappl.c ****                     }
 1086              		.loc 1 477 51 view .LVU300
 1087              	.LBE17:
ARM GAS  /tmp/ccBjOEf6.s 			page 60


 488:Lib/ssc_app/src/ecatappl.c ****             }
 1088              		.loc 1 488 17 is_stmt 1 view .LVU301
 1089 007a FFF7FEFF 		bl	PDO_InputMapping
 1090              	.LVL55:
 1091 007e D7E7     		b	.L79
 1092              	.L84:
 1093              		.align	2
 1094              	.L83:
 1095 0080 00000000 		.word	.LANCHOR5
 1096 0084 00000000 		.word	bEscIntEnabled
 1097 0088 00000000 		.word	bEcatFirstOutputsReceived
 1098 008c 00000000 		.word	bDcSyncActive
 1099 0090 00E100E0 		.word	-536813312
 1100 0094 00000000 		.word	bEcatInputUpdateRunning
 1101 0098 00000000 		.word	bEcatOutputUpdateRunning
 1102 009c 00000000 		.word	nPdOutputSize
 1103              		.cfi_endproc
 1104              	.LFE131:
 1106              		.global	bInitFinished
 1107              		.global	aPdInputData
 1108              		.global	aPdOutputData
 1109              		.global	bCycleTimeMeasurementStarted
 1110              		.global	StartTimerCnt
 1111              		.global	u16BusCycleCntMs
 1112              		.global	pAPPL_EEPROM_Reload
 1113              		.global	pAPPL_EEPROM_Write
 1114              		.global	pAPPL_EEPROM_Read
 1115              		.global	bRunApplication
 1116              		.global	bEtherCATErrorLed
 1117              		.global	bEtherCATRunLed
 1118              		.global	bEcatWaitForInputUpdate
 1119              		.section	.bss.StartTimerCnt,"aw",%nobits
 1120              		.align	2
 1121              		.set	.LANCHOR4,. + 0
 1124              	StartTimerCnt:
 1125 0000 00000000 		.space	4
 1126              		.section	.bss.aPdInputData,"aw",%nobits
 1127              		.align	2
 1128              		.set	.LANCHOR0,. + 0
 1131              	aPdInputData:
 1132 0000 00000000 		.space	68
 1132      00000000 
 1132      00000000 
 1132      00000000 
 1132      00000000 
 1133              		.section	.bss.aPdOutputData,"aw",%nobits
 1134              		.align	2
 1135              		.set	.LANCHOR1,. + 0
 1138              	aPdOutputData:
 1139 0000 00000000 		.space	68
 1139      00000000 
 1139      00000000 
 1139      00000000 
 1139      00000000 
 1140              		.section	.bss.bCycleTimeMeasurementStarted,"aw",%nobits
 1141              		.set	.LANCHOR3,. + 0
 1144              	bCycleTimeMeasurementStarted:
ARM GAS  /tmp/ccBjOEf6.s 			page 61


 1145 0000 00       		.space	1
 1146              		.section	.bss.bEcatWaitForInputUpdate,"aw",%nobits
 1149              	bEcatWaitForInputUpdate:
 1150 0000 00       		.space	1
 1151              		.section	.bss.bEtherCATErrorLed,"aw",%nobits
 1154              	bEtherCATErrorLed:
 1155 0000 00       		.space	1
 1156              		.section	.bss.bEtherCATRunLed,"aw",%nobits
 1159              	bEtherCATRunLed:
 1160 0000 00       		.space	1
 1161              		.section	.bss.bInitFinished,"aw",%nobits
 1162              		.set	.LANCHOR5,. + 0
 1165              	bInitFinished:
 1166 0000 00       		.space	1
 1167              		.section	.bss.bRunApplication,"aw",%nobits
 1170              	bRunApplication:
 1171 0000 00       		.space	1
 1172              		.section	.bss.pAPPL_EEPROM_Read,"aw",%nobits
 1173              		.align	2
 1176              	pAPPL_EEPROM_Read:
 1177 0000 00000000 		.space	4
 1178              		.section	.bss.pAPPL_EEPROM_Reload,"aw",%nobits
 1179              		.align	2
 1182              	pAPPL_EEPROM_Reload:
 1183 0000 00000000 		.space	4
 1184              		.section	.bss.pAPPL_EEPROM_Write,"aw",%nobits
 1185              		.align	2
 1188              	pAPPL_EEPROM_Write:
 1189 0000 00000000 		.space	4
 1190              		.section	.bss.u16BusCycleCntMs,"aw",%nobits
 1191              		.align	1
 1192              		.set	.LANCHOR2,. + 0
 1195              	u16BusCycleCntMs:
 1196 0000 0000     		.space	2
 1197              		.text
 1198              	.Letext0:
 1199              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1200              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1201              		.file 5 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1202              		.file 6 "Lib/ssc/include/ecatslv.h"
 1203              		.file 7 "Lib/ssc_app/include/ecatappl.h"
 1204              		.file 8 "Lib/ssc/include/objdef.h"
 1205              		.file 9 "Lib/ssc/include/applInterface.h"
 1206              		.file 10 "Lib/ssc_app/include/el9800appl.h"
 1207              		.file 11 "Lib/ssc/include/el9800hw.h"
 1208              		.file 12 "Lib/ssc_app/include/coeappl.h"
 1209              		.file 13 "Lib/bsp/include/RST.h"
 1210              		.file 14 "Lib/bsp/include/bsp_spi2.h"
 1211              		.file 15 "Lib/bsp/include/bsp_led.h"
 1212              		.file 16 "Lib/bsp/include/bsp_can.h"
ARM GAS  /tmp/ccBjOEf6.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ecatappl.c
     /tmp/ccBjOEf6.s:20     .text.PDO_InputMapping:0000000000000000 $t
     /tmp/ccBjOEf6.s:26     .text.PDO_InputMapping:0000000000000000 PDO_InputMapping
     /tmp/ccBjOEf6.s:55     .text.PDO_InputMapping:000000000000001c $d
     /tmp/ccBjOEf6.s:62     .text.PDO_OutputMapping:0000000000000000 $t
     /tmp/ccBjOEf6.s:68     .text.PDO_OutputMapping:0000000000000000 PDO_OutputMapping
     /tmp/ccBjOEf6.s:96     .text.PDO_OutputMapping:000000000000001c $d
     /tmp/ccBjOEf6.s:103    .text.ECAT_CheckTimer:0000000000000000 $t
     /tmp/ccBjOEf6.s:109    .text.ECAT_CheckTimer:0000000000000000 ECAT_CheckTimer
     /tmp/ccBjOEf6.s:158    .text.ECAT_CheckTimer:000000000000002c $d
     /tmp/ccBjOEf6.s:166    .text.HandleBusCycleCalculation:0000000000000000 $t
     /tmp/ccBjOEf6.s:172    .text.HandleBusCycleCalculation:0000000000000000 HandleBusCycleCalculation
     /tmp/ccBjOEf6.s:310    .text.HandleBusCycleCalculation:000000000000007c $d
     /tmp/ccBjOEf6.s:322    .text.Sync1_Isr:0000000000000000 $t
     /tmp/ccBjOEf6.s:328    .text.Sync1_Isr:0000000000000000 Sync1_Isr
     /tmp/ccBjOEf6.s:377    .text.Sync1_Isr:000000000000002c $d
     /tmp/ccBjOEf6.s:386    .text.MainInit:0000000000000000 $t
     /tmp/ccBjOEf6.s:392    .text.MainInit:0000000000000000 MainInit
     /tmp/ccBjOEf6.s:449    .text.MainInit:0000000000000034 $d
     /tmp/ccBjOEf6.s:457    .text.ECAT_Application:0000000000000000 $t
     /tmp/ccBjOEf6.s:463    .text.ECAT_Application:0000000000000000 ECAT_Application
     /tmp/ccBjOEf6.s:482    .text.PDI_Isr:0000000000000000 $t
     /tmp/ccBjOEf6.s:488    .text.PDI_Isr:0000000000000000 PDI_Isr
     /tmp/ccBjOEf6.s:696    .text.PDI_Isr:00000000000000e8 $d
     /tmp/ccBjOEf6.s:712    .text.Sync0_Isr:0000000000000000 $t
     /tmp/ccBjOEf6.s:718    .text.Sync0_Isr:0000000000000000 Sync0_Isr
     /tmp/ccBjOEf6.s:922    .text.Sync0_Isr:00000000000000d0 $d
     /tmp/ccBjOEf6.s:940    .text.MainLoop:0000000000000000 $t
     /tmp/ccBjOEf6.s:946    .text.MainLoop:0000000000000000 MainLoop
     /tmp/ccBjOEf6.s:1095   .text.MainLoop:0000000000000080 $d
     /tmp/ccBjOEf6.s:1165   .bss.bInitFinished:0000000000000000 bInitFinished
     /tmp/ccBjOEf6.s:1131   .bss.aPdInputData:0000000000000000 aPdInputData
     /tmp/ccBjOEf6.s:1138   .bss.aPdOutputData:0000000000000000 aPdOutputData
     /tmp/ccBjOEf6.s:1144   .bss.bCycleTimeMeasurementStarted:0000000000000000 bCycleTimeMeasurementStarted
     /tmp/ccBjOEf6.s:1124   .bss.StartTimerCnt:0000000000000000 StartTimerCnt
     /tmp/ccBjOEf6.s:1195   .bss.u16BusCycleCntMs:0000000000000000 u16BusCycleCntMs
     /tmp/ccBjOEf6.s:1182   .bss.pAPPL_EEPROM_Reload:0000000000000000 pAPPL_EEPROM_Reload
     /tmp/ccBjOEf6.s:1188   .bss.pAPPL_EEPROM_Write:0000000000000000 pAPPL_EEPROM_Write
     /tmp/ccBjOEf6.s:1176   .bss.pAPPL_EEPROM_Read:0000000000000000 pAPPL_EEPROM_Read
     /tmp/ccBjOEf6.s:1170   .bss.bRunApplication:0000000000000000 bRunApplication
     /tmp/ccBjOEf6.s:1154   .bss.bEtherCATErrorLed:0000000000000000 bEtherCATErrorLed
     /tmp/ccBjOEf6.s:1159   .bss.bEtherCATRunLed:0000000000000000 bEtherCATRunLed
     /tmp/ccBjOEf6.s:1149   .bss.bEcatWaitForInputUpdate:0000000000000000 bEcatWaitForInputUpdate
     /tmp/ccBjOEf6.s:1120   .bss.StartTimerCnt:0000000000000000 $d
     /tmp/ccBjOEf6.s:1127   .bss.aPdInputData:0000000000000000 $d
     /tmp/ccBjOEf6.s:1134   .bss.aPdOutputData:0000000000000000 $d
     /tmp/ccBjOEf6.s:1145   .bss.bCycleTimeMeasurementStarted:0000000000000000 $d
     /tmp/ccBjOEf6.s:1150   .bss.bEcatWaitForInputUpdate:0000000000000000 $d
     /tmp/ccBjOEf6.s:1155   .bss.bEtherCATErrorLed:0000000000000000 $d
     /tmp/ccBjOEf6.s:1160   .bss.bEtherCATRunLed:0000000000000000 $d
     /tmp/ccBjOEf6.s:1166   .bss.bInitFinished:0000000000000000 $d
     /tmp/ccBjOEf6.s:1171   .bss.bRunApplication:0000000000000000 $d
     /tmp/ccBjOEf6.s:1173   .bss.pAPPL_EEPROM_Read:0000000000000000 $d
     /tmp/ccBjOEf6.s:1179   .bss.pAPPL_EEPROM_Reload:0000000000000000 $d
     /tmp/ccBjOEf6.s:1185   .bss.pAPPL_EEPROM_Write:0000000000000000 $d
     /tmp/ccBjOEf6.s:1191   .bss.u16BusCycleCntMs:0000000000000000 $d
ARM GAS  /tmp/ccBjOEf6.s 			page 63



UNDEFINED SYMBOLS
APPL_InputMapping
HW_EscWriteIsr
nPdInputSize
nEscAddrInputData
HW_EscReadIsr
APPL_OutputMapping
nPdOutputSize
nEscAddrOutputData
DC_CheckWatchdog
sSyncManOutPar
bEcatWaitForAlControlRes
EsmTimeoutCounter
bDcSyncActive
bEscIntEnabled
sSyncManInPar
Sync1WdCounter
bEcatInputUpdateRunning
LatchInputSync0Counter
LatchInputSync0Value
ECAT_Init
COE_ObjInit
rst_setup
SPI2_Init
led_setup
CAN2_Config
MotorTxDataInit
APPL_Application
HW_GetALEventRegister_Isr
bDcRunning
u16SmSync0Counter
bEcatFirstOutputsReceived
bEcatOutputUpdateRunning
u16dummy
Sync0WdCounter
u16SmSync0Value
sErrorSettings
ECAT_Main
COE_Main
CheckIfEcatError
HW_GetALEventRegister
