dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
rom_8x784.v,verilog,xil_defaultlib,../../../../lab_4_basys.srcs/sources_1/ip/rom_8x784/sim/rom_8x784.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
