###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 02:45:44 2025
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -...
###############################################################
Path 1: VIOLATED Hold Check with Pin RST_SYN_REF/\ff_reg[0] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[0] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.668
  Arrival Time                  0.119
  Slack Time                   -0.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^  |           | 0.000 |       |   0.000 |    0.548 | 
     | U4_mux2X1/U1           | B1 ^ -> Y ^ | AO2B2X2M  | 0.128 | 0.119 |   0.119 |    0.667 | 
     | RST_SYN_REF/\ff_reg[0] | RN ^        | SDFFRQX2M | 0.128 | 0.001 |   0.119 |    0.668 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.548 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.534 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.487 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.434 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.380 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.327 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.272 | 
     | scan_clk__L7_I0        | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |   -0.255 | 
     | U0_mux2X1/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |   -0.179 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |   -0.146 | 
     | REF_CLK_M__L2_I0       | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |   -0.083 | 
     | REF_CLK_M__L3_I0       | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |   -0.050 | 
     | REF_CLK_M__L4_I0       | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |   -0.024 | 
     | REF_CLK_M__L5_I0       | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.020 | 
     | REF_CLK_M__L6_I1       | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.058 | 
     | REF_CLK_M__L7_I4       | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.090 | 
     | RST_SYN_REF/\ff_reg[0] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.641 |    0.092 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin RST_SYN_REF/\ff_reg[1] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[1] /RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.119
  Slack Time                   -0.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^  |           | 0.000 |       |   0.000 |    0.544 | 
     | U4_mux2X1/U1           | B1 ^ -> Y ^ | AO2B2X2M  | 0.128 | 0.119 |   0.119 |    0.663 | 
     | RST_SYN_REF/\ff_reg[1] | RN ^        | SDFFRQX1M | 0.128 | 0.000 |   0.119 |    0.664 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.544 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.531 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.483 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.430 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.377 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.323 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.268 | 
     | scan_clk__L7_I0        | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |   -0.251 | 
     | U0_mux2X1/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |   -0.175 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |   -0.142 | 
     | REF_CLK_M__L2_I0       | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |   -0.079 | 
     | REF_CLK_M__L3_I0       | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |   -0.046 | 
     | REF_CLK_M__L4_I0       | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |   -0.020 | 
     | REF_CLK_M__L5_I0       | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.023 | 
     | REF_CLK_M__L6_I1       | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.061 | 
     | REF_CLK_M__L7_I4       | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.094 | 
     | RST_SYN_REF/\ff_reg[1] | CK ^        | SDFFRQX1M  | 0.027 | 0.002 |   0.641 |    0.096 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin RST_SYN_UART/\ff_reg[0] /CK 
Endpoint:   RST_SYN_UART/\ff_reg[0] /RN (^) checked with  leading edge of 'UART_
CLK'
Beginpoint: RST_N                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.649
  Arrival Time                  0.106
  Slack Time                   -0.543
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | RST_N ^     |           | 0.000 |       |   0.000 |    0.543 | 
     | U4_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M  | 0.128 | 0.106 |   0.106 |    0.649 | 
     | RST_SYN_UART/\ff_reg[0] | RN ^        | SDFFRQX2M | 0.128 | 0.000 |   0.106 |    0.649 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.543 | 
     | UART_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.530 | 
     | UART_CLK__L2_I0         | A v -> Y ^  | CLKINVX8M  | 0.016 | 0.014 |   0.027 |   -0.516 | 
     | U1_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M   | 0.073 | 0.078 |   0.105 |   -0.439 | 
     | UART_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.148 |   -0.396 | 
     | UART_CLK_M__L2_I0       | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.175 |   -0.369 | 
     | UART_CLK_M__L3_I0       | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.224 |   -0.319 | 
     | UART_CLK_M__L4_I0       | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.279 |   -0.265 | 
     | UART_CLK_M__L5_I0       | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.311 |   -0.233 | 
     | UART_CLK_M__L6_I0       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.368 |   -0.175 | 
     | UART_CLK_M__L7_I0       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.420 |   -0.123 | 
     | UART_CLK_M__L8_I0       | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.473 |   -0.070 | 
     | UART_CLK_M__L9_I0       | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.526 |   -0.017 | 
     | UART_CLK_M__L10_I0      | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.591 |    0.048 | 
     | UART_CLK_M__L11_I0      | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.619 |    0.076 | 
     | RST_SYN_UART/\ff_reg[0] | CK ^        | SDFFRQX2M  | 0.026 | 0.003 |   0.622 |    0.079 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin RST_SYN_UART/\ff_reg[1] /CK 
Endpoint:   RST_SYN_UART/\ff_reg[1] /RN (^) checked with  leading edge of 'UART_
CLK'
Beginpoint: RST_N                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.646
  Arrival Time                  0.106
  Slack Time                   -0.539
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | RST_N ^     |           | 0.000 |       |   0.000 |    0.539 | 
     | U4_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M  | 0.128 | 0.106 |   0.106 |    0.645 | 
     | RST_SYN_UART/\ff_reg[1] | RN ^        | SDFFRQX1M | 0.128 | 0.001 |   0.106 |    0.646 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.539 | 
     | UART_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.013 |   0.013 |   -0.527 | 
     | UART_CLK__L2_I0         | A v -> Y ^  | CLKINVX8M  | 0.016 | 0.014 |   0.027 |   -0.512 | 
     | U1_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M   | 0.073 | 0.078 |   0.105 |   -0.435 | 
     | UART_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.148 |   -0.392 | 
     | UART_CLK_M__L2_I0       | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.175 |   -0.365 | 
     | UART_CLK_M__L3_I0       | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.224 |   -0.316 | 
     | UART_CLK_M__L4_I0       | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.279 |   -0.261 | 
     | UART_CLK_M__L5_I0       | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.311 |   -0.229 | 
     | UART_CLK_M__L6_I0       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.368 |   -0.171 | 
     | UART_CLK_M__L7_I0       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.420 |   -0.119 | 
     | UART_CLK_M__L8_I0       | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.473 |   -0.066 | 
     | UART_CLK_M__L9_I0       | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.526 |   -0.013 | 
     | UART_CLK_M__L10_I0      | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.591 |    0.052 | 
     | UART_CLK_M__L11_I0      | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.619 |    0.080 | 
     | RST_SYN_UART/\ff_reg[1] | CK ^        | SDFFRQX1M  | 0.026 | 0.003 |   0.622 |    0.083 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin CLK_DIV_RX/odd_edge_tog_reg/CK 
Endpoint:   CLK_DIV_RX/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.631
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  0.266
  Slack Time                   -0.512
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^  |           | 0.000 |       |   0.000 |    0.512 | 
     | U6_mux2X1/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.390 | 0.263 |   0.263 |    0.775 | 
     | CLK_DIV_RX/odd_edge_tog_reg | SN ^        | SDFFSQX1M | 0.390 | 0.003 |   0.266 |    0.778 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.512 | 
     | scan_clk__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.498 | 
     | scan_clk__L2_I0             | A v -> Y ^  | CLKINVX6M  | 0.010 | 0.012 |   0.025 |   -0.487 | 
     | U1_mux2X1/U1                | B1 ^ -> Y ^ | AO2B2X2M   | 0.074 | 0.090 |   0.115 |   -0.397 | 
     | UART_CLK_M__L1_I0           | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.158 |   -0.354 | 
     | UART_CLK_M__L2_I0           | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.185 |   -0.327 | 
     | UART_CLK_M__L3_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.234 |   -0.278 | 
     | UART_CLK_M__L4_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.289 |   -0.223 | 
     | UART_CLK_M__L5_I0           | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.321 |   -0.191 | 
     | UART_CLK_M__L6_I0           | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.379 |   -0.133 | 
     | UART_CLK_M__L7_I0           | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.431 |   -0.081 | 
     | UART_CLK_M__L8_I0           | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.484 |   -0.028 | 
     | UART_CLK_M__L9_I0           | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.537 |    0.025 | 
     | UART_CLK_M__L10_I0          | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.601 |    0.089 | 
     | UART_CLK_M__L11_I0          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.629 |    0.117 | 
     | CLK_DIV_RX/odd_edge_tog_reg | CK ^        | SDFFSQX1M  | 0.026 | 0.002 |   0.631 |    0.119 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[2][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[2][7] /SN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.800
  Arrival Time                  0.396
  Slack Time                   -0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.404 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.793 | 
     | REGISTER_FILE/\Reg_File_reg[2][7] | SN ^        | SDFFSQX2M | 0.642 | 0.007 |   0.396 |    0.800 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.404 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.390 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.343 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.290 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.236 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.183 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.128 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |   -0.111 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |   -0.035 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |   -0.001 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.061 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.094 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.120 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.164 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.202 | 
     | REF_CLK_M__L7_I5                  | A v -> Y ^  | CLKINVX32M | 0.028 | 0.032 |   0.638 |    0.234 | 
     | REGISTER_FILE/\Reg_File_reg[2][7] | CK ^        | SDFFSQX2M  | 0.028 | 0.003 |   0.641 |    0.237 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin CLK_DIV_RX/\count_reg[0] /CK 
Endpoint:   CLK_DIV_RX/\count_reg[0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  0.265
  Slack Time                   -0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^  |           | 0.000 |       |   0.000 |    0.401 | 
     | U6_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M  | 0.390 | 0.263 |   0.263 |    0.664 | 
     | CLK_DIV_RX/\count_reg[0] | RN ^        | SDFFRQX2M | 0.390 | 0.002 |   0.265 |    0.666 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.401 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.387 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX6M  | 0.010 | 0.012 |   0.025 |   -0.375 | 
     | U1_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M   | 0.074 | 0.090 |   0.115 |   -0.286 | 
     | UART_CLK_M__L1_I0        | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.158 |   -0.243 | 
     | UART_CLK_M__L2_I0        | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.185 |   -0.216 | 
     | UART_CLK_M__L3_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.234 |   -0.167 | 
     | UART_CLK_M__L4_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.289 |   -0.112 | 
     | UART_CLK_M__L5_I0        | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.321 |   -0.080 | 
     | UART_CLK_M__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.379 |   -0.022 | 
     | UART_CLK_M__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.431 |    0.030 | 
     | UART_CLK_M__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.484 |    0.083 | 
     | UART_CLK_M__L9_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.537 |    0.136 | 
     | UART_CLK_M__L10_I0       | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.601 |    0.201 | 
     | UART_CLK_M__L11_I0       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.629 |    0.229 | 
     | CLK_DIV_RX/\count_reg[0] | CK ^        | SDFFRQX2M  | 0.026 | 0.004 |   0.633 |    0.232 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin CLK_DIV_TX/\count_reg[2] /CK 
Endpoint:   CLK_DIV_TX/\count_reg[2] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.631
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.265
  Slack Time                   -0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^  |           | 0.000 |       |   0.000 |    0.399 | 
     | U6_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M  | 0.390 | 0.263 |   0.263 |    0.663 | 
     | CLK_DIV_TX/\count_reg[2] | RN ^        | SDFFRQX2M | 0.390 | 0.002 |   0.265 |    0.664 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.399 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.385 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX6M  | 0.010 | 0.012 |   0.025 |   -0.374 | 
     | U1_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M   | 0.074 | 0.090 |   0.115 |   -0.284 | 
     | UART_CLK_M__L1_I0        | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.158 |   -0.241 | 
     | UART_CLK_M__L2_I0        | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.185 |   -0.214 | 
     | UART_CLK_M__L3_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.234 |   -0.165 | 
     | UART_CLK_M__L4_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.289 |   -0.110 | 
     | UART_CLK_M__L5_I0        | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.321 |   -0.078 | 
     | UART_CLK_M__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.379 |   -0.020 | 
     | UART_CLK_M__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.431 |    0.032 | 
     | UART_CLK_M__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.484 |    0.085 | 
     | UART_CLK_M__L9_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.537 |    0.138 | 
     | UART_CLK_M__L10_I0       | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.601 |    0.202 | 
     | UART_CLK_M__L11_I0       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.629 |    0.230 | 
     | CLK_DIV_TX/\count_reg[2] | CK ^        | SDFFRQX2M  | 0.026 | 0.002 |   0.631 |    0.232 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin CLK_DIV_TX/\count_reg[1] /CK 
Endpoint:   CLK_DIV_TX/\count_reg[1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.631
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.265
  Slack Time                   -0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^  |           | 0.000 |       |   0.000 |    0.399 | 
     | U6_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M  | 0.390 | 0.263 |   0.263 |    0.663 | 
     | CLK_DIV_TX/\count_reg[1] | RN ^        | SDFFRQX2M | 0.390 | 0.001 |   0.265 |    0.664 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.399 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.385 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX6M  | 0.010 | 0.012 |   0.025 |   -0.374 | 
     | U1_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M   | 0.074 | 0.090 |   0.115 |   -0.284 | 
     | UART_CLK_M__L1_I0        | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.158 |   -0.241 | 
     | UART_CLK_M__L2_I0        | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.185 |   -0.214 | 
     | UART_CLK_M__L3_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.234 |   -0.165 | 
     | UART_CLK_M__L4_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.289 |   -0.110 | 
     | UART_CLK_M__L5_I0        | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.321 |   -0.078 | 
     | UART_CLK_M__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.379 |   -0.020 | 
     | UART_CLK_M__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.431 |    0.032 | 
     | UART_CLK_M__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.484 |    0.085 | 
     | UART_CLK_M__L9_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.537 |    0.138 | 
     | UART_CLK_M__L10_I0       | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.601 |    0.202 | 
     | UART_CLK_M__L11_I0       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.629 |    0.230 | 
     | CLK_DIV_TX/\count_reg[1] | CK ^        | SDFFRQX2M  | 0.026 | 0.002 |   0.631 |    0.232 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin CLK_DIV_TX/\count_reg[0] /CK 
Endpoint:   CLK_DIV_TX/\count_reg[0] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.631
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.265
  Slack Time                   -0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^  |           | 0.000 |       |   0.000 |    0.399 | 
     | U6_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M  | 0.390 | 0.263 |   0.263 |    0.662 | 
     | CLK_DIV_TX/\count_reg[0] | RN ^        | SDFFRQX2M | 0.390 | 0.001 |   0.265 |    0.664 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.399 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.385 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX6M  | 0.010 | 0.012 |   0.025 |   -0.374 | 
     | U1_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M   | 0.074 | 0.090 |   0.115 |   -0.284 | 
     | UART_CLK_M__L1_I0        | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.158 |   -0.241 | 
     | UART_CLK_M__L2_I0        | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.185 |   -0.214 | 
     | UART_CLK_M__L3_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.234 |   -0.165 | 
     | UART_CLK_M__L4_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.289 |   -0.110 | 
     | UART_CLK_M__L5_I0        | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.321 |   -0.078 | 
     | UART_CLK_M__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.379 |   -0.020 | 
     | UART_CLK_M__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.431 |    0.032 | 
     | UART_CLK_M__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.484 |    0.085 | 
     | UART_CLK_M__L9_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.537 |    0.138 | 
     | UART_CLK_M__L10_I0       | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.601 |    0.202 | 
     | UART_CLK_M__L11_I0       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.629 |    0.230 | 
     | CLK_DIV_TX/\count_reg[0] | CK ^        | SDFFRQX2M  | 0.026 | 0.001 |   0.631 |    0.232 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin CLK_DIV_RX/\count_reg[5] /CK 
Endpoint:   CLK_DIV_RX/\count_reg[5] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  0.267
  Slack Time                   -0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^  |           | 0.000 |       |   0.000 |    0.398 | 
     | U6_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M  | 0.390 | 0.263 |   0.263 |    0.662 | 
     | CLK_DIV_RX/\count_reg[5] | RN ^        | SDFFRQX2M | 0.390 | 0.004 |   0.267 |    0.666 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.398 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.384 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX6M  | 0.010 | 0.012 |   0.025 |   -0.373 | 
     | U1_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M   | 0.074 | 0.090 |   0.115 |   -0.283 | 
     | UART_CLK_M__L1_I0        | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.158 |   -0.240 | 
     | UART_CLK_M__L2_I0        | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.185 |   -0.213 | 
     | UART_CLK_M__L3_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.234 |   -0.164 | 
     | UART_CLK_M__L4_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.289 |   -0.109 | 
     | UART_CLK_M__L5_I0        | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.321 |   -0.077 | 
     | UART_CLK_M__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.379 |   -0.019 | 
     | UART_CLK_M__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.431 |    0.032 | 
     | UART_CLK_M__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.484 |    0.085 | 
     | UART_CLK_M__L9_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.537 |    0.139 | 
     | UART_CLK_M__L10_I0       | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.601 |    0.203 | 
     | UART_CLK_M__L11_I0       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.629 |    0.231 | 
     | CLK_DIV_RX/\count_reg[5] | CK ^        | SDFFRQX2M  | 0.026 | 0.003 |   0.632 |    0.234 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin CLK_DIV_RX/\count_reg[6] /CK 
Endpoint:   CLK_DIV_RX/\count_reg[6] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  0.267
  Slack Time                   -0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^  |           | 0.000 |       |   0.000 |    0.398 | 
     | U6_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M  | 0.390 | 0.263 |   0.263 |    0.662 | 
     | CLK_DIV_RX/\count_reg[6] | RN ^        | SDFFRQX2M | 0.390 | 0.004 |   0.267 |    0.665 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.398 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.384 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX6M  | 0.010 | 0.012 |   0.025 |   -0.373 | 
     | U1_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M   | 0.074 | 0.090 |   0.115 |   -0.283 | 
     | UART_CLK_M__L1_I0        | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.158 |   -0.240 | 
     | UART_CLK_M__L2_I0        | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.185 |   -0.213 | 
     | UART_CLK_M__L3_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.234 |   -0.164 | 
     | UART_CLK_M__L4_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.289 |   -0.109 | 
     | UART_CLK_M__L5_I0        | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.321 |   -0.077 | 
     | UART_CLK_M__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.379 |   -0.019 | 
     | UART_CLK_M__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.431 |    0.032 | 
     | UART_CLK_M__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.484 |    0.085 | 
     | UART_CLK_M__L9_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.537 |    0.139 | 
     | UART_CLK_M__L10_I0       | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.601 |    0.203 | 
     | UART_CLK_M__L11_I0       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.629 |    0.231 | 
     | CLK_DIV_RX/\count_reg[6] | CK ^        | SDFFRQX2M  | 0.026 | 0.003 |   0.632 |    0.234 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin CLK_DIV_RX/\count_reg[4] /CK 
Endpoint:   CLK_DIV_RX/\count_reg[4] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  0.267
  Slack Time                   -0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^  |           | 0.000 |       |   0.000 |    0.398 | 
     | U6_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M  | 0.390 | 0.263 |   0.263 |    0.661 | 
     | CLK_DIV_RX/\count_reg[4] | RN ^        | SDFFRQX2M | 0.390 | 0.004 |   0.267 |    0.665 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.398 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.384 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX6M  | 0.010 | 0.012 |   0.025 |   -0.373 | 
     | U1_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M   | 0.074 | 0.090 |   0.115 |   -0.283 | 
     | UART_CLK_M__L1_I0        | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.158 |   -0.240 | 
     | UART_CLK_M__L2_I0        | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.185 |   -0.213 | 
     | UART_CLK_M__L3_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.234 |   -0.164 | 
     | UART_CLK_M__L4_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.289 |   -0.109 | 
     | UART_CLK_M__L5_I0        | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.321 |   -0.077 | 
     | UART_CLK_M__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.379 |   -0.019 | 
     | UART_CLK_M__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.431 |    0.033 | 
     | UART_CLK_M__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.484 |    0.086 | 
     | UART_CLK_M__L9_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.537 |    0.139 | 
     | UART_CLK_M__L10_I0       | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.601 |    0.203 | 
     | UART_CLK_M__L11_I0       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.629 |    0.231 | 
     | CLK_DIV_RX/\count_reg[4] | CK ^        | SDFFRQX2M  | 0.026 | 0.003 |   0.632 |    0.234 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin CLK_DIV_RX/\count_reg[3] /CK 
Endpoint:   CLK_DIV_RX/\count_reg[3] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  0.267
  Slack Time                   -0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^  |           | 0.000 |       |   0.000 |    0.398 | 
     | U6_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M  | 0.390 | 0.263 |   0.263 |    0.661 | 
     | CLK_DIV_RX/\count_reg[3] | RN ^        | SDFFRQX2M | 0.390 | 0.004 |   0.267 |    0.665 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.398 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.384 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX6M  | 0.010 | 0.012 |   0.025 |   -0.373 | 
     | U1_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M   | 0.074 | 0.090 |   0.115 |   -0.283 | 
     | UART_CLK_M__L1_I0        | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.158 |   -0.240 | 
     | UART_CLK_M__L2_I0        | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.185 |   -0.213 | 
     | UART_CLK_M__L3_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.234 |   -0.164 | 
     | UART_CLK_M__L4_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.289 |   -0.109 | 
     | UART_CLK_M__L5_I0        | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.321 |   -0.077 | 
     | UART_CLK_M__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.379 |   -0.019 | 
     | UART_CLK_M__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.431 |    0.033 | 
     | UART_CLK_M__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.484 |    0.086 | 
     | UART_CLK_M__L9_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.537 |    0.139 | 
     | UART_CLK_M__L10_I0       | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.601 |    0.203 | 
     | UART_CLK_M__L11_I0       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.629 |    0.231 | 
     | CLK_DIV_RX/\count_reg[3] | CK ^        | SDFFRQX2M  | 0.026 | 0.003 |   0.632 |    0.234 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin CLK_DIV_RX/\count_reg[2] /CK 
Endpoint:   CLK_DIV_RX/\count_reg[2] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  0.267
  Slack Time                   -0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^  |           | 0.000 |       |   0.000 |    0.398 | 
     | U6_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M  | 0.390 | 0.263 |   0.263 |    0.661 | 
     | CLK_DIV_RX/\count_reg[2] | RN ^        | SDFFRQX2M | 0.390 | 0.003 |   0.267 |    0.665 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.398 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.384 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX6M  | 0.010 | 0.012 |   0.025 |   -0.373 | 
     | U1_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M   | 0.074 | 0.090 |   0.115 |   -0.283 | 
     | UART_CLK_M__L1_I0        | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.158 |   -0.240 | 
     | UART_CLK_M__L2_I0        | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.185 |   -0.213 | 
     | UART_CLK_M__L3_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.234 |   -0.164 | 
     | UART_CLK_M__L4_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.289 |   -0.109 | 
     | UART_CLK_M__L5_I0        | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.321 |   -0.077 | 
     | UART_CLK_M__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.379 |   -0.019 | 
     | UART_CLK_M__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.431 |    0.033 | 
     | UART_CLK_M__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.484 |    0.086 | 
     | UART_CLK_M__L9_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.537 |    0.139 | 
     | UART_CLK_M__L10_I0       | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.601 |    0.203 | 
     | UART_CLK_M__L11_I0       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.629 |    0.231 | 
     | CLK_DIV_RX/\count_reg[2] | CK ^        | SDFFRQX2M  | 0.026 | 0.002 |   0.632 |    0.234 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin CLK_DIV_RX/\count_reg[1] /CK 
Endpoint:   CLK_DIV_RX/\count_reg[1] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.631
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.267
  Slack Time                   -0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^  |           | 0.000 |       |   0.000 |    0.398 | 
     | U6_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M  | 0.390 | 0.263 |   0.263 |    0.661 | 
     | CLK_DIV_RX/\count_reg[1] | RN ^        | SDFFRQX2M | 0.390 | 0.003 |   0.267 |    0.664 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.398 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.384 | 
     | scan_clk__L2_I0          | A v -> Y ^  | CLKINVX6M  | 0.010 | 0.012 |   0.025 |   -0.372 | 
     | U1_mux2X1/U1             | B1 ^ -> Y ^ | AO2B2X2M   | 0.074 | 0.090 |   0.115 |   -0.283 | 
     | UART_CLK_M__L1_I0        | A ^ -> Y v  | CLKINVX8M  | 0.046 | 0.043 |   0.158 |   -0.240 | 
     | UART_CLK_M__L2_I0        | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.185 |   -0.213 | 
     | UART_CLK_M__L3_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.234 |   -0.163 | 
     | UART_CLK_M__L4_I0        | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.289 |   -0.109 | 
     | UART_CLK_M__L5_I0        | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.321 |   -0.076 | 
     | UART_CLK_M__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.058 |   0.379 |   -0.019 | 
     | UART_CLK_M__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.431 |    0.033 | 
     | UART_CLK_M__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.484 |    0.086 | 
     | UART_CLK_M__L9_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.537 |    0.139 | 
     | UART_CLK_M__L10_I0       | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.601 |    0.204 | 
     | UART_CLK_M__L11_I0       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.028 |   0.629 |    0.232 | 
     | CLK_DIV_RX/\count_reg[1] | CK ^        | SDFFRQX2M  | 0.026 | 0.002 |   0.631 |    0.234 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[13][6] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][6] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.393
  Slack Time                   -0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.288 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.677 | 
     | REGISTER_FILE/\Reg_File_reg[13][6] | RN ^        | SDFFRQX2M | 0.642 | 0.004 |   0.393 |    0.681 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.288 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.274 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.226 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.174 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.120 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.066 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.011 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.006 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.081 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.115 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.177 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.211 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.237 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.280 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.318 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.351 | 
     | REGISTER_FILE/\Reg_File_reg[13][6] | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.640 |    0.352 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[14][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[14][7] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.639
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.393
  Slack Time                   -0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.287 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.677 | 
     | REGISTER_FILE/\Reg_File_reg[14][7] | RN ^        | SDFFRQX2M | 0.642 | 0.004 |   0.393 |    0.680 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.287 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.274 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.226 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.173 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.120 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.066 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.011 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.006 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.082 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.115 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.178 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.211 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.237 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.281 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.318 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.351 | 
     | REGISTER_FILE/\Reg_File_reg[14][7] | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.639 |    0.352 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[14][6] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[14][6] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.395
  Slack Time                   -0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.287 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.676 | 
     | REGISTER_FILE/\Reg_File_reg[14][6] | RN ^        | SDFFRQX2M | 0.642 | 0.005 |   0.395 |    0.681 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.287 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.273 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.225 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.173 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.119 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.065 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.010 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.007 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.082 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.116 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.178 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.212 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.238 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.281 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.319 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.352 | 
     | REGISTER_FILE/\Reg_File_reg[14][6] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.641 |    0.354 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[13][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][7] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.639
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.395
  Slack Time                   -0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.286 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.675 | 
     | REGISTER_FILE/\Reg_File_reg[13][7] | RN ^        | SDFFRQX2M | 0.642 | 0.005 |   0.395 |    0.680 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.286 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.272 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.225 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.172 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.118 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.064 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.010 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.008 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.083 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.117 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.179 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.212 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.238 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.282 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.320 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.353 | 
     | REGISTER_FILE/\Reg_File_reg[13][7] | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.639 |    0.354 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[12][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[12][7] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.397
  Slack Time                   -0.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.285 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.674 | 
     | REGISTER_FILE/\Reg_File_reg[12][7] | RN ^        | SDFFRQX2M | 0.642 | 0.008 |   0.397 |    0.682 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.285 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.271 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.224 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.171 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.117 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.064 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.009 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.008 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.084 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.118 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.180 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.213 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.239 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.283 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.321 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.032 |   0.638 |    0.353 | 
     | REGISTER_FILE/\Reg_File_reg[12][7] | CK ^        | SDFFRQX2M  | 0.028 | 0.003 |   0.641 |    0.356 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[2][5] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[2][5] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.398
  Slack Time                   -0.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.284 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.673 | 
     | REGISTER_FILE/\Reg_File_reg[2][5] | RN ^        | SDFFRQX2M | 0.642 | 0.009 |   0.398 |    0.682 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.284 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.270 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.223 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.170 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.116 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.063 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.008 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.009 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.085 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.119 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.181 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.214 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.240 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.284 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.322 | 
     | REF_CLK_M__L7_I5                  | A v -> Y ^  | CLKINVX32M | 0.028 | 0.032 |   0.638 |    0.354 | 
     | REGISTER_FILE/\Reg_File_reg[2][5] | CK ^        | SDFFRQX2M  | 0.028 | 0.003 |   0.641 |    0.357 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[14][5] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[14][5] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.398
  Slack Time                   -0.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.284 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.673 | 
     | REGISTER_FILE/\Reg_File_reg[14][5] | RN ^        | SDFFRQX2M | 0.642 | 0.008 |   0.398 |    0.682 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.284 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.270 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.223 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.170 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.116 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.063 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.008 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.009 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.085 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.119 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.181 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.214 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.240 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.284 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.322 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.355 | 
     | REGISTER_FILE/\Reg_File_reg[14][5] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.641 |    0.357 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[13][5] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][5] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.398
  Slack Time                   -0.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.284 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.673 | 
     | REGISTER_FILE/\Reg_File_reg[13][5] | RN ^        | SDFFRQX2M | 0.642 | 0.008 |   0.398 |    0.682 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.284 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.270 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.223 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.170 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.116 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.063 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.008 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.009 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.085 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.119 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.181 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.214 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.240 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.284 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.322 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.355 | 
     | REGISTER_FILE/\Reg_File_reg[13][5] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.641 |    0.357 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[2][4] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[2][4] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.398
  Slack Time                   -0.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.284 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.673 | 
     | REGISTER_FILE/\Reg_File_reg[2][4] | RN ^        | SDFFRQX2M | 0.642 | 0.009 |   0.398 |    0.682 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.284 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.270 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.223 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.170 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.116 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.062 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.008 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.010 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.085 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.119 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.181 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.214 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.240 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.284 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.322 | 
     | REF_CLK_M__L7_I5                  | A v -> Y ^  | CLKINVX32M | 0.028 | 0.032 |   0.638 |    0.354 | 
     | REGISTER_FILE/\Reg_File_reg[2][4] | CK ^        | SDFFRQX2M  | 0.028 | 0.003 |   0.641 |    0.357 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[12][6] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[12][6] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.398
  Slack Time                   -0.283
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.283 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.672 | 
     | REGISTER_FILE/\Reg_File_reg[12][6] | RN ^        | SDFFRQX2M | 0.642 | 0.009 |   0.398 |    0.681 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.283 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.269 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.222 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.169 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.115 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.062 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.007 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.010 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.086 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.120 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.182 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.215 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.241 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.285 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.323 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.356 | 
     | REGISTER_FILE/\Reg_File_reg[12][6] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.641 |    0.357 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[2][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[2][3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.399
  Slack Time                   -0.283
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.283 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.672 | 
     | REGISTER_FILE/\Reg_File_reg[2][3] | RN ^        | SDFFRQX2M | 0.642 | 0.010 |   0.399 |    0.682 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.283 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.269 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.222 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.169 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.115 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.062 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.007 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.010 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.086 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.120 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.182 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.215 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.241 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.285 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.323 | 
     | REF_CLK_M__L7_I5                  | A v -> Y ^  | CLKINVX32M | 0.028 | 0.032 |   0.638 |    0.355 | 
     | REGISTER_FILE/\Reg_File_reg[2][3] | CK ^        | SDFFRQX2M  | 0.028 | 0.003 |   0.641 |    0.358 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[14][4] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[14][4] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.399
  Slack Time                   -0.283
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.283 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.672 | 
     | REGISTER_FILE/\Reg_File_reg[14][4] | RN ^        | SDFFRQX2M | 0.642 | 0.009 |   0.399 |    0.682 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.283 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.269 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.222 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.169 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.115 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.062 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.007 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.010 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.086 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.120 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.182 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.215 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.241 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.285 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.323 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.356 | 
     | REGISTER_FILE/\Reg_File_reg[14][4] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.641 |    0.358 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[13][4] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][4] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.644
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.402
  Slack Time                   -0.283
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.283 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.672 | 
     | REGISTER_FILE/\Reg_File_reg[13][4] | RN ^        | SDFFRQX2M | 0.642 | 0.013 |   0.402 |    0.685 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.283 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.269 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.222 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.169 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.115 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.061 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.007 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.011 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.086 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.120 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.182 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.215 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.241 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.285 | 
     | REF_CLK_M__L6_I0                   | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.041 |   0.609 |    0.326 | 
     | REF_CLK_M__L7_I0                   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.031 |   0.640 |    0.357 | 
     | REGISTER_FILE/\Reg_File_reg[13][4] | CK ^        | SDFFRQX2M  | 0.028 | 0.004 |   0.644 |    0.361 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[2][6] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[2][6] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.399
  Slack Time                   -0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.282 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.672 | 
     | REGISTER_FILE/\Reg_File_reg[2][6] | RN ^        | SDFFRQX2M | 0.642 | 0.010 |   0.399 |    0.682 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.282 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.269 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.221 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.168 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.115 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.061 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.006 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.011 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.086 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.120 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.182 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.216 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.242 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.285 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.323 | 
     | REF_CLK_M__L7_I5                  | A v -> Y ^  | CLKINVX32M | 0.028 | 0.032 |   0.638 |    0.356 | 
     | REGISTER_FILE/\Reg_File_reg[2][6] | CK ^        | SDFFRQX2M  | 0.028 | 0.003 |   0.641 |    0.358 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[14][1] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[14][1] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.399
  Slack Time                   -0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.282 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.672 | 
     | REGISTER_FILE/\Reg_File_reg[14][1] | RN ^        | SDFFRQX2M | 0.642 | 0.010 |   0.399 |    0.682 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.282 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.269 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.221 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.168 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.115 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.061 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.006 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.011 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.087 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.120 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.183 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.216 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.242 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.285 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.323 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.032 |   0.638 |    0.356 | 
     | REGISTER_FILE/\Reg_File_reg[14][1] | CK ^        | SDFFRQX2M  | 0.028 | 0.003 |   0.641 |    0.358 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[14][2] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[14][2] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.644
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.403
  Slack Time                   -0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.282 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.671 | 
     | REGISTER_FILE/\Reg_File_reg[14][2] | RN ^        | SDFFRQX2M | 0.642 | 0.014 |   0.403 |    0.685 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.282 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.268 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.221 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.168 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.114 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.061 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.006 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.011 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.087 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.120 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.183 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.216 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.242 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.286 | 
     | REF_CLK_M__L6_I0                   | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.041 |   0.609 |    0.327 | 
     | REF_CLK_M__L7_I0                   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.031 |   0.640 |    0.358 | 
     | REGISTER_FILE/\Reg_File_reg[14][2] | CK ^        | SDFFRQX2M  | 0.028 | 0.004 |   0.644 |    0.362 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[12][5] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[12][5] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.400
  Slack Time                   -0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.282 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.671 | 
     | REGISTER_FILE/\Reg_File_reg[12][5] | RN ^        | SDFFRQX2M | 0.642 | 0.010 |   0.400 |    0.682 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.282 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.268 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.221 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.168 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.114 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.061 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.006 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.011 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.087 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.120 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.183 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.216 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.242 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.286 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.324 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.356 | 
     | REGISTER_FILE/\Reg_File_reg[12][5] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.641 |    0.359 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[13][0] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][0] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.400
  Slack Time                   -0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.282 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.671 | 
     | REGISTER_FILE/\Reg_File_reg[13][0] | RN ^        | SDFFRQX2M | 0.642 | 0.011 |   0.400 |    0.682 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.282 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.268 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.221 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.168 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.114 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.060 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.006 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.012 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.087 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.121 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.183 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.216 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.242 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.286 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.324 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.357 | 
     | REGISTER_FILE/\Reg_File_reg[13][0] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.641 |    0.359 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[3][4] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[3][4] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.400
  Slack Time                   -0.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.281 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.670 | 
     | REGISTER_FILE/\Reg_File_reg[3][4] | RN ^        | SDFFRQX2M | 0.642 | 0.011 |   0.400 |    0.681 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.281 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.267 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.220 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.167 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.113 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.060 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.005 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.012 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.088 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.121 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.184 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.217 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.243 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.287 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.325 | 
     | REF_CLK_M__L7_I6                  | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.638 |    0.357 | 
     | REGISTER_FILE/\Reg_File_reg[3][4] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.640 |    0.359 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[14][0] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[14][0] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.638
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.679
  Arrival Time                  0.398
  Slack Time                   -0.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.281 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.670 | 
     | REGISTER_FILE/\Reg_File_reg[14][0] | RN ^        | SDFFRQX2M | 0.642 | 0.009 |   0.398 |    0.679 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.281 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.267 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.220 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.167 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.113 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.060 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.005 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.012 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.088 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.121 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.184 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.217 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.243 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.287 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.325 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.032 |   0.638 |    0.357 | 
     | REGISTER_FILE/\Reg_File_reg[14][0] | CK ^        | SDFFRQX2M  | 0.028 | 0.000 |   0.638 |    0.357 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[3][2] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[3][2] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.400
  Slack Time                   -0.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.281 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.670 | 
     | REGISTER_FILE/\Reg_File_reg[3][2] | RN ^        | SDFFRQX2M | 0.642 | 0.011 |   0.400 |    0.681 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.281 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.267 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.220 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.167 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.113 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.060 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.005 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.012 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.088 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.122 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.184 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.217 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.243 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.287 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.325 | 
     | REF_CLK_M__L7_I6                  | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.638 |    0.357 | 
     | REGISTER_FILE/\Reg_File_reg[3][2] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.640 |    0.359 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[3][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[3][3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.400
  Slack Time                   -0.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.281 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.670 | 
     | REGISTER_FILE/\Reg_File_reg[3][3] | RN ^        | SDFFRQX2M | 0.642 | 0.011 |   0.400 |    0.681 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.281 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.267 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.220 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.167 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.113 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.060 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.005 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.012 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.088 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.122 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.184 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.217 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.243 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.287 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.325 | 
     | REF_CLK_M__L7_I6                  | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.638 |    0.357 | 
     | REGISTER_FILE/\Reg_File_reg[3][3] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.640 |    0.359 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[3][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[3][7] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.400
  Slack Time                   -0.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.281 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.670 | 
     | REGISTER_FILE/\Reg_File_reg[3][7] | RN ^        | SDFFRQX2M | 0.642 | 0.011 |   0.400 |    0.681 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.281 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.267 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.220 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.167 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.113 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.060 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.005 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.012 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.088 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.122 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.184 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.217 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.243 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.287 | 
     | REF_CLK_M__L6_I1                  | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.325 | 
     | REF_CLK_M__L7_I6                  | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.638 |    0.357 | 
     | REGISTER_FILE/\Reg_File_reg[3][7] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.640 |    0.359 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[14][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[14][3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.644
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.404
  Slack Time                   -0.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.281 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.670 | 
     | REGISTER_FILE/\Reg_File_reg[14][3] | RN ^        | SDFFRQX2M | 0.642 | 0.015 |   0.404 |    0.685 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.281 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.267 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.220 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.167 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.113 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.059 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.005 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.013 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.088 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.122 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.184 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.217 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.243 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.287 | 
     | REF_CLK_M__L6_I0                   | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.041 |   0.609 |    0.328 | 
     | REF_CLK_M__L7_I0                   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.031 |   0.640 |    0.359 | 
     | REGISTER_FILE/\Reg_File_reg[14][3] | CK ^        | SDFFRQX2M  | 0.028 | 0.004 |   0.644 |    0.363 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[13][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.644
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.404
  Slack Time                   -0.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.280 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.670 | 
     | REGISTER_FILE/\Reg_File_reg[13][3] | RN ^        | SDFFRQX2M | 0.642 | 0.015 |   0.404 |    0.685 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.280 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.267 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.219 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.166 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.113 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.059 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.004 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.013 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.088 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.122 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.184 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.218 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.244 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.287 | 
     | REF_CLK_M__L6_I0                   | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.041 |   0.609 |    0.328 | 
     | REF_CLK_M__L7_I0                   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.031 |   0.640 |    0.359 | 
     | REGISTER_FILE/\Reg_File_reg[13][3] | CK ^        | SDFFRQX2M  | 0.028 | 0.004 |   0.644 |    0.364 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[12][4] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[12][4] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.402
  Slack Time                   -0.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.280 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.669 | 
     | REGISTER_FILE/\Reg_File_reg[12][4] | RN ^        | SDFFRQX2M | 0.642 | 0.012 |   0.402 |    0.682 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.280 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.266 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.219 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.166 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.112 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.059 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.004 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.013 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.089 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.122 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.185 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.218 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.244 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.288 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.326 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.639 |    0.358 | 
     | REGISTER_FILE/\Reg_File_reg[12][4] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.641 |    0.361 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[12][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[12][3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.644
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.405
  Slack Time                   -0.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.280 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.669 | 
     | REGISTER_FILE/\Reg_File_reg[12][3] | RN ^        | SDFFRQX2M | 0.642 | 0.016 |   0.405 |    0.685 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.280 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.266 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.219 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.166 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.112 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.059 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.004 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.013 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.089 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.123 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.185 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.218 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.244 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.288 | 
     | REF_CLK_M__L6_I0                   | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.041 |   0.609 |    0.329 | 
     | REF_CLK_M__L7_I0                   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.031 |   0.640 |    0.360 | 
     | REGISTER_FILE/\Reg_File_reg[12][3] | CK ^        | SDFFRQX2M  | 0.028 | 0.004 |   0.644 |    0.364 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[4][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[4][3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.644
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.405
  Slack Time                   -0.280
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.280 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.669 | 
     | REGISTER_FILE/\Reg_File_reg[4][3] | RN ^        | SDFFRQX2M | 0.642 | 0.016 |   0.405 |    0.685 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.280 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.266 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.218 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.166 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.112 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.058 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.003 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.014 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.089 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.123 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.185 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.219 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.245 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.288 | 
     | REF_CLK_M__L6_I0                  | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.041 |   0.609 |    0.329 | 
     | REF_CLK_M__L7_I0                  | A v -> Y ^  | CLKINVX32M | 0.028 | 0.031 |   0.640 |    0.360 | 
     | REGISTER_FILE/\Reg_File_reg[4][3] | CK ^        | SDFFRQX2M  | 0.028 | 0.004 |   0.644 |    0.364 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[6][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[6][3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.643
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.684
  Arrival Time                  0.405
  Slack Time                   -0.279
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.279 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.668 | 
     | REGISTER_FILE/\Reg_File_reg[6][3] | RN ^        | SDFFRQX2M | 0.642 | 0.016 |   0.405 |    0.684 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.279 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.265 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.218 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.165 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.111 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.058 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.003 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.014 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.090 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.124 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.186 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.219 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.245 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.289 | 
     | REF_CLK_M__L6_I0                  | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.041 |   0.609 |    0.330 | 
     | REF_CLK_M__L7_I0                  | A v -> Y ^  | CLKINVX32M | 0.028 | 0.031 |   0.640 |    0.361 | 
     | REGISTER_FILE/\Reg_File_reg[6][3] | CK ^        | SDFFRQX2M  | 0.028 | 0.004 |   0.643 |    0.364 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[5][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[5][3] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.643
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.684
  Arrival Time                  0.405
  Slack Time                   -0.279
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.279 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.668 | 
     | REGISTER_FILE/\Reg_File_reg[5][3] | RN ^        | SDFFRQX2M | 0.642 | 0.016 |   0.405 |    0.684 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.279 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.265 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.218 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.165 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.111 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.058 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.003 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.014 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.090 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.124 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.186 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.219 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.245 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.289 | 
     | REF_CLK_M__L6_I0                  | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.041 |   0.609 |    0.330 | 
     | REF_CLK_M__L7_I0                  | A v -> Y ^  | CLKINVX32M | 0.028 | 0.031 |   0.640 |    0.361 | 
     | REGISTER_FILE/\Reg_File_reg[5][3] | CK ^        | SDFFRQX2M  | 0.028 | 0.003 |   0.643 |    0.364 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[6][2] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[6][2] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.643
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.684
  Arrival Time                  0.406
  Slack Time                   -0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^  |           | 0.000 |       |   0.000 |    0.277 | 
     | U5_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.667 | 
     | REGISTER_FILE/\Reg_File_reg[6][2] | RN ^        | SDFFRQX2M | 0.642 | 0.017 |   0.406 |    0.684 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.277 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.263 | 
     | scan_clk__L2_I1                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.216 | 
     | scan_clk__L3_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.163 | 
     | scan_clk__L4_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.109 | 
     | scan_clk__L5_I0                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.056 | 
     | scan_clk__L6_I0                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |   -0.001 | 
     | scan_clk__L7_I0                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.016 | 
     | U0_mux2X1/U1                      | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.092 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.125 | 
     | REF_CLK_M__L2_I0                  | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.188 | 
     | REF_CLK_M__L3_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.221 | 
     | REF_CLK_M__L4_I0                  | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.247 | 
     | REF_CLK_M__L5_I0                  | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.291 | 
     | REF_CLK_M__L6_I0                  | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.041 |   0.609 |    0.332 | 
     | REF_CLK_M__L7_I0                  | A v -> Y ^  | CLKINVX32M | 0.028 | 0.031 |   0.640 |    0.363 | 
     | REGISTER_FILE/\Reg_File_reg[6][2] | CK ^        | SDFFRQX2M  | 0.028 | 0.003 |   0.643 |    0.365 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[11][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[11][7] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.407
  Slack Time                   -0.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.275 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.664 | 
     | REGISTER_FILE/\Reg_File_reg[11][7] | RN ^        | SDFFRQX2M | 0.642 | 0.017 |   0.407 |    0.682 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.275 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.261 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.214 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.161 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.107 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.054 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |    0.001 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.018 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.094 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.127 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.190 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.223 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.249 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.293 | 
     | REF_CLK_M__L6_I0                   | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.041 |   0.609 |    0.334 | 
     | REF_CLK_M__L7_I1                   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.030 |   0.639 |    0.364 | 
     | REGISTER_FILE/\Reg_File_reg[11][7] | CK ^        | SDFFRQX2M  | 0.028 | 0.002 |   0.641 |    0.366 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[13][2] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[13][2] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.639
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.405
  Slack Time                   -0.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.275 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.664 | 
     | REGISTER_FILE/\Reg_File_reg[13][2] | RN ^        | SDFFRQX2M | 0.642 | 0.016 |   0.405 |    0.680 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.275 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.261 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.214 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.161 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.107 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.054 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |    0.001 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.018 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.094 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.127 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.190 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.223 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.249 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.293 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.331 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.032 |   0.638 |    0.363 | 
     | REGISTER_FILE/\Reg_File_reg[13][2] | CK ^        | SDFFRQX2M  | 0.028 | 0.001 |   0.639 |    0.364 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin REGISTER_FILE/\Reg_File_reg[12][2] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[12][2] /RN (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.406
  Slack Time                   -0.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^  |           | 0.000 |       |   0.000 |    0.275 | 
     | U5_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M  | 0.642 | 0.389 |   0.389 |    0.664 | 
     | REGISTER_FILE/\Reg_File_reg[12][2] | RN ^        | SDFFRQX2M | 0.642 | 0.016 |   0.406 |    0.681 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.275 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.261 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.047 |   0.061 |   -0.214 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.114 |   -0.161 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.168 |   -0.107 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.054 |   0.221 |   -0.054 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.276 |    0.001 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.293 |    0.018 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.051 | 0.076 |   0.369 |    0.094 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.034 | 0.034 |   0.403 |    0.128 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.037 | 0.062 |   0.465 |    0.190 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.498 |    0.223 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.029 | 0.026 |   0.524 |    0.249 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.044 |   0.568 |    0.293 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.038 |   0.606 |    0.331 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.028 | 0.032 |   0.638 |    0.363 | 
     | REGISTER_FILE/\Reg_File_reg[12][2] | CK ^        | SDFFRQX2M  | 0.028 | 0.002 |   0.640 |    0.365 | 
     +----------------------------------------------------------------------------------------------------+ 

