entry: 2147483648
Global frequency set at 1000000000000 ticks per second
      0: global: BTB: Creating BTB object.
entry: 2147483648
0x561e55f6a420
arch == Riscv64
      0: Creating MemDepUnit 0 object.
      0: global: StoreSet: Creating store set object.
      0: global: StoreSet: SSIT size: 1024, LFST size: 1024.
      0: Creating MemDepUnit 1 object.
      0: global: StoreSet: Creating store set object.
      0: global: StoreSet: SSIT size: 1024, LFST size: 1024.
      0: Creating MemDepUnit 2 object.
      0: global: StoreSet: Creating store set object.
      0: global: StoreSet: SSIT size: 1024, LFST size: 1024.
      0: Creating MemDepUnit 3 object.
      0: global: StoreSet: Creating store set object.
      0: global: StoreSet: SSIT size: 1024, LFST size: 1024.
      0: system.cpu.iq: IQ sharing policy set to Partitioned:64 entries per thread.
      0: system.cpu.iew.lsq: LSQ sharing policy set to Partitioned: 32 entries per LQ | 32 entries per SQ
      0: system.cpu.iew.lsq.thread0: Creating LSQUnit0 object.
      0: system.cpu.freelist: Creating new free list object.
      0: system.cpu.rob: ROB sharing policy set to Partitioned
      0: system.cpu: Creating O3CPU object.
      0: system.cpu: Workload[0] process is 0      0: global: Calling activate on Thread Context 0
      0: system.cpu: [tid:0] Calling activate thread.
      0: system.cpu: [tid:0] Adding to active threads list
      0: system.cpu: Activity: 1
      0: system.cpu.fetch: Waking up from quiesce
done CPU::activateContext
done ThreadContext::activate()
      0: system.cpu.commit: Generating TC squash event for [tid:0]
      0: system.cpu.fetch: Activating stage.
      0: system.cpu: Activity: 2
      0: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
      0: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
      0: system.cpu: Activity: 3
      0: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
      0: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
      0: system.cpu.rob: Setting active threads list pointer.
      0: system.cpu: Activity: 4
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 21.2.1.0
gem5 compiled May 28 2022 14:02:51
gem5 started Jun  2 2022 17:41:15
gem5 executing on instance-1, pid 12578
command line: build/STRAIGHT/gem5.opt --debug-flags=O3CPUAll configs/learning_gem5/part1/simple.py

Beginning simulation!
      0: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
      0: system.cpu.fetch: Running stage.
      0: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000000
this_rp: 0
      0: system.cpu.fetch: [tid:0] Attempting to translate and read instruction, starting at PC (0x80000000=>0x80000008).(0=>1).
      0: system.cpu.fetch: [tid:0] Fetching cache line 0x80000000 for addr 0x80000000
      0: system.cpu: CPU already running.
      0: system.cpu.fetch: Fetch: Doing instruction read.
      0: system.cpu.fetch: [tid:0] Doing Icache access.
      0: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
      0: system.cpu.fetch: Deactivating stage.
      0: system.cpu: Activity: 3
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
      0: system.cpu.decode: Processing [tid:0]
      0: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
      0: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
      0: system.cpu.rename: Processing [tid:0]
      0: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
      0: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
      0: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
      0: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
      0: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
      0: system.cpu.iew: Issue: Processing [tid:0]
      0: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
      0: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
      0: system.cpu.iq: Not able to schedule any instructions.
      0: system.cpu.iew: Processing [tid:0]
      0: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
      0: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
      0: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
      0: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
      0: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
      0: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
      0: system.cpu.iew: IEW switching to idle
      0: system.cpu.iew: Deactivating stage.
      0: system.cpu: Activity: 2
      0: system.cpu.iew: Activity this cycle.
      0: system.cpu.rob: Does not need to squash due to being empty [sn:0]
      0: system.cpu.commit: Squashing from TC, restarting at PC (0x80000000=>0x80000008).(0=>1)
      0: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
      0: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
      0: system.cpu: Scheduling next tick!
   1000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
   1000: system.cpu.fetch: Running stage.
   1000: system.cpu.fetch: There are no more threads available to fetch from.
   1000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
   1000: system.cpu.decode: Processing [tid:0]
   1000: system.cpu.decode: [tid:0] Squashing instructions due to squash from commit.
   1000: system.cpu.decode: [tid:0] Squashing.
Rename::sortInsts() insts_from_decode: 
   1000: system.cpu.rename: Processing [tid:0]
   1000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
   1000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   1000: system.cpu.rename: [tid:0] Squashing instructions due to squash from commit.
   1000: system.cpu.rename: [tid:0] [squash sn:0] Squashing instructions.
IEW::sortInsts() insts_from_rename: 0
   1000: system.cpu.iew: Issue: Processing [tid:0]
   1000: system.cpu.iew: [tid:0] Squashing all instructions.
   1000: system.cpu.iq: [tid:0] Starting to squash instructions in the IQ.
   1000: system.cpu.iq: [tid:0] Squashing until sequence number 0!
   1000: global: StoreSet: Squashing until inum 0
   1000: system.cpu.iew.lsq.thread0: Squashing until [sn:0]!(Loads:0 Stores:0)
   1000: system.cpu.iew: Removing skidbuffer instructions until [sn:0] [tid:0]
   1000: system.cpu.iew: [tid:0] Removing incoming rename instructions
executeInsts()
Available Instructions: 
insts_to_execute 0
   1000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   1000: system.cpu.iq: Not able to schedule any instructions.
   1000: system.cpu.iew: Processing [tid:0]
   1000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   1000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   1000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   1000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   1000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   1000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   1000: system.cpu.iew: Activity this cycle.
   1000: system.cpu: Activity: 3
   1000: system.cpu.commit: Getting instructions from Rename stage.
   1000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   1000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
   1000: system.cpu.commit: Deactivating stage.
   1000: system.cpu: Activity: 2
END OF commit.tick()
   1000: system.cpu: Scheduling next tick!
   2000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
   2000: system.cpu.fetch: Running stage.
   2000: system.cpu.fetch: There are no more threads available to fetch from.
   2000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
   2000: system.cpu.decode: Processing [tid:0]
   2000: system.cpu.decode: [tid:0] Done squashing, switching to running.
   2000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   2000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   2000: system.cpu.rename: Processing [tid:0]
   2000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
   2000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   2000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   2000: system.cpu.rename: [tid:0] Done squashing, switching to running.
   2000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   2000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   2000: system.cpu.iew: Issue: Processing [tid:0]
   2000: system.cpu.iew: [tid:0] Done squashing, switching to running.
   2000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   2000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   2000: system.cpu.iq: Not able to schedule any instructions.
   2000: system.cpu.iew: Processing [tid:0]
   2000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   2000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   2000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   2000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   2000: system.cpu.commit: Getting instructions from Rename stage.
   2000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   2000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   2000: system.cpu: Scheduling next tick!
   3000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
   3000: system.cpu.fetch: Running stage.
   3000: system.cpu.fetch: There are no more threads available to fetch from.
   3000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
   3000: system.cpu.decode: Processing [tid:0]
   3000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   3000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   3000: system.cpu.rename: Processing [tid:0]
   3000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
   3000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   3000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   3000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   3000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   3000: system.cpu.iew: Issue: Processing [tid:0]
   3000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   3000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   3000: system.cpu.iq: Not able to schedule any instructions.
   3000: system.cpu.iew: Processing [tid:0]
   3000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   3000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   3000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   3000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   3000: system.cpu.commit: Getting instructions from Rename stage.
   3000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   3000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   3000: system.cpu: Scheduling next tick!
   4000: system.cpu: 

O3CPU: Ticking main, O3CPU.
   4000: system.cpu.fetch: [tid:0] Squashing instructions due to squash from commit.
   4000: system.cpu.fetch: [tid:0] Squash from commit.
   4000: system.cpu.fetch: [tid:0] Squashing, setting PC to: (0x80000000=>0x80000008).(0=>1).
new_pc: 2147483648
new_rp: 0
   4000: system.cpu.fetch: [tid:0] Squashing outstanding Icache miss.
   4000: system.cpu: Thread 0: Deleting instructions from instruction list.
stalls[tid].decode: 0
   4000: system.cpu.fetch: Running stage.
   4000: system.cpu.fetch: There are no more threads available to fetch from.
   4000: system.cpu.fetch: [tid:0] Fetch is squashing!
Record number of instructions fetched: 0
   4000: system.cpu.fetch: [tid:0] Activating stage.
   4000: system.cpu: Activity: 3
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
   4000: system.cpu.decode: Processing [tid:0]
   4000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   4000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   4000: system.cpu.rename: Processing [tid:0]
   4000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
   4000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   4000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   4000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   4000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   4000: system.cpu.iew: Issue: Processing [tid:0]
   4000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   4000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   4000: system.cpu.iq: Not able to schedule any instructions.
   4000: system.cpu.iew: Processing [tid:0]
   4000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   4000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   4000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   4000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   4000: system.cpu.commit: Getting instructions from Rename stage.
   4000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   4000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   4000: system.cpu: Scheduling next tick!
   5000: system.cpu: 

O3CPU: Ticking main, O3CPU.
   5000: system.cpu.fetch: [tid:0] Done squashing, switching to running.
stalls[tid].decode: 0
   5000: system.cpu.fetch: Running stage.
   5000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000000
this_rp: 0
   5000: system.cpu.fetch: [tid:0] Attempting to translate and read instruction, starting at PC (0x80000000=>0x80000008).(0=>1).
   5000: system.cpu.fetch: [tid:0] Fetching cache line 0x80000000 for addr 0x80000000
   5000: system.cpu: CPU already running.
   5000: system.cpu.fetch: Fetch: Doing instruction read.
   5000: system.cpu.fetch: [tid:0] Doing Icache access.
   5000: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
   5000: system.cpu.fetch: Deactivating stage.
   5000: system.cpu: Activity: 2
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
   5000: system.cpu.decode: Processing [tid:0]
   5000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   5000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   5000: system.cpu.rename: Processing [tid:0]
   5000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
   5000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   5000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   5000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   5000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   5000: system.cpu.iew: Issue: Processing [tid:0]
   5000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   5000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   5000: system.cpu.iq: Not able to schedule any instructions.
   5000: system.cpu.iew: Processing [tid:0]
   5000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   5000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   5000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   5000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   5000: system.cpu.commit: Getting instructions from Rename stage.
   5000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   5000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   5000: system.cpu: Scheduling next tick!
   6000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
   6000: system.cpu.fetch: Running stage.
   6000: system.cpu.fetch: There are no more threads available to fetch from.
   6000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
   6000: system.cpu.decode: Processing [tid:0]
   6000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   6000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   6000: system.cpu.rename: Processing [tid:0]
   6000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
   6000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   6000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   6000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   6000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   6000: system.cpu.iew: Issue: Processing [tid:0]
   6000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   6000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   6000: system.cpu.iq: Not able to schedule any instructions.
   6000: system.cpu.iew: Processing [tid:0]
   6000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   6000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   6000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   6000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   6000: system.cpu.commit: Getting instructions from Rename stage.
   6000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   6000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   6000: system.cpu: Scheduling next tick!
   7000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
   7000: system.cpu.fetch: Running stage.
   7000: system.cpu.fetch: There are no more threads available to fetch from.
   7000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
   7000: system.cpu.decode: Processing [tid:0]
   7000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   7000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   7000: system.cpu.rename: Processing [tid:0]
   7000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
   7000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   7000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   7000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   7000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   7000: system.cpu.iew: Issue: Processing [tid:0]
   7000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   7000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   7000: system.cpu.iq: Not able to schedule any instructions.
   7000: system.cpu.iew: Processing [tid:0]
   7000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   7000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   7000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   7000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   7000: system.cpu.commit: Getting instructions from Rename stage.
   7000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   7000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   7000: system.cpu: Scheduling next tick!
   8000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
   8000: system.cpu.fetch: Running stage.
   8000: system.cpu.fetch: There are no more threads available to fetch from.
   8000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
   8000: system.cpu.decode: Processing [tid:0]
   8000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   8000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   8000: system.cpu.rename: Processing [tid:0]
   8000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
   8000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   8000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   8000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   8000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   8000: system.cpu.iew: Issue: Processing [tid:0]
   8000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   8000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   8000: system.cpu.iq: Not able to schedule any instructions.
   8000: system.cpu.iew: Processing [tid:0]
   8000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   8000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   8000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   8000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   8000: system.cpu.commit: Getting instructions from Rename stage.
   8000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   8000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   8000: system.cpu: Scheduling next tick!
   9000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
   9000: system.cpu.fetch: Running stage.
   9000: system.cpu.fetch: There are no more threads available to fetch from.
   9000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
   9000: system.cpu.decode: Processing [tid:0]
   9000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
   9000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
   9000: system.cpu.rename: Processing [tid:0]
   9000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
   9000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
   9000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
   9000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
   9000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
   9000: system.cpu.iew: Issue: Processing [tid:0]
   9000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
   9000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
   9000: system.cpu.iq: Not able to schedule any instructions.
   9000: system.cpu.iew: Processing [tid:0]
   9000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
   9000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
   9000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
   9000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
   9000: system.cpu.commit: Getting instructions from Rename stage.
   9000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
   9000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
   9000: system.cpu: Scheduling next tick!
  10000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  10000: system.cpu.fetch: Running stage.
  10000: system.cpu.fetch: There are no more threads available to fetch from.
  10000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  10000: system.cpu.decode: Processing [tid:0]
  10000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  10000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  10000: system.cpu.rename: Processing [tid:0]
  10000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  10000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  10000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  10000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  10000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  10000: system.cpu.iew: Issue: Processing [tid:0]
  10000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  10000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  10000: system.cpu.iq: Not able to schedule any instructions.
  10000: system.cpu.iew: Processing [tid:0]
  10000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  10000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  10000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  10000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  10000: system.cpu.commit: Getting instructions from Rename stage.
  10000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  10000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  10000: system.cpu: Activity: 1
  10000: system.cpu: Scheduling next tick!
  11000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  11000: system.cpu.fetch: Running stage.
  11000: system.cpu.fetch: There are no more threads available to fetch from.
  11000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  11000: system.cpu.decode: Processing [tid:0]
  11000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  11000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  11000: system.cpu.rename: Processing [tid:0]
  11000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  11000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  11000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  11000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  11000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  11000: system.cpu.iew: Issue: Processing [tid:0]
  11000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  11000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  11000: system.cpu.iq: Not able to schedule any instructions.
  11000: system.cpu.iew: Processing [tid:0]
  11000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  11000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  11000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  11000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  11000: system.cpu.commit: Getting instructions from Rename stage.
  11000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  11000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  11000: system.cpu: Activity: 0
  11000: system.cpu: No activity left!
  11000: system.cpu: Idle!
  77000: system.cpu.icache_port: Fetch unit received timing
  77000: system.cpu.fetch: [tid:0] Waking up from cache miss.
  82000: system.cpu.icache_port: Fetch unit received timing
  82000: system.cpu.fetch: [tid:0] Waking up from cache miss.
  82000: system.cpu: Waking up CPU
  82000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
  82000: system.cpu.fetch: Activating stage.
  82000: system.cpu: Activity: 1
  82000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  82000: system.cpu.fetch: Running stage.
  82000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000000
this_rp: 0
  82000: system.cpu.fetch: [tid:0] Icache miss is complete.
  82000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
 sizeof(machInst): 8
  82000: system.cpu.decoder: Requesting bytes 0x0080006f from address 0x80000000
not compressed probably correct
  82000: system.cpu.decoder: Decoding instruction 0x80006f at address 0x80000000
imm before sext: 0x8
imm after sext: 0x8
imm after sext in dec: 8
  82000: system.cpu.decoder: Decode: Decoded jal instruction: 0x80006f
  82000: global: DynInst: [sn:1] Instruction created. Instcount for system.cpu = 1
  82000: system.cpu.fetch: [tid:0] Instruction PC (0x80000000=>0x80000008).(0=>1) created [sn:1].
enterered Jal::generateDisassembly
love it
no of indices1
why tho
idx: 0
crying
ss.str(): jal [0], 8
  82000: system.cpu.fetch: [tid:0] Instruction is: jal [0], 8
  82000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
npc(): 0x80000008
pc(): 0x80000000
pcstate::advace() instwidth : 8
  82000: system.cpu.fetch: [tid:0] [sn:1] Branch at PC 0x80000000 predicted to be not taken
  82000: system.cpu.fetch: [tid:0] [sn:1] Branch at PC 0x80000000 predicted to go to (0x80000008=>0x80000010).(0=>1)
 sizeof(machInst): 8
  82000: system.cpu.decoder: Requesting bytes 0x00000013 from address 0x80000008
not compressed probably correct
  82000: system.cpu.decoder: Decoding instruction 0x13 at address 0x80000008
  82000: system.cpu.decoder: Decode: Decoded addi instruction: 0x13
  82000: global: DynInst: [sn:2] Instruction created. Instcount for system.cpu = 2
  82000: system.cpu.fetch: [tid:0] Instruction PC (0x80000008=>0x80000010).(0=>1) created [sn:2].
  82000: system.cpu.fetch: [tid:0] Instruction is: addi [1], [1], 0
  82000: system.cpu.fetch: [tid:0] Fetch queue entry created (2/32).
npc(): 0x80000010
pc(): 0x80000008
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
  82000: system.cpu.decoder: Requesting bytes 0x00000013 from address 0x80000010
not compressed probably correct
  82000: system.cpu.decoder: Decoding instruction 0x13 at address 0x80000010
  82000: system.cpu.decoder: Decode: Decoded addi instruction: 0x13
  82000: global: DynInst: [sn:3] Instruction created. Instcount for system.cpu = 3
  82000: system.cpu.fetch: [tid:0] Instruction PC (0x80000010=>0x80000018).(0=>1) created [sn:3].
  82000: system.cpu.fetch: [tid:0] Instruction is: addi [2], [2], 0
  82000: system.cpu.fetch: [tid:0] Fetch queue entry created (3/32).
npc(): 0x80000018
pc(): 0x80000010
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
  82000: system.cpu.decoder: Requesting bytes 0x00008013 from address 0x80000018
not compressed probably correct
  82000: system.cpu.decoder: Decoding instruction 0x8013 at address 0x80000018
  82000: system.cpu.decoder: Decode: Decoded addi instruction: 0x8013
  82000: global: DynInst: [sn:4] Instruction created. Instcount for system.cpu = 4
  82000: system.cpu.fetch: [tid:0] Instruction PC (0x80000018=>0x80000020).(0=>1) created [sn:4].
  82000: system.cpu.fetch: [tid:0] Instruction is: addi [3], [2], 0
  82000: system.cpu.fetch: [tid:0] Fetch queue entry created (4/32).
npc(): 0x80000020
pc(): 0x80000018
pcstate::advace() instwidth : 8
  82000: system.cpu.fetch: [tid:0] Done fetching, reached fetch bandwidth for this cycle.
Record number of instructions fetched: 4
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 4
INSIDE WHILE LOOP
  82000: system.cpu.fetch: [tid:0] [sn:1] Sending instruction to decode from fetch queue. Fetch queue size: 4.
INSIDE WHILE LOOP
  82000: system.cpu.fetch: [tid:0] [sn:2] Sending instruction to decode from fetch queue. Fetch queue size: 3.
INSIDE WHILE LOOP
  82000: system.cpu.fetch: [tid:0] [sn:3] Sending instruction to decode from fetch queue. Fetch queue size: 2.
INSIDE WHILE LOOP
  82000: system.cpu.fetch: [tid:0] [sn:4] Sending instruction to decode from fetch queue. Fetch queue size: 1.
  82000: system.cpu.fetch: Activity this cycle.
  82000: system.cpu: Activity: 2
  82000: system.cpu.decode: Processing [tid:0]
  82000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  82000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  82000: system.cpu.rename: Processing [tid:0]
  82000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  82000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  82000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  82000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  82000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  82000: system.cpu.iew: Issue: Processing [tid:0]
  82000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  82000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  82000: system.cpu.iq: Not able to schedule any instructions.
  82000: system.cpu.iew: Processing [tid:0]
  82000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  82000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  82000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  82000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  82000: system.cpu.commit: Getting instructions from Rename stage.
  82000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  82000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  82000: system.cpu: Scheduling next tick!
  83000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  83000: system.cpu.fetch: Running stage.
  83000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000020
this_rp: 4
  83000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
 sizeof(machInst): 8
  83000: system.cpu.decoder: Requesting bytes 0x00010013 from address 0x80000020
not compressed probably correct
  83000: system.cpu.decoder: Decoding instruction 0x10013 at address 0x80000020
  83000: system.cpu.decoder: Decode: Decoded addi instruction: 0x10013
  83000: global: DynInst: [sn:5] Instruction created. Instcount for system.cpu = 5
  83000: system.cpu.fetch: [tid:0] Instruction PC (0x80000020=>0x80000028).(0=>1) created [sn:5].
  83000: system.cpu.fetch: [tid:0] Instruction is: addi [4], [2], 0
  83000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
npc(): 0x80000028
pc(): 0x80000020
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
  83000: system.cpu.decoder: Requesting bytes 0x00028013 from address 0x80000028
not compressed probably correct
  83000: system.cpu.decoder: Decoding instruction 0x28013 at address 0x80000028
  83000: system.cpu.decoder: Decode: Decoded addi instruction: 0x28013
  83000: global: DynInst: [sn:6] Instruction created. Instcount for system.cpu = 6
  83000: system.cpu.fetch: [tid:0] Instruction PC (0x80000028=>0x80000030).(0=>1) created [sn:6].
  83000: system.cpu.fetch: [tid:0] Instruction is: addi [5], [0], 0
  83000: system.cpu.fetch: [tid:0] Fetch queue entry created (2/32).
npc(): 0x80000030
pc(): 0x80000028
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
  83000: system.cpu.decoder: Requesting bytes 0x00000013 from address 0x80000030
not compressed probably correct
  83000: system.cpu.decoder: Decoding instruction 0x13 at address 0x80000030
  83000: system.cpu.decoder: Decode: Decoded addi instruction: 0x13
  83000: global: DynInst: [sn:7] Instruction created. Instcount for system.cpu = 7
  83000: system.cpu.fetch: [tid:0] Instruction PC (0x80000030=>0x80000038).(0=>1) created [sn:7].
  83000: system.cpu.fetch: [tid:0] Instruction is: addi [6], [6], 0
  83000: system.cpu.fetch: [tid:0] Fetch queue entry created (3/32).
npc(): 0x80000038
pc(): 0x80000030
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
  83000: system.cpu.decoder: Requesting bytes 0x02021013 from address 0x80000038
not compressed probably correct
  83000: system.cpu.decoder: Decoding instruction 0x2021013 at address 0x80000038
  83000: system.cpu.decoder: Decode: Decoded slli instruction: 0x2021013
  83000: global: DynInst: [sn:8] Instruction created. Instcount for system.cpu = 8
  83000: system.cpu.fetch: [tid:0] Instruction PC (0x80000038=>0x80000040).(0=>1) created [sn:8].
  83000: system.cpu.fetch: [tid:0] Instruction is: slli [7], [3], 32
  83000: system.cpu.fetch: [tid:0] Fetch queue entry created (4/32).
npc(): 0x80000040
pc(): 0x80000038
pcstate::advace() instwidth : 8
  83000: system.cpu.fetch: [tid:0] Done fetching, reached fetch bandwidth for this cycle.
Record number of instructions fetched: 4
AFTER updateFetchStatus()
  83000: system.cpu.fetch: [tid:0] Issuing a pipelined I-cache access, starting at PC (0x80000040=>0x80000048).(0=>1).
  83000: system.cpu.fetch: [tid:0] Fetching cache line 0x80000040 for addr 0x80000040
  83000: system.cpu: CPU already running.
  83000: system.cpu.fetch: Fetch: Doing instruction read.
  83000: system.cpu.fetch: [tid:0] Doing Icache access.
  83000: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
  83000: system.cpu.fetch: Deactivating stage.
  83000: system.cpu: Activity: 1
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 4
INSIDE WHILE LOOP
  83000: system.cpu.fetch: [tid:0] [sn:5] Sending instruction to decode from fetch queue. Fetch queue size: 4.
INSIDE WHILE LOOP
  83000: system.cpu.fetch: [tid:0] [sn:6] Sending instruction to decode from fetch queue. Fetch queue size: 3.
INSIDE WHILE LOOP
  83000: system.cpu.fetch: [tid:0] [sn:7] Sending instruction to decode from fetch queue. Fetch queue size: 2.
INSIDE WHILE LOOP
  83000: system.cpu.fetch: [tid:0] [sn:8] Sending instruction to decode from fetch queue. Fetch queue size: 1.
  83000: system.cpu.fetch: Activity this cycle.
  83000: system.cpu: Activity: 2
  83000: system.cpu.decode: Processing [tid:0]
  83000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  83000: system.cpu.decode: [tid:0] Sending instruction to rename.
  83000: system.cpu.decode: [tid:0] Processing instruction [sn:1] with PC (0x80000000=>0x80000008).(0=>1)
  83000: system.cpu.decode: [tid:0] Processing instruction [sn:2] with PC (0x80000008=>0x80000010).(0=>1)
  83000: system.cpu.decode: [tid:0] Processing instruction [sn:3] with PC (0x80000010=>0x80000018).(0=>1)
  83000: system.cpu.decode: [tid:0] Processing instruction [sn:4] with PC (0x80000018=>0x80000020).(0=>1)
  83000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
  83000: system.cpu.rename: Processing [tid:0]
  83000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  83000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  83000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  83000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  83000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  83000: system.cpu.iew: Issue: Processing [tid:0]
  83000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  83000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  83000: system.cpu.iq: Not able to schedule any instructions.
  83000: system.cpu.iew: Processing [tid:0]
  83000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  83000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  83000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  83000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  83000: system.cpu.commit: Getting instructions from Rename stage.
  83000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  83000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  83000: system.cpu: Scheduling next tick!
  84000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  84000: system.cpu.fetch: Running stage.
  84000: system.cpu.fetch: There are no more threads available to fetch from.
  84000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  84000: system.cpu.decode: Processing [tid:0]
  84000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  84000: system.cpu.decode: [tid:0] Sending instruction to rename.
  84000: system.cpu.decode: [tid:0] Processing instruction [sn:5] with PC (0x80000020=>0x80000028).(0=>1)
  84000: system.cpu.decode: [tid:0] Processing instruction [sn:6] with PC (0x80000028=>0x80000030).(0=>1)
  84000: system.cpu.decode: [tid:0] Processing instruction [sn:7] with PC (0x80000030=>0x80000038).(0=>1)
  84000: system.cpu.decode: [tid:0] Processing instruction [sn:8] with PC (0x80000038=>0x80000040).(0=>1)
  84000: system.cpu.decode: Activity this cycle.
  84000: system.cpu: Activity: 3
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: jal
fromDecode->insts: addi
fromDecode->insts: addi
fromDecode->insts: addi
  84000: system.cpu.rename: Processing [tid:0]
  84000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  84000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  84000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  84000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  84000: system.cpu.rename: [tid:0] 4 available instructions to send iew.
  84000: system.cpu.rename: [tid:0] 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
  84000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  84000: system.cpu.rename: [tid:0] Processing instruction [sn:1] with PC (0x80000000=>0x80000008).(0=>1).
SimpleRenameMap::rename: prev_reg 0
  84000: global: Renamed reg IntRegClass{0} to physical reg 0 (0) old mapping was 0 (0)
  84000: system.cpu.rename: [tid:0] Renaming arch reg 0 (IntRegClass) to physical reg 0 (0).
  84000: system.cpu.rename: [tid:0] [sn:1] Adding instruction to history buffer (size=1).
  84000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  84000: system.cpu.rename: [tid:0] Processing instruction [sn:2] with PC (0x80000008=>0x80000010).(0=>1).
arch_reg.flatIndex(): 1
  84000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 1, got phys reg 1 (IntRegClass)
  84000: system.cpu.rename: [tid:0] Register 1 (flat: 1) (IntRegClass) is ready.
  84000: global: [sn:2] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 1
SimpleRenameMap::rename: renamed_reg 1
  84000: global: Renamed reg IntRegClass{1} to physical reg 1 (1) old mapping was 1 (1)
  84000: system.cpu.rename: [tid:0] Renaming arch reg 1 (IntRegClass) to physical reg 1 (1).
  84000: system.cpu.rename: [tid:0] [sn:2] Adding instruction to history buffer (size=2).
  84000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  84000: system.cpu.rename: [tid:0] Processing instruction [sn:3] with PC (0x80000010=>0x80000018).(0=>1).
arch_reg.flatIndex(): 2
  84000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 2, got phys reg 2 (IntRegClass)
  84000: system.cpu.rename: [tid:0] Register 2 (flat: 2) (IntRegClass) is ready.
  84000: global: [sn:3] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 2
SimpleRenameMap::rename: renamed_reg 2
  84000: global: Renamed reg IntRegClass{2} to physical reg 2 (2) old mapping was 2 (2)
  84000: system.cpu.rename: [tid:0] Renaming arch reg 2 (IntRegClass) to physical reg 2 (2).
  84000: system.cpu.rename: [tid:0] [sn:3] Adding instruction to history buffer (size=3).
  84000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  84000: system.cpu.rename: [tid:0] Processing instruction [sn:4] with PC (0x80000018=>0x80000020).(0=>1).
arch_reg.flatIndex(): 2
  84000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 2, got phys reg 2 (IntRegClass)
  84000: system.cpu.rename: [tid:0] Register 2 (flat: 2) (IntRegClass) is ready.
  84000: global: [sn:4] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 3
SimpleRenameMap::rename: renamed_reg 3
  84000: global: Renamed reg IntRegClass{3} to physical reg 3 (3) old mapping was 3 (3)
  84000: system.cpu.rename: [tid:0] Renaming arch reg 3 (IntRegClass) to physical reg 3 (3).
  84000: system.cpu.rename: [tid:0] [sn:4] Adding instruction to history buffer (size=4).
  84000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 0
  84000: system.cpu.iew: Issue: Processing [tid:0]
  84000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  84000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  84000: system.cpu.iq: Not able to schedule any instructions.
  84000: system.cpu.iew: Processing [tid:0]
  84000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  84000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  84000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  84000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  84000: system.cpu.commit: Getting instructions from Rename stage.
  84000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  84000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  84000: system.cpu: Scheduling next tick!
  85000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  85000: system.cpu.fetch: Running stage.
  85000: system.cpu.fetch: There are no more threads available to fetch from.
  85000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  85000: system.cpu.decode: Processing [tid:0]
  85000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  85000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
fromDecode->insts: addi
fromDecode->insts: addi
fromDecode->insts: slli
  85000: system.cpu.rename: Processing [tid:0]
  85000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  85000: system.cpu.rename: [tid:0] 4 instructions not yet in ROB
  85000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  85000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  85000: system.cpu.rename: [tid:0] 4 available instructions to send iew.
  85000: system.cpu.rename: [tid:0] 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
  85000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  85000: system.cpu.rename: [tid:0] Processing instruction [sn:5] with PC (0x80000020=>0x80000028).(0=>1).
arch_reg.flatIndex(): 2
  85000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 2, got phys reg 2 (IntRegClass)
  85000: system.cpu.rename: [tid:0] Register 2 (flat: 2) (IntRegClass) is ready.
  85000: global: [sn:5] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 4
SimpleRenameMap::rename: renamed_reg 4
  85000: global: Renamed reg IntRegClass{4} to physical reg 4 (4) old mapping was 4 (4)
  85000: system.cpu.rename: [tid:0] Renaming arch reg 4 (IntRegClass) to physical reg 4 (4).
  85000: system.cpu.rename: [tid:0] [sn:5] Adding instruction to history buffer (size=5).
  85000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  85000: system.cpu.rename: [tid:0] Processing instruction [sn:6] with PC (0x80000028=>0x80000030).(0=>1).
arch_reg.flatIndex(): 0
  85000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 0, got phys reg 0 (IntRegClass)
  85000: system.cpu.rename: [tid:0] Register 0 (flat: 0) (IntRegClass) is ready.
  85000: global: [sn:6] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 5
SimpleRenameMap::rename: renamed_reg 5
  85000: global: Renamed reg IntRegClass{5} to physical reg 5 (5) old mapping was 5 (5)
  85000: system.cpu.rename: [tid:0] Renaming arch reg 5 (IntRegClass) to physical reg 5 (5).
  85000: system.cpu.rename: [tid:0] [sn:6] Adding instruction to history buffer (size=6).
  85000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  85000: system.cpu.rename: [tid:0] Processing instruction [sn:7] with PC (0x80000030=>0x80000038).(0=>1).
arch_reg.flatIndex(): 6
  85000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 6, got phys reg 6 (IntRegClass)
  85000: system.cpu.rename: [tid:0] Register 6 (flat: 6) (IntRegClass) is ready.
  85000: global: [sn:7] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 6
SimpleRenameMap::rename: renamed_reg 6
  85000: global: Renamed reg IntRegClass{6} to physical reg 6 (6) old mapping was 6 (6)
  85000: system.cpu.rename: [tid:0] Renaming arch reg 6 (IntRegClass) to physical reg 6 (6).
  85000: system.cpu.rename: [tid:0] [sn:7] Adding instruction to history buffer (size=7).
  85000: system.cpu.rename: [tid:0] Sending instructions to IEW.
  85000: system.cpu.rename: [tid:0] Processing instruction [sn:8] with PC (0x80000038=>0x80000040).(0=>1).
arch_reg.flatIndex(): 3
  85000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 3, got phys reg 3 (IntRegClass)
  85000: system.cpu.rename: [tid:0] Register 3 (flat: 3) (IntRegClass) is ready.
  85000: global: [sn:8] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 7
SimpleRenameMap::rename: renamed_reg 7
  85000: global: Renamed reg IntRegClass{7} to physical reg 7 (7) old mapping was 7 (7)
  85000: system.cpu.rename: [tid:0] Renaming arch reg 7 (IntRegClass) to physical reg 7 (7).
  85000: system.cpu.rename: [tid:0] [sn:8] Adding instruction to history buffer (size=8).
  85000: system.cpu.rename: Activity this cycle.
  85000: system.cpu: Activity: 4
IEW::sortInsts() insts_from_rename: 0
  85000: system.cpu.iew: Issue: Processing [tid:0]
  85000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  85000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  85000: system.cpu.iq: Not able to schedule any instructions.
  85000: system.cpu.iew: Processing [tid:0]
  85000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  85000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  85000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  85000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  85000: system.cpu.commit: Getting instructions from Rename stage.
  85000: system.cpu.commit: [tid:0] [sn:1] Inserting PC (0x80000000=>0x80000008).(0=>1) into ROB.
  85000: system.cpu.rob: Adding inst PC (0x80000000=>0x80000008).(0=>1) to the ROB.
  85000: system.cpu.rob: [tid:0] Now has 1 instructions.
  85000: system.cpu.commit: [tid:0] [sn:2] Inserting PC (0x80000008=>0x80000010).(0=>1) into ROB.
  85000: system.cpu.rob: Adding inst PC (0x80000008=>0x80000010).(0=>1) to the ROB.
  85000: system.cpu.rob: [tid:0] Now has 2 instructions.
  85000: system.cpu.commit: [tid:0] [sn:3] Inserting PC (0x80000010=>0x80000018).(0=>1) into ROB.
  85000: system.cpu.rob: Adding inst PC (0x80000010=>0x80000018).(0=>1) to the ROB.
  85000: system.cpu.rob: [tid:0] Now has 3 instructions.
  85000: system.cpu.commit: [tid:0] [sn:4] Inserting PC (0x80000018=>0x80000020).(0=>1) into ROB.
  85000: system.cpu.rob: Adding inst PC (0x80000018=>0x80000020).(0=>1) to the ROB.
  85000: system.cpu.rob: [tid:0] Now has 4 instructions.
  85000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  85000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:1] PC (0x80000000=>0x80000008).(0=>1) is head of ROB and not ready
  85000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
  85000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  85000: system.cpu: Scheduling next tick!
  86000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  86000: system.cpu.fetch: Running stage.
  86000: system.cpu.fetch: There are no more threads available to fetch from.
  86000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  86000: system.cpu.decode: Processing [tid:0]
  86000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  86000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  86000: system.cpu.rename: Processing [tid:0]
  86000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  86000: system.cpu.rename: [tid:0] 8 instructions not yet in ROB
  86000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  86000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  86000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 4
fromRename->insts jal
fromRename->insts addi
fromRename->insts addi
fromRename->insts addi
  86000: system.cpu.iew: Issue: Processing [tid:0]
  86000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  86000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000000=>0x80000008).(0=>1) [sn:1] [tid:0] to IQ.
dispatchInsts() inst = jal
dispatchInsts add_to_iq is true!!! ghjost!!!
  86000: system.cpu.iq: Adding instruction [sn:1] PC (0x80000000=>0x80000008).(0=>1) to the IQ.
dest_reg_idx: 0
dest_reg->flatIndex()0
  86000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000000=>0x80000008).(0=>1) opclass:1 [sn:1].
  86000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000008=>0x80000010).(0=>1) [sn:2] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  86000: system.cpu.iq: Adding instruction [sn:2] PC (0x80000008=>0x80000010).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()1
dest_reg_idx: 0
dest_reg->flatIndex()1
  86000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000008=>0x80000010).(0=>1) opclass:1 [sn:2].
  86000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000010=>0x80000018).(0=>1) [sn:3] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  86000: system.cpu.iq: Adding instruction [sn:3] PC (0x80000010=>0x80000018).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()2
dest_reg_idx: 0
dest_reg->flatIndex()2
  86000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000010=>0x80000018).(0=>1) opclass:1 [sn:3].
  86000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000018=>0x80000020).(0=>1) [sn:4] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  86000: system.cpu.iq: Adding instruction [sn:4] PC (0x80000018=>0x80000020).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()2
dest_reg_idx: 0
dest_reg->flatIndex()3
  86000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000018=>0x80000020).(0=>1) opclass:1 [sn:4].
executeInsts()
Available Instructions: 
insts_to_execute 0
  86000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: jal
  86000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000000=>0x80000008).(0=>1) [sn:1]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  86000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000008=>0x80000010).(0=>1) [sn:2]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  86000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000010=>0x80000018).(0=>1) [sn:3]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  86000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000018=>0x80000020).(0=>1) [sn:4]
  86000: system.cpu: Activity: 5
  86000: system.cpu.iew: Processing [tid:0]
  86000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
  86000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  86000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  86000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  86000: system.cpu.commit: Getting instructions from Rename stage.
  86000: system.cpu.commit: [tid:0] [sn:5] Inserting PC (0x80000020=>0x80000028).(0=>1) into ROB.
  86000: system.cpu.rob: Adding inst PC (0x80000020=>0x80000028).(0=>1) to the ROB.
  86000: system.cpu.rob: [tid:0] Now has 5 instructions.
  86000: system.cpu.commit: [tid:0] [sn:6] Inserting PC (0x80000028=>0x80000030).(0=>1) into ROB.
  86000: system.cpu.rob: Adding inst PC (0x80000028=>0x80000030).(0=>1) to the ROB.
  86000: system.cpu.rob: [tid:0] Now has 6 instructions.
  86000: system.cpu.commit: [tid:0] [sn:7] Inserting PC (0x80000030=>0x80000038).(0=>1) into ROB.
  86000: system.cpu.rob: Adding inst PC (0x80000030=>0x80000038).(0=>1) to the ROB.
  86000: system.cpu.rob: [tid:0] Now has 7 instructions.
  86000: system.cpu.commit: [tid:0] [sn:8] Inserting PC (0x80000038=>0x80000040).(0=>1) into ROB.
  86000: system.cpu.rob: Adding inst PC (0x80000038=>0x80000040).(0=>1) to the ROB.
  86000: system.cpu.rob: [tid:0] Now has 8 instructions.
  86000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  86000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:1] PC (0x80000000=>0x80000008).(0=>1) is head of ROB and not ready
  86000: system.cpu.commit: [tid:0] ROB has 8 insts & 184 free entries.
  86000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
  86000: system.cpu: Scheduling next tick!
  87000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  87000: system.cpu.fetch: Running stage.
  87000: system.cpu.fetch: There are no more threads available to fetch from.
  87000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  87000: system.cpu.decode: Processing [tid:0]
  87000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  87000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  87000: system.cpu.rename: Processing [tid:0]
  87000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 184, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  87000: system.cpu.rename: [tid:0] 8 instructions not yet in ROB
  87000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  87000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  87000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 4
fromRename->insts addi
fromRename->insts addi
fromRename->insts addi
fromRename->insts slli
  87000: system.cpu.iew: Issue: Processing [tid:0]
  87000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
  87000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000020=>0x80000028).(0=>1) [sn:5] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  87000: system.cpu.iq: Adding instruction [sn:5] PC (0x80000020=>0x80000028).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()2
dest_reg_idx: 0
dest_reg->flatIndex()4
  87000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000020=>0x80000028).(0=>1) opclass:1 [sn:5].
  87000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000028=>0x80000030).(0=>1) [sn:6] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  87000: system.cpu.iq: Adding instruction [sn:6] PC (0x80000028=>0x80000030).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()0
dest_reg_idx: 0
dest_reg->flatIndex()5
  87000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000028=>0x80000030).(0=>1) opclass:1 [sn:6].
  87000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000030=>0x80000038).(0=>1) [sn:7] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
  87000: system.cpu.iq: Adding instruction [sn:7] PC (0x80000030=>0x80000038).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()6
dest_reg_idx: 0
dest_reg->flatIndex()6
  87000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000030=>0x80000038).(0=>1) opclass:1 [sn:7].
  87000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000038=>0x80000040).(0=>1) [sn:8] [tid:0] to IQ.
dispatchInsts() inst = slli
dispatchInsts add_to_iq is true!!! ghjost!!!
  87000: system.cpu.iq: Adding instruction [sn:8] PC (0x80000038=>0x80000040).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()3
dest_reg_idx: 0
dest_reg->flatIndex()7
  87000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000038=>0x80000040).(0=>1) opclass:1 [sn:8].
executeInsts()
Available Instructions: 
insts_to_execute 4
  87000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst jal
  87000: system.cpu.iew: Execute: Processing PC (0x80000000=>0x80000008).(0=>1), [tid:0] [sn:1].
iew::inst->execute() instruction: jal
  87000: global: RegFile: Setting int register 0 to 0x80000008
  87000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 0, wbActual:0
pcstate::advace() instwidth : 8
  87000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  87000: system.cpu.iew: Execute: Processing PC (0x80000008=>0x80000010).(0=>1), [tid:0] [sn:2].
iew::inst->execute() instruction: addi
  87000: global: RegFile: Setting int register 1 to 0
  87000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 1, wbActual:1
pcstate::advace() instwidth : 8
  87000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  87000: system.cpu.iew: Execute: Processing PC (0x80000010=>0x80000018).(0=>1), [tid:0] [sn:3].
iew::inst->execute() instruction: addi
  87000: global: RegFile: Setting int register 2 to 0
  87000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 2, wbActual:2
pcstate::advace() instwidth : 8
  87000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  87000: system.cpu.iew: Execute: Processing PC (0x80000018=>0x80000020).(0=>1), [tid:0] [sn:4].
iew::inst->execute() instruction: addi
  87000: global: RegFile: Access to int register 2, has data 0
  87000: global: RegFile: Setting int register 3 to 0
  87000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 3, wbActual:3
pcstate::advace() instwidth : 8
  87000: system.cpu: Activity: 6
  87000: system.cpu.iew: Sending instructions to commit, [sn:1] PC (0x80000000=>0x80000008).(0=>1).
  87000: system.cpu.iq: Waking dependents of completed instruction.
  87000: system.cpu.iq: Reg 0 [IntRegClass] is part of a fix mapping, skipping
  87000: system.cpu.iew: Setting Destination Register 0 (IntRegClass)
  87000: system.cpu.iew: Sending instructions to commit, [sn:2] PC (0x80000008=>0x80000010).(0=>1).
  87000: system.cpu.iq: Waking dependents of completed instruction.
  87000: system.cpu.iq: Reg 1 [IntRegClass] is part of a fix mapping, skipping
  87000: system.cpu.iew: Sending instructions to commit, [sn:3] PC (0x80000010=>0x80000018).(0=>1).
  87000: system.cpu.iq: Waking dependents of completed instruction.
  87000: system.cpu.iq: Reg 2 [IntRegClass] is part of a fix mapping, skipping
  87000: system.cpu.iew: Sending instructions to commit, [sn:4] PC (0x80000018=>0x80000020).(0=>1).
  87000: system.cpu.iq: Waking dependents of completed instruction.
  87000: system.cpu.iq: Reg 3 [IntRegClass] is part of a fix mapping, skipping
  87000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  87000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000020=>0x80000028).(0=>1) [sn:5]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  87000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000028=>0x80000030).(0=>1) [sn:6]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
  87000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000030=>0x80000038).(0=>1) [sn:7]
InstructionQueue::scheduleReadyInsts() issuing inst: slli
  87000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000038=>0x80000040).(0=>1) [sn:8]
  87000: system.cpu.iew: Processing [tid:0]
  87000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  87000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  87000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
  87000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  87000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  87000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  87000: system.cpu.iew: Activity this cycle.
  87000: system.cpu.commit: Getting instructions from Rename stage.
  87000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  87000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:1] PC (0x80000000=>0x80000008).(0=>1) is head of ROB and not ready
  87000: system.cpu.commit: [tid:0] ROB has 8 insts & 184 free entries.
END OF commit.tick()
  87000: system.cpu: Scheduling next tick!
  88000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  88000: system.cpu.fetch: Running stage.
  88000: system.cpu.fetch: There are no more threads available to fetch from.
  88000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  88000: system.cpu.decode: Processing [tid:0]
  88000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  88000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  88000: system.cpu.rename: Processing [tid:0]
  88000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 184, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  88000: system.cpu.rename: [tid:0] 4 instructions not yet in ROB
  88000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  88000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  88000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  88000: system.cpu.iew: Issue: Processing [tid:0]
  88000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 4
  88000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  88000: system.cpu.iew: Execute: Processing PC (0x80000020=>0x80000028).(0=>1), [tid:0] [sn:5].
iew::inst->execute() instruction: addi
  88000: global: RegFile: Access to int register 2, has data 0
  88000: global: RegFile: Setting int register 4 to 0
  88000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 0, wbActual:0
pcstate::advace() instwidth : 8
  88000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  88000: system.cpu.iew: Execute: Processing PC (0x80000028=>0x80000030).(0=>1), [tid:0] [sn:6].
iew::inst->execute() instruction: addi
  88000: global: RegFile: Access to int register 0, has data 0x80000008
  88000: global: RegFile: Setting int register 5 to 0x80000008
  88000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 1, wbActual:1
pcstate::advace() instwidth : 8
  88000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
  88000: system.cpu.iew: Execute: Processing PC (0x80000030=>0x80000038).(0=>1), [tid:0] [sn:7].
iew::inst->execute() instruction: addi
  88000: global: RegFile: Setting int register 6 to 0
  88000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 2, wbActual:2
pcstate::advace() instwidth : 8
  88000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst slli
  88000: system.cpu.iew: Execute: Processing PC (0x80000038=>0x80000040).(0=>1), [tid:0] [sn:8].
iew::inst->execute() instruction: slli
  88000: global: RegFile: Access to int register 3, has data 0
  88000: global: RegFile: Setting int register 7 to 0
  88000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 3, wbActual:3
pcstate::advace() instwidth : 8
  88000: system.cpu: Activity: 7
  88000: system.cpu.iew: Sending instructions to commit, [sn:5] PC (0x80000020=>0x80000028).(0=>1).
  88000: system.cpu.iq: Waking dependents of completed instruction.
  88000: system.cpu.iq: Reg 4 [IntRegClass] is part of a fix mapping, skipping
  88000: system.cpu.iew: Sending instructions to commit, [sn:6] PC (0x80000028=>0x80000030).(0=>1).
  88000: system.cpu.iq: Waking dependents of completed instruction.
  88000: system.cpu.iq: Reg 5 [IntRegClass] is part of a fix mapping, skipping
  88000: system.cpu.iew: Sending instructions to commit, [sn:7] PC (0x80000030=>0x80000038).(0=>1).
  88000: system.cpu.iq: Waking dependents of completed instruction.
  88000: system.cpu.iq: Reg 6 [IntRegClass] is part of a fix mapping, skipping
  88000: system.cpu.iew: Sending instructions to commit, [sn:8] PC (0x80000038=>0x80000040).(0=>1).
  88000: system.cpu.iq: Waking dependents of completed instruction.
  88000: system.cpu.iq: Reg 7 [IntRegClass] is part of a fix mapping, skipping
  88000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  88000: system.cpu.iq: Not able to schedule any instructions.
  88000: system.cpu.iew: Processing [tid:0]
  88000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  88000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  88000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  88000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  88000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  88000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  88000: system.cpu.iew: Activity this cycle.
  88000: system.cpu.commit: Getting instructions from Rename stage.
  88000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  88000: system.cpu.commit: [tid:0] Marking PC (0x80000000=>0x80000008).(0=>1), [sn:1] ready within ROB.
  88000: system.cpu.commit: [tid:0] Marking PC (0x80000008=>0x80000010).(0=>1), [sn:2] ready within ROB.
  88000: system.cpu.commit: [tid:0] Marking PC (0x80000010=>0x80000018).(0=>1), [sn:3] ready within ROB.
  88000: system.cpu.commit: [tid:0] Marking PC (0x80000018=>0x80000020).(0=>1), [sn:4] ready within ROB.
  88000: system.cpu.commit: [tid:0] Instruction [sn:1] PC (0x80000000=>0x80000008).(0=>1) is head of ROB and ready to commit
  88000: system.cpu.commit: [tid:0] ROB has 8 insts & 184 free entries.
  88000: system.cpu.commit: Activating stage.
  88000: system.cpu: Activity: 8
END OF commit.tick()
  88000: system.cpu: Scheduling next tick!
  89000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  89000: system.cpu.fetch: Running stage.
  89000: system.cpu.fetch: There are no more threads available to fetch from.
  89000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  89000: system.cpu.decode: Processing [tid:0]
  89000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  89000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  89000: system.cpu.rename: Processing [tid:0]
  89000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 184, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  89000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  89000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  89000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  89000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  89000: system.cpu.iew: Issue: Processing [tid:0]
  89000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  89000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  89000: system.cpu.iq: Not able to schedule any instructions.
  89000: system.cpu.iew: Processing [tid:0]
  89000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  89000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  89000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  89000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  89000: system.cpu.commit: Getting instructions from Rename stage.
  89000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  89000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:1]
  89000: system.cpu.commit: [tid:0] [sn:1] Committing instruction with PC (0x80000000=>0x80000008).(0=>1)
  89000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000000=>0x80000008).(0=>1), [sn:1]
  89000: system.cpu: Removing committed instruction [tid:0] PC (0x80000000=>0x80000008).(0=>1) [sn:1]
head_inst->staticInst->getName()jal
pcstate::advace() instwidth : 8
num_committed: 1
  89000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:2]
  89000: system.cpu.commit: [tid:0] [sn:2] Committing instruction with PC (0x80000008=>0x80000010).(0=>1)
  89000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000008=>0x80000010).(0=>1), [sn:2]
  89000: system.cpu: Removing committed instruction [tid:0] PC (0x80000008=>0x80000010).(0=>1) [sn:2]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 2
  89000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:3]
  89000: system.cpu.commit: [tid:0] [sn:3] Committing instruction with PC (0x80000010=>0x80000018).(0=>1)
  89000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000010=>0x80000018).(0=>1), [sn:3]
  89000: system.cpu: Removing committed instruction [tid:0] PC (0x80000010=>0x80000018).(0=>1) [sn:3]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 3
  89000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:4]
  89000: system.cpu.commit: [tid:0] [sn:4] Committing instruction with PC (0x80000018=>0x80000020).(0=>1)
  89000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000018=>0x80000020).(0=>1), [sn:4]
  89000: system.cpu: Removing committed instruction [tid:0] PC (0x80000018=>0x80000020).(0=>1) [sn:4]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 4
  89000: system.cpu.commit: [tid:0] Marking PC (0x80000020=>0x80000028).(0=>1), [sn:5] ready within ROB.
  89000: system.cpu.commit: [tid:0] Marking PC (0x80000028=>0x80000030).(0=>1), [sn:6] ready within ROB.
  89000: system.cpu.commit: [tid:0] Marking PC (0x80000030=>0x80000038).(0=>1), [sn:7] ready within ROB.
  89000: system.cpu.commit: [tid:0] Marking PC (0x80000038=>0x80000040).(0=>1), [sn:8] ready within ROB.
  89000: system.cpu.commit: [tid:0] Instruction [sn:5] PC (0x80000020=>0x80000028).(0=>1) is head of ROB and ready to commit
  89000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
  89000: system.cpu.commit: Activity This Cycle.
  89000: system.cpu: Activity: 9
END OF commit.tick()
  89000: system.cpu: Removing instruction, [tid:0] [sn:1] PC (0x80000000=>0x80000008).(0=>1)
  89000: system.cpu: Removing instruction, [tid:0] [sn:2] PC (0x80000008=>0x80000010).(0=>1)
  89000: system.cpu: Removing instruction, [tid:0] [sn:3] PC (0x80000010=>0x80000018).(0=>1)
  89000: system.cpu: Removing instruction, [tid:0] [sn:4] PC (0x80000018=>0x80000020).(0=>1)
  89000: system.cpu: Scheduling next tick!
  90000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  90000: system.cpu.fetch: Running stage.
  90000: system.cpu.fetch: There are no more threads available to fetch from.
  90000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  90000: system.cpu.decode: Processing [tid:0]
  90000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  90000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  90000: system.cpu.rename: Processing [tid:0]
  90000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  90000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  90000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  90000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  90000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
  90000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=8), until [sn:4].
  90000: system.cpu.rename: [tid:0] Freeing up older rename of reg 0 (IntRegClass), [sn:1].
  90000: system.cpu.rename: [tid:0] Freeing up older rename of reg 1 (IntRegClass), [sn:2].
  90000: system.cpu.rename: [tid:0] Freeing up older rename of reg 2 (IntRegClass), [sn:3].
  90000: system.cpu.rename: [tid:0] Freeing up older rename of reg 3 (IntRegClass), [sn:4].
IEW::sortInsts() insts_from_rename: 0
  90000: system.cpu.iew: Issue: Processing [tid:0]
  90000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  90000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  90000: system.cpu.iq: Not able to schedule any instructions.
  90000: system.cpu.iew: Processing [tid:0]
  90000: system.cpu.iq: [tid:0] Committing instructions older than [sn:4]
  90000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  90000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  90000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  90000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  90000: system.cpu.commit: Getting instructions from Rename stage.
  90000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  90000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:5]
  90000: system.cpu.commit: [tid:0] [sn:5] Committing instruction with PC (0x80000020=>0x80000028).(0=>1)
  90000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000020=>0x80000028).(0=>1), [sn:5]
  90000: system.cpu: Removing committed instruction [tid:0] PC (0x80000020=>0x80000028).(0=>1) [sn:5]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 1
  90000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:6]
  90000: system.cpu.commit: [tid:0] [sn:6] Committing instruction with PC (0x80000028=>0x80000030).(0=>1)
  90000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000028=>0x80000030).(0=>1), [sn:6]
  90000: system.cpu: Removing committed instruction [tid:0] PC (0x80000028=>0x80000030).(0=>1) [sn:6]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 2
  90000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:7]
  90000: system.cpu.commit: [tid:0] [sn:7] Committing instruction with PC (0x80000030=>0x80000038).(0=>1)
  90000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000030=>0x80000038).(0=>1), [sn:7]
  90000: system.cpu: Removing committed instruction [tid:0] PC (0x80000030=>0x80000038).(0=>1) [sn:7]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 3
  90000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:8]
  90000: system.cpu.commit: [tid:0] [sn:8] Committing instruction with PC (0x80000038=>0x80000040).(0=>1)
  90000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000038=>0x80000040).(0=>1), [sn:8]
  90000: system.cpu: Removing committed instruction [tid:0] PC (0x80000038=>0x80000040).(0=>1) [sn:8]
head_inst->staticInst->getName()slli
pcstate::advace() instwidth : 8
num_committed: 4
  90000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
  90000: system.cpu.commit: Activity This Cycle.
  90000: system.cpu: Activity: 10
  90000: system.cpu.commit: Deactivating stage.
  90000: system.cpu: Activity: 9
END OF commit.tick()
  90000: system.cpu: Removing instruction, [tid:0] [sn:5] PC (0x80000020=>0x80000028).(0=>1)
  90000: system.cpu: Removing instruction, [tid:0] [sn:6] PC (0x80000028=>0x80000030).(0=>1)
  90000: system.cpu: Removing instruction, [tid:0] [sn:7] PC (0x80000030=>0x80000038).(0=>1)
  90000: system.cpu: Removing instruction, [tid:0] [sn:8] PC (0x80000038=>0x80000040).(0=>1)
  90000: system.cpu: Scheduling next tick!
  91000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  91000: system.cpu.fetch: Running stage.
  91000: system.cpu.fetch: There are no more threads available to fetch from.
  91000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  91000: system.cpu.decode: Processing [tid:0]
  91000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  91000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  91000: system.cpu.rename: Processing [tid:0]
  91000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  91000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  91000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  91000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  91000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
  91000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=4), until [sn:8].
  91000: system.cpu.rename: [tid:0] Freeing up older rename of reg 4 (IntRegClass), [sn:5].
  91000: system.cpu.rename: [tid:0] Freeing up older rename of reg 5 (IntRegClass), [sn:6].
  91000: system.cpu.rename: [tid:0] Freeing up older rename of reg 6 (IntRegClass), [sn:7].
  91000: system.cpu.rename: [tid:0] Freeing up older rename of reg 7 (IntRegClass), [sn:8].
IEW::sortInsts() insts_from_rename: 0
  91000: system.cpu.iew: Issue: Processing [tid:0]
  91000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  91000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  91000: system.cpu.iq: Not able to schedule any instructions.
  91000: system.cpu.iew: Processing [tid:0]
  91000: system.cpu.iq: [tid:0] Committing instructions older than [sn:8]
  91000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  91000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  91000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  91000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  91000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  91000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  91000: system.cpu.iew: Activity this cycle.
  91000: system.cpu: Activity: 10
  91000: system.cpu.commit: Getting instructions from Rename stage.
  91000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  91000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  91000: system.cpu: Scheduling next tick!
  92000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  92000: system.cpu.fetch: Running stage.
  92000: system.cpu.fetch: There are no more threads available to fetch from.
  92000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  92000: system.cpu.decode: Processing [tid:0]
  92000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  92000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  92000: system.cpu.rename: Processing [tid:0]
  92000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  92000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  92000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  92000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  92000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  92000: system.cpu.iew: Issue: Processing [tid:0]
  92000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  92000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  92000: system.cpu.iq: Not able to schedule any instructions.
  92000: system.cpu.iew: Processing [tid:0]
  92000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  92000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  92000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  92000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  92000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  92000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  92000: system.cpu.iew: Activity this cycle.
  92000: system.cpu: Activity: 11
  92000: system.cpu.commit: Getting instructions from Rename stage.
  92000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  92000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  92000: global: DynInst: [sn:4] Instruction destroyed. Instcount for system.cpu = 7
  92000: global: DynInst: [sn:3] Instruction destroyed. Instcount for system.cpu = 6
  92000: global: DynInst: [sn:2] Instruction destroyed. Instcount for system.cpu = 5
  92000: global: DynInst: [sn:1] Instruction destroyed. Instcount for system.cpu = 4
  92000: system.cpu: Activity: 10
  92000: system.cpu: Scheduling next tick!
  93000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  93000: system.cpu.fetch: Running stage.
  93000: system.cpu.fetch: There are no more threads available to fetch from.
  93000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  93000: system.cpu.decode: Processing [tid:0]
  93000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  93000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  93000: system.cpu.rename: Processing [tid:0]
  93000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  93000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  93000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  93000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  93000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  93000: system.cpu.iew: Issue: Processing [tid:0]
  93000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  93000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  93000: system.cpu.iq: Not able to schedule any instructions.
  93000: system.cpu.iew: Processing [tid:0]
  93000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  93000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  93000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  93000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  93000: system.cpu.commit: Getting instructions from Rename stage.
  93000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  93000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  93000: global: DynInst: [sn:8] Instruction destroyed. Instcount for system.cpu = 3
  93000: global: DynInst: [sn:7] Instruction destroyed. Instcount for system.cpu = 2
  93000: global: DynInst: [sn:6] Instruction destroyed. Instcount for system.cpu = 1
  93000: global: DynInst: [sn:5] Instruction destroyed. Instcount for system.cpu = 0
  93000: system.cpu: Activity: 9
  93000: system.cpu: Scheduling next tick!
  94000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  94000: system.cpu.fetch: Running stage.
  94000: system.cpu.fetch: There are no more threads available to fetch from.
  94000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  94000: system.cpu.decode: Processing [tid:0]
  94000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  94000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  94000: system.cpu.rename: Processing [tid:0]
  94000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  94000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  94000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  94000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  94000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  94000: system.cpu.iew: Issue: Processing [tid:0]
  94000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  94000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  94000: system.cpu.iq: Not able to schedule any instructions.
  94000: system.cpu.iew: Processing [tid:0]
  94000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  94000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  94000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  94000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  94000: system.cpu.commit: Getting instructions from Rename stage.
  94000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  94000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  94000: system.cpu: Activity: 8
  94000: system.cpu: Scheduling next tick!
  95000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  95000: system.cpu.fetch: Running stage.
  95000: system.cpu.fetch: There are no more threads available to fetch from.
  95000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  95000: system.cpu.decode: Processing [tid:0]
  95000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  95000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  95000: system.cpu.rename: Processing [tid:0]
  95000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  95000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  95000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  95000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  95000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  95000: system.cpu.iew: Issue: Processing [tid:0]
  95000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  95000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  95000: system.cpu.iq: Not able to schedule any instructions.
  95000: system.cpu.iew: Processing [tid:0]
  95000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  95000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  95000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  95000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  95000: system.cpu.commit: Getting instructions from Rename stage.
  95000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  95000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  95000: system.cpu: Activity: 7
  95000: system.cpu: Scheduling next tick!
  96000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  96000: system.cpu.fetch: Running stage.
  96000: system.cpu.fetch: There are no more threads available to fetch from.
  96000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  96000: system.cpu.decode: Processing [tid:0]
  96000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  96000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  96000: system.cpu.rename: Processing [tid:0]
  96000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  96000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  96000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  96000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  96000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  96000: system.cpu.iew: Issue: Processing [tid:0]
  96000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  96000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  96000: system.cpu.iq: Not able to schedule any instructions.
  96000: system.cpu.iew: Processing [tid:0]
  96000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  96000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  96000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  96000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  96000: system.cpu.commit: Getting instructions from Rename stage.
  96000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  96000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  96000: system.cpu: Activity: 6
  96000: system.cpu: Scheduling next tick!
  97000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  97000: system.cpu.fetch: Running stage.
  97000: system.cpu.fetch: There are no more threads available to fetch from.
  97000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  97000: system.cpu.decode: Processing [tid:0]
  97000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  97000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  97000: system.cpu.rename: Processing [tid:0]
  97000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  97000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  97000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  97000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  97000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  97000: system.cpu.iew: Issue: Processing [tid:0]
  97000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  97000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  97000: system.cpu.iq: Not able to schedule any instructions.
  97000: system.cpu.iew: Processing [tid:0]
  97000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  97000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  97000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  97000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  97000: system.cpu.commit: Getting instructions from Rename stage.
  97000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  97000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  97000: system.cpu: Activity: 5
  97000: system.cpu: Scheduling next tick!
  98000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  98000: system.cpu.fetch: Running stage.
  98000: system.cpu.fetch: There are no more threads available to fetch from.
  98000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  98000: system.cpu.decode: Processing [tid:0]
  98000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  98000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  98000: system.cpu.rename: Processing [tid:0]
  98000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  98000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  98000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  98000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  98000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  98000: system.cpu.iew: Issue: Processing [tid:0]
  98000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  98000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  98000: system.cpu.iq: Not able to schedule any instructions.
  98000: system.cpu.iew: Processing [tid:0]
  98000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  98000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  98000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  98000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  98000: system.cpu.commit: Getting instructions from Rename stage.
  98000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  98000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  98000: system.cpu: Activity: 4
  98000: system.cpu: Scheduling next tick!
  99000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
  99000: system.cpu.fetch: Running stage.
  99000: system.cpu.fetch: There are no more threads available to fetch from.
  99000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
  99000: system.cpu.decode: Processing [tid:0]
  99000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
  99000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
  99000: system.cpu.rename: Processing [tid:0]
  99000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
  99000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
  99000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
  99000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
  99000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
  99000: system.cpu.iew: Issue: Processing [tid:0]
  99000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
  99000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
  99000: system.cpu.iq: Not able to schedule any instructions.
  99000: system.cpu.iew: Processing [tid:0]
  99000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
  99000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
  99000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
  99000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
  99000: system.cpu.commit: Getting instructions from Rename stage.
  99000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
  99000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
  99000: system.cpu: Activity: 3
  99000: system.cpu: Scheduling next tick!
 100000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 100000: system.cpu.fetch: Running stage.
 100000: system.cpu.fetch: There are no more threads available to fetch from.
 100000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 100000: system.cpu.decode: Processing [tid:0]
 100000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 100000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 100000: system.cpu.rename: Processing [tid:0]
 100000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 100000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 100000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 100000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 100000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 100000: system.cpu.iew: Issue: Processing [tid:0]
 100000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 100000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 100000: system.cpu.iq: Not able to schedule any instructions.
 100000: system.cpu.iew: Processing [tid:0]
 100000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 100000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 100000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 100000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 100000: system.cpu.commit: Getting instructions from Rename stage.
 100000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 100000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 100000: system.cpu: Activity: 2
 100000: system.cpu: Scheduling next tick!
 101000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 101000: system.cpu.fetch: Running stage.
 101000: system.cpu.fetch: There are no more threads available to fetch from.
 101000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 101000: system.cpu.decode: Processing [tid:0]
 101000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 101000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 101000: system.cpu.rename: Processing [tid:0]
 101000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 101000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 101000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 101000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 101000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 101000: system.cpu.iew: Issue: Processing [tid:0]
 101000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 101000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 101000: system.cpu.iq: Not able to schedule any instructions.
 101000: system.cpu.iew: Processing [tid:0]
 101000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 101000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 101000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 101000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 101000: system.cpu.commit: Getting instructions from Rename stage.
 101000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 101000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 101000: system.cpu: Activity: 1
 101000: system.cpu: Scheduling next tick!
 102000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 102000: system.cpu.fetch: Running stage.
 102000: system.cpu.fetch: There are no more threads available to fetch from.
 102000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 102000: system.cpu.decode: Processing [tid:0]
 102000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 102000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 102000: system.cpu.rename: Processing [tid:0]
 102000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 102000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 102000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 102000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 102000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 102000: system.cpu.iew: Issue: Processing [tid:0]
 102000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 102000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 102000: system.cpu.iq: Not able to schedule any instructions.
 102000: system.cpu.iew: Processing [tid:0]
 102000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 102000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 102000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 102000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 102000: system.cpu.commit: Getting instructions from Rename stage.
 102000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 102000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 102000: system.cpu: Activity: 0
 102000: system.cpu: No activity left!
 102000: system.cpu: Idle!
 132000: system.cpu.icache_port: Fetch unit received timing
 132000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 132000: system.cpu: Waking up CPU
 132000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 132000: system.cpu.fetch: Activating stage.
 132000: system.cpu: Activity: 1
 132000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 132000: system.cpu.fetch: Running stage.
 132000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000040
this_rp: 8
 132000: system.cpu.fetch: [tid:0] Icache miss is complete.
 132000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
 sizeof(machInst): 8
 132000: system.cpu.decoder: Requesting bytes 0x0200d013 from address 0x80000040
not compressed probably correct
 132000: system.cpu.decoder: Decoding instruction 0x200d013 at address 0x80000040
 132000: system.cpu.decoder: Decode: Decoded srli instruction: 0x200d013
 132000: global: DynInst: [sn:9] Instruction created. Instcount for system.cpu = 1
 132000: system.cpu.fetch: [tid:0] Instruction PC (0x80000040=>0x80000048).(0=>1) created [sn:9].
 132000: system.cpu.fetch: [tid:0] Instruction is: srli [8], [7], 32
 132000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
npc(): 0x80000048
pc(): 0x80000040
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 132000: system.cpu.decoder: Requesting bytes 0x00a00013 from address 0x80000048
not compressed probably correct
 132000: system.cpu.decoder: Decoding instruction 0xa00013 at address 0x80000048
 132000: system.cpu.decoder: Decode: Decoded addi instruction: 0xa00013
 132000: global: DynInst: [sn:10] Instruction created. Instcount for system.cpu = 2
 132000: system.cpu.fetch: [tid:0] Instruction PC (0x80000048=>0x80000050).(0=>1) created [sn:10].
 132000: system.cpu.fetch: [tid:0] Instruction is: addi [9], [9], 10
 132000: system.cpu.fetch: [tid:0] Fetch queue entry created (2/32).
npc(): 0x80000050
pc(): 0x80000048
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 132000: system.cpu.decoder: Requesting bytes 0x02114863 from address 0x80000050
not compressed probably correct
 132000: system.cpu.decoder: Decoding instruction 0x2114863 at address 0x80000050
 132000: system.cpu.decoder: Decode: Decoded blt instruction: 0x2114863
 132000: global: DynInst: [sn:11] Instruction created. Instcount for system.cpu = 3
 132000: system.cpu.fetch: [tid:0] Instruction PC (0x80000050=>0x80000058).(0=>1) created [sn:11].
 132000: system.cpu.fetch: [tid:0] Instruction is: blt [8], [9], 48
 132000: system.cpu.fetch: [tid:0] Fetch queue entry created (3/32).
npc(): 0x80000058
pc(): 0x80000050
pcstate::advace() instwidth : 8
 132000: system.cpu.fetch: [tid:0] [sn:11] Branch at PC 0x80000050 predicted to be not taken
 132000: system.cpu.fetch: [tid:0] [sn:11] Branch at PC 0x80000050 predicted to go to (0x80000058=>0x80000060).(0=>1)
 sizeof(machInst): 8
 132000: system.cpu.decoder: Requesting bytes 0x00000013 from address 0x80000058
not compressed probably correct
 132000: system.cpu.decoder: Decoding instruction 0x13 at address 0x80000058
 132000: system.cpu.decoder: Decode: Decoded addi instruction: 0x13
 132000: global: DynInst: [sn:12] Instruction created. Instcount for system.cpu = 4
 132000: system.cpu.fetch: [tid:0] Instruction PC (0x80000058=>0x80000060).(0=>1) created [sn:12].
 132000: system.cpu.fetch: [tid:0] Instruction is: addi [11], [11], 0
 132000: system.cpu.fetch: [tid:0] Fetch queue entry created (4/32).
npc(): 0x80000060
pc(): 0x80000058
pcstate::advace() instwidth : 8
 132000: system.cpu.fetch: [tid:0] Done fetching, reached fetch bandwidth for this cycle.
Record number of instructions fetched: 4
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 4
INSIDE WHILE LOOP
 132000: system.cpu.fetch: [tid:0] [sn:9] Sending instruction to decode from fetch queue. Fetch queue size: 4.
INSIDE WHILE LOOP
 132000: system.cpu.fetch: [tid:0] [sn:10] Sending instruction to decode from fetch queue. Fetch queue size: 3.
INSIDE WHILE LOOP
 132000: system.cpu.fetch: [tid:0] [sn:11] Sending instruction to decode from fetch queue. Fetch queue size: 2.
INSIDE WHILE LOOP
 132000: system.cpu.fetch: [tid:0] [sn:12] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 132000: system.cpu.fetch: Activity this cycle.
 132000: system.cpu: Activity: 2
 132000: system.cpu.decode: Processing [tid:0]
 132000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 132000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 132000: system.cpu.rename: Processing [tid:0]
 132000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 132000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 132000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 132000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 132000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 132000: system.cpu.iew: Issue: Processing [tid:0]
 132000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 132000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 132000: system.cpu.iq: Not able to schedule any instructions.
 132000: system.cpu.iew: Processing [tid:0]
 132000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 132000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 132000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 132000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 132000: system.cpu.commit: Getting instructions from Rename stage.
 132000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 132000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 132000: system.cpu: Scheduling next tick!
 133000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 133000: system.cpu.fetch: Running stage.
 133000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000060
this_rp: 12
 133000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
 sizeof(machInst): 8
 133000: system.cpu.decoder: Requesting bytes 0x02041013 from address 0x80000060
not compressed probably correct
 133000: system.cpu.decoder: Decoding instruction 0x2041013 at address 0x80000060
 133000: system.cpu.decoder: Decode: Decoded slli instruction: 0x2041013
 133000: global: DynInst: [sn:13] Instruction created. Instcount for system.cpu = 5
 133000: system.cpu.fetch: [tid:0] Instruction PC (0x80000060=>0x80000068).(0=>1) created [sn:13].
 133000: system.cpu.fetch: [tid:0] Instruction is: slli [12], [4], 32
 133000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
npc(): 0x80000068
pc(): 0x80000060
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 133000: system.cpu.decoder: Requesting bytes 0x0200d013 from address 0x80000068
not compressed probably correct
 133000: system.cpu.decoder: Decoding instruction 0x200d013 at address 0x80000068
 133000: system.cpu.decoder: Decode: Decoded srli instruction: 0x200d013
 133000: global: DynInst: [sn:14] Instruction created. Instcount for system.cpu = 6
 133000: system.cpu.fetch: [tid:0] Instruction PC (0x80000068=>0x80000070).(0=>1) created [sn:14].
 133000: system.cpu.fetch: [tid:0] Instruction is: srli [13], [12], 32
 133000: system.cpu.fetch: [tid:0] Fetch queue entry created (2/32).
npc(): 0x80000070
pc(): 0x80000068
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 133000: system.cpu.decoder: Requesting bytes 0x00008013 from address 0x80000070
not compressed probably correct
 133000: system.cpu.decoder: Decoding instruction 0x8013 at address 0x80000070
 133000: system.cpu.decoder: Decode: Decoded addi instruction: 0x8013
 133000: global: DynInst: [sn:15] Instruction created. Instcount for system.cpu = 7
 133000: system.cpu.fetch: [tid:0] Instruction PC (0x80000070=>0x80000078).(0=>1) created [sn:15].
 133000: system.cpu.fetch: [tid:0] Instruction is: addi [14], [13], 0
 133000: system.cpu.fetch: [tid:0] Fetch queue entry created (3/32).
npc(): 0x80000078
pc(): 0x80000070
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 133000: system.cpu.decoder: Requesting bytes 0x00050067 from address 0x80000078
not compressed probably correct
 133000: system.cpu.decoder: Decoding instruction 0x50067 at address 0x80000078
 133000: system.cpu.decoder: Decode: Decoded jalr instruction: 0x50067
 133000: global: DynInst: [sn:16] Instruction created. Instcount for system.cpu = 8
 133000: system.cpu.fetch: [tid:0] Instruction PC (0x80000078=>0x80000080).(0=>1) created [sn:16].
 133000: system.cpu.fetch: [tid:0] Instruction is: jalr [15], 0([5])
 133000: system.cpu.fetch: [tid:0] Fetch queue entry created (4/32).
npc(): 0x80000080
pc(): 0x80000078
pcstate::advace() instwidth : 8
 133000: system.cpu.fetch: [tid:0] [sn:16] Branch at PC 0x80000078 predicted to be not taken
 133000: system.cpu.fetch: [tid:0] [sn:16] Branch at PC 0x80000078 predicted to go to (0x80000080=>0x80000088).(0=>1)
 133000: system.cpu.fetch: [tid:0] Done fetching, reached fetch bandwidth for this cycle.
Record number of instructions fetched: 4
AFTER updateFetchStatus()
 133000: system.cpu.fetch: [tid:0] Issuing a pipelined I-cache access, starting at PC (0x80000080=>0x80000088).(0=>1).
 133000: system.cpu.fetch: [tid:0] Fetching cache line 0x80000080 for addr 0x80000080
 133000: system.cpu: CPU already running.
 133000: system.cpu.fetch: Fetch: Doing instruction read.
 133000: system.cpu.fetch: [tid:0] Doing Icache access.
 133000: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
 133000: system.cpu.fetch: Deactivating stage.
 133000: system.cpu: Activity: 1
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 4
INSIDE WHILE LOOP
 133000: system.cpu.fetch: [tid:0] [sn:13] Sending instruction to decode from fetch queue. Fetch queue size: 4.
INSIDE WHILE LOOP
 133000: system.cpu.fetch: [tid:0] [sn:14] Sending instruction to decode from fetch queue. Fetch queue size: 3.
INSIDE WHILE LOOP
 133000: system.cpu.fetch: [tid:0] [sn:15] Sending instruction to decode from fetch queue. Fetch queue size: 2.
INSIDE WHILE LOOP
 133000: system.cpu.fetch: [tid:0] [sn:16] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 133000: system.cpu.fetch: Activity this cycle.
 133000: system.cpu: Activity: 2
 133000: system.cpu.decode: Processing [tid:0]
 133000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 133000: system.cpu.decode: [tid:0] Sending instruction to rename.
 133000: system.cpu.decode: [tid:0] Processing instruction [sn:9] with PC (0x80000040=>0x80000048).(0=>1)
 133000: system.cpu.decode: [tid:0] Processing instruction [sn:10] with PC (0x80000048=>0x80000050).(0=>1)
 133000: system.cpu.decode: [tid:0] Processing instruction [sn:11] with PC (0x80000050=>0x80000058).(0=>1)
 133000: system.cpu.decode: [tid:0] Processing instruction [sn:12] with PC (0x80000058=>0x80000060).(0=>1)
 133000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
 133000: system.cpu.rename: Processing [tid:0]
 133000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 133000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 133000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 133000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 133000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 133000: system.cpu.iew: Issue: Processing [tid:0]
 133000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 133000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 133000: system.cpu.iq: Not able to schedule any instructions.
 133000: system.cpu.iew: Processing [tid:0]
 133000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 133000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 133000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 133000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 133000: system.cpu.commit: Getting instructions from Rename stage.
 133000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 133000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 133000: system.cpu: Scheduling next tick!
 134000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 134000: system.cpu.fetch: Running stage.
 134000: system.cpu.fetch: There are no more threads available to fetch from.
 134000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 134000: system.cpu.decode: Processing [tid:0]
 134000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 134000: system.cpu.decode: [tid:0] Sending instruction to rename.
 134000: system.cpu.decode: [tid:0] Processing instruction [sn:13] with PC (0x80000060=>0x80000068).(0=>1)
 134000: system.cpu.decode: [tid:0] Processing instruction [sn:14] with PC (0x80000068=>0x80000070).(0=>1)
 134000: system.cpu.decode: [tid:0] Processing instruction [sn:15] with PC (0x80000070=>0x80000078).(0=>1)
 134000: system.cpu.decode: [tid:0] Processing instruction [sn:16] with PC (0x80000078=>0x80000080).(0=>1)
 134000: system.cpu.decode: Activity this cycle.
 134000: system.cpu: Activity: 3
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: srli
fromDecode->insts: addi
fromDecode->insts: blt
fromDecode->insts: addi
 134000: system.cpu.rename: Processing [tid:0]
 134000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 134000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 134000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 134000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 134000: system.cpu.rename: [tid:0] 4 available instructions to send iew.
 134000: system.cpu.rename: [tid:0] 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 134000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 134000: system.cpu.rename: [tid:0] Processing instruction [sn:9] with PC (0x80000040=>0x80000048).(0=>1).
arch_reg.flatIndex(): 7
 134000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 7, got phys reg 7 (IntRegClass)
 134000: system.cpu.rename: [tid:0] Register 7 (flat: 7) (IntRegClass) is ready.
 134000: global: [sn:9] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 8
SimpleRenameMap::rename: renamed_reg 8
 134000: global: Renamed reg IntRegClass{8} to physical reg 8 (8) old mapping was 8 (8)
 134000: system.cpu.rename: [tid:0] Renaming arch reg 8 (IntRegClass) to physical reg 8 (8).
 134000: system.cpu.rename: [tid:0] [sn:9] Adding instruction to history buffer (size=1).
 134000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 134000: system.cpu.rename: [tid:0] Processing instruction [sn:10] with PC (0x80000048=>0x80000050).(0=>1).
arch_reg.flatIndex(): 9
 134000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 9, got phys reg 9 (IntRegClass)
 134000: system.cpu.rename: [tid:0] Register 9 (flat: 9) (IntRegClass) is ready.
 134000: global: [sn:10] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 9
SimpleRenameMap::rename: renamed_reg 9
 134000: global: Renamed reg IntRegClass{9} to physical reg 9 (9) old mapping was 9 (9)
 134000: system.cpu.rename: [tid:0] Renaming arch reg 9 (IntRegClass) to physical reg 9 (9).
 134000: system.cpu.rename: [tid:0] [sn:10] Adding instruction to history buffer (size=2).
 134000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 134000: system.cpu.rename: [tid:0] Processing instruction [sn:11] with PC (0x80000050=>0x80000058).(0=>1).
arch_reg.flatIndex(): 8
 134000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 8, got phys reg 8 (IntRegClass)
 134000: system.cpu.rename: [tid:0] Register 8 (flat: 8) (IntRegClass) is ready.
 134000: global: [sn:11] has 1 ready out of 2 sources. RTI 0)
arch_reg.flatIndex(): 9
 134000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 9, got phys reg 9 (IntRegClass)
 134000: system.cpu.rename: [tid:0] Register 9 (flat: 9) (IntRegClass) is ready.
 134000: global: [sn:11] has 2 ready out of 2 sources. RTI 0)
 134000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 134000: system.cpu.rename: [tid:0] Processing instruction [sn:12] with PC (0x80000058=>0x80000060).(0=>1).
arch_reg.flatIndex(): 11
 134000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 11, got phys reg 11 (IntRegClass)
 134000: system.cpu.rename: [tid:0] Register 11 (flat: 11) (IntRegClass) is ready.
 134000: global: [sn:12] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 11
SimpleRenameMap::rename: renamed_reg 11
 134000: global: Renamed reg IntRegClass{11} to physical reg 11 (11) old mapping was 11 (11)
 134000: system.cpu.rename: [tid:0] Renaming arch reg 11 (IntRegClass) to physical reg 11 (11).
 134000: system.cpu.rename: [tid:0] [sn:12] Adding instruction to history buffer (size=3).
 134000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 0
 134000: system.cpu.iew: Issue: Processing [tid:0]
 134000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 134000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 134000: system.cpu.iq: Not able to schedule any instructions.
 134000: system.cpu.iew: Processing [tid:0]
 134000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 134000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 134000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 134000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 134000: system.cpu.commit: Getting instructions from Rename stage.
 134000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 134000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 134000: system.cpu: Scheduling next tick!
 135000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 135000: system.cpu.fetch: Running stage.
 135000: system.cpu.fetch: There are no more threads available to fetch from.
 135000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 135000: system.cpu.decode: Processing [tid:0]
 135000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 135000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: slli
fromDecode->insts: srli
fromDecode->insts: addi
fromDecode->insts: jalr
 135000: system.cpu.rename: Processing [tid:0]
 135000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 135000: system.cpu.rename: [tid:0] 4 instructions not yet in ROB
 135000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 135000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 135000: system.cpu.rename: [tid:0] 4 available instructions to send iew.
 135000: system.cpu.rename: [tid:0] 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 135000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 135000: system.cpu.rename: [tid:0] Processing instruction [sn:13] with PC (0x80000060=>0x80000068).(0=>1).
arch_reg.flatIndex(): 4
 135000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 4, got phys reg 4 (IntRegClass)
 135000: system.cpu.rename: [tid:0] Register 4 (flat: 4) (IntRegClass) is ready.
 135000: global: [sn:13] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 12
SimpleRenameMap::rename: renamed_reg 12
 135000: global: Renamed reg IntRegClass{12} to physical reg 12 (12) old mapping was 12 (12)
 135000: system.cpu.rename: [tid:0] Renaming arch reg 12 (IntRegClass) to physical reg 12 (12).
 135000: system.cpu.rename: [tid:0] [sn:13] Adding instruction to history buffer (size=4).
 135000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 135000: system.cpu.rename: [tid:0] Processing instruction [sn:14] with PC (0x80000068=>0x80000070).(0=>1).
arch_reg.flatIndex(): 12
 135000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 12, got phys reg 12 (IntRegClass)
 135000: system.cpu.rename: [tid:0] Register 12 (flat: 12) (IntRegClass) is ready.
 135000: global: [sn:14] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 13
SimpleRenameMap::rename: renamed_reg 13
 135000: global: Renamed reg IntRegClass{13} to physical reg 13 (13) old mapping was 13 (13)
 135000: system.cpu.rename: [tid:0] Renaming arch reg 13 (IntRegClass) to physical reg 13 (13).
 135000: system.cpu.rename: [tid:0] [sn:14] Adding instruction to history buffer (size=5).
 135000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 135000: system.cpu.rename: [tid:0] Processing instruction [sn:15] with PC (0x80000070=>0x80000078).(0=>1).
arch_reg.flatIndex(): 13
 135000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 13, got phys reg 13 (IntRegClass)
 135000: system.cpu.rename: [tid:0] Register 13 (flat: 13) (IntRegClass) is ready.
 135000: global: [sn:15] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 14
SimpleRenameMap::rename: renamed_reg 14
 135000: global: Renamed reg IntRegClass{14} to physical reg 14 (14) old mapping was 14 (14)
 135000: system.cpu.rename: [tid:0] Renaming arch reg 14 (IntRegClass) to physical reg 14 (14).
 135000: system.cpu.rename: [tid:0] [sn:15] Adding instruction to history buffer (size=6).
 135000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 135000: system.cpu.rename: [tid:0] Processing instruction [sn:16] with PC (0x80000078=>0x80000080).(0=>1).
arch_reg.flatIndex(): 5
 135000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 5, got phys reg 5 (IntRegClass)
 135000: system.cpu.rename: [tid:0] Register 5 (flat: 5) (IntRegClass) is ready.
 135000: global: [sn:16] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 15
SimpleRenameMap::rename: renamed_reg 15
 135000: global: Renamed reg IntRegClass{15} to physical reg 15 (15) old mapping was 15 (15)
 135000: system.cpu.rename: [tid:0] Renaming arch reg 15 (IntRegClass) to physical reg 15 (15).
 135000: system.cpu.rename: [tid:0] [sn:16] Adding instruction to history buffer (size=7).
 135000: system.cpu.rename: Activity this cycle.
 135000: system.cpu: Activity: 4
IEW::sortInsts() insts_from_rename: 0
 135000: system.cpu.iew: Issue: Processing [tid:0]
 135000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 135000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 135000: system.cpu.iq: Not able to schedule any instructions.
 135000: system.cpu.iew: Processing [tid:0]
 135000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 135000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 135000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 135000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 135000: system.cpu.commit: Getting instructions from Rename stage.
 135000: system.cpu.commit: [tid:0] [sn:9] Inserting PC (0x80000040=>0x80000048).(0=>1) into ROB.
 135000: system.cpu.rob: Adding inst PC (0x80000040=>0x80000048).(0=>1) to the ROB.
 135000: system.cpu.rob: [tid:0] Now has 1 instructions.
 135000: system.cpu.commit: [tid:0] [sn:10] Inserting PC (0x80000048=>0x80000050).(0=>1) into ROB.
 135000: system.cpu.rob: Adding inst PC (0x80000048=>0x80000050).(0=>1) to the ROB.
 135000: system.cpu.rob: [tid:0] Now has 2 instructions.
 135000: system.cpu.commit: [tid:0] [sn:11] Inserting PC (0x80000050=>0x80000058).(0=>1) into ROB.
 135000: system.cpu.rob: Adding inst PC (0x80000050=>0x80000058).(0=>1) to the ROB.
 135000: system.cpu.rob: [tid:0] Now has 3 instructions.
 135000: system.cpu.commit: [tid:0] [sn:12] Inserting PC (0x80000058=>0x80000060).(0=>1) into ROB.
 135000: system.cpu.rob: Adding inst PC (0x80000058=>0x80000060).(0=>1) to the ROB.
 135000: system.cpu.rob: [tid:0] Now has 4 instructions.
 135000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 135000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:9] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and not ready
 135000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
 135000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 135000: system.cpu: Scheduling next tick!
 136000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 136000: system.cpu.fetch: Running stage.
 136000: system.cpu.fetch: There are no more threads available to fetch from.
 136000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 136000: system.cpu.decode: Processing [tid:0]
 136000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 136000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 136000: system.cpu.rename: Processing [tid:0]
 136000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 136000: system.cpu.rename: [tid:0] 8 instructions not yet in ROB
 136000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 136000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 136000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 4
fromRename->insts srli
fromRename->insts addi
fromRename->insts blt
fromRename->insts addi
 136000: system.cpu.iew: Issue: Processing [tid:0]
 136000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 136000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000040=>0x80000048).(0=>1) [sn:9] [tid:0] to IQ.
dispatchInsts() inst = srli
dispatchInsts add_to_iq is true!!! ghjost!!!
 136000: system.cpu.iq: Adding instruction [sn:9] PC (0x80000040=>0x80000048).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()7
dest_reg_idx: 0
dest_reg->flatIndex()8
 136000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000040=>0x80000048).(0=>1) opclass:1 [sn:9].
 136000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000048=>0x80000050).(0=>1) [sn:10] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 136000: system.cpu.iq: Adding instruction [sn:10] PC (0x80000048=>0x80000050).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()9
dest_reg_idx: 0
dest_reg->flatIndex()9
 136000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000048=>0x80000050).(0=>1) opclass:1 [sn:10].
 136000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000050=>0x80000058).(0=>1) [sn:11] [tid:0] to IQ.
dispatchInsts() inst = blt
dispatchInsts add_to_iq is true!!! ghjost!!!
 136000: system.cpu.iq: Adding instruction [sn:11] PC (0x80000050=>0x80000058).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()8
src_reg_idx: 1
src_reg->flatIndex()9
 136000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000050=>0x80000058).(0=>1) opclass:1 [sn:11].
 136000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000058=>0x80000060).(0=>1) [sn:12] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 136000: system.cpu.iq: Adding instruction [sn:12] PC (0x80000058=>0x80000060).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()11
dest_reg_idx: 0
dest_reg->flatIndex()11
 136000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000058=>0x80000060).(0=>1) opclass:1 [sn:12].
executeInsts()
Available Instructions: 
insts_to_execute 0
 136000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: srli
 136000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000040=>0x80000048).(0=>1) [sn:9]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 136000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000048=>0x80000050).(0=>1) [sn:10]
InstructionQueue::scheduleReadyInsts() issuing inst: blt
 136000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000050=>0x80000058).(0=>1) [sn:11]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 136000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000058=>0x80000060).(0=>1) [sn:12]
 136000: system.cpu: Activity: 5
 136000: system.cpu.iew: Processing [tid:0]
 136000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
 136000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 136000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 136000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 136000: system.cpu.commit: Getting instructions from Rename stage.
 136000: system.cpu.commit: [tid:0] [sn:13] Inserting PC (0x80000060=>0x80000068).(0=>1) into ROB.
 136000: system.cpu.rob: Adding inst PC (0x80000060=>0x80000068).(0=>1) to the ROB.
 136000: system.cpu.rob: [tid:0] Now has 5 instructions.
 136000: system.cpu.commit: [tid:0] [sn:14] Inserting PC (0x80000068=>0x80000070).(0=>1) into ROB.
 136000: system.cpu.rob: Adding inst PC (0x80000068=>0x80000070).(0=>1) to the ROB.
 136000: system.cpu.rob: [tid:0] Now has 6 instructions.
 136000: system.cpu.commit: [tid:0] [sn:15] Inserting PC (0x80000070=>0x80000078).(0=>1) into ROB.
 136000: system.cpu.rob: Adding inst PC (0x80000070=>0x80000078).(0=>1) to the ROB.
 136000: system.cpu.rob: [tid:0] Now has 7 instructions.
 136000: system.cpu.commit: [tid:0] [sn:16] Inserting PC (0x80000078=>0x80000080).(0=>1) into ROB.
 136000: system.cpu.rob: Adding inst PC (0x80000078=>0x80000080).(0=>1) to the ROB.
 136000: system.cpu.rob: [tid:0] Now has 8 instructions.
 136000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 136000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:9] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and not ready
 136000: system.cpu.commit: [tid:0] ROB has 8 insts & 184 free entries.
 136000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 136000: system.cpu: Scheduling next tick!
 137000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 137000: system.cpu.fetch: Running stage.
 137000: system.cpu.fetch: There are no more threads available to fetch from.
 137000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 137000: system.cpu.decode: Processing [tid:0]
 137000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 137000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 137000: system.cpu.rename: Processing [tid:0]
 137000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 184, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 137000: system.cpu.rename: [tid:0] 8 instructions not yet in ROB
 137000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 137000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 137000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 4
fromRename->insts slli
fromRename->insts srli
fromRename->insts addi
fromRename->insts jalr
 137000: system.cpu.iew: Issue: Processing [tid:0]
 137000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 137000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000060=>0x80000068).(0=>1) [sn:13] [tid:0] to IQ.
dispatchInsts() inst = slli
dispatchInsts add_to_iq is true!!! ghjost!!!
 137000: system.cpu.iq: Adding instruction [sn:13] PC (0x80000060=>0x80000068).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()4
dest_reg_idx: 0
dest_reg->flatIndex()12
 137000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000060=>0x80000068).(0=>1) opclass:1 [sn:13].
 137000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000068=>0x80000070).(0=>1) [sn:14] [tid:0] to IQ.
dispatchInsts() inst = srli
dispatchInsts add_to_iq is true!!! ghjost!!!
 137000: system.cpu.iq: Adding instruction [sn:14] PC (0x80000068=>0x80000070).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()12
dest_reg_idx: 0
dest_reg->flatIndex()13
 137000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000068=>0x80000070).(0=>1) opclass:1 [sn:14].
 137000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000070=>0x80000078).(0=>1) [sn:15] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 137000: system.cpu.iq: Adding instruction [sn:15] PC (0x80000070=>0x80000078).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()13
dest_reg_idx: 0
dest_reg->flatIndex()14
 137000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000070=>0x80000078).(0=>1) opclass:1 [sn:15].
 137000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000078=>0x80000080).(0=>1) [sn:16] [tid:0] to IQ.
dispatchInsts() inst = jalr
dispatchInsts add_to_iq is true!!! ghjost!!!
 137000: system.cpu.iq: Adding instruction [sn:16] PC (0x80000078=>0x80000080).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()5
dest_reg_idx: 0
dest_reg->flatIndex()15
 137000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000078=>0x80000080).(0=>1) opclass:1 [sn:16].
executeInsts()
Available Instructions: 
insts_to_execute 4
 137000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst srli
 137000: system.cpu.iew: Execute: Processing PC (0x80000040=>0x80000048).(0=>1), [tid:0] [sn:9].
iew::inst->execute() instruction: srli
 137000: global: RegFile: Access to int register 7, has data 0
 137000: global: RegFile: Setting int register 8 to 0
 137000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 0, wbActual:0
pcstate::advace() instwidth : 8
 137000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 137000: system.cpu.iew: Execute: Processing PC (0x80000048=>0x80000050).(0=>1), [tid:0] [sn:10].
iew::inst->execute() instruction: addi
 137000: global: RegFile: Setting int register 9 to 0xa
 137000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 1, wbActual:1
pcstate::advace() instwidth : 8
 137000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst blt
 137000: system.cpu.iew: Execute: Processing PC (0x80000050=>0x80000058).(0=>1), [tid:0] [sn:11].
iew::inst->execute() instruction: blt
 137000: global: RegFile: Access to int register 8, has data 0
 137000: global: RegFile: Access to int register 9, has data 0xa
 137000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 2, wbActual:2
pcstate::advace() instwidth : 8
 137000: system.cpu.iew: [tid:0] [sn:11] Execute: Branch mispredict detected.
 137000: system.cpu.iew: [tid:0] [sn:11] Predicted target was PC: (0x80000058=>0x80000060).(0=>1)
 137000: system.cpu.iew: [tid:0] [sn:11] Execute: Redirecting fetch to PC: (0x80000050=>0x80000080).(0=>1)
 137000: system.cpu.iew: [tid:0] [sn:11] Squashing from a specific instruction, PC: (0x80000050=>0x80000080).(0=>1) 
npc(): 0x80000080
pc(): 0x80000050
pcstate::advace() instwidth : 8
 137000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 137000: system.cpu.iew: Execute: Processing PC (0x80000058=>0x80000060).(0=>1), [tid:0] [sn:12].
iew::inst->execute() instruction: addi
 137000: global: RegFile: Setting int register 11 to 0
 137000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 3, wbActual:3
 137000: system.cpu: Activity: 6
 137000: system.cpu.iew: Sending instructions to commit, [sn:9] PC (0x80000040=>0x80000048).(0=>1).
 137000: system.cpu.iq: Waking dependents of completed instruction.
 137000: system.cpu.iq: Reg 8 [IntRegClass] is part of a fix mapping, skipping
 137000: system.cpu.iew: Sending instructions to commit, [sn:10] PC (0x80000048=>0x80000050).(0=>1).
 137000: system.cpu.iq: Waking dependents of completed instruction.
 137000: system.cpu.iq: Reg 9 [IntRegClass] is part of a fix mapping, skipping
 137000: system.cpu.iew: Sending instructions to commit, [sn:11] PC (0x80000050=>0x80000080).(0=>1).
 137000: system.cpu.iq: Waking dependents of completed instruction.
 137000: system.cpu.iew: Sending instructions to commit, [sn:12] PC (0x80000058=>0x80000060).(0=>1).
 137000: system.cpu.iq: Waking dependents of completed instruction.
 137000: system.cpu.iq: Reg 11 [IntRegClass] is part of a fix mapping, skipping
 137000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: slli
 137000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000060=>0x80000068).(0=>1) [sn:13]
InstructionQueue::scheduleReadyInsts() issuing inst: srli
 137000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000068=>0x80000070).(0=>1) [sn:14]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 137000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000070=>0x80000078).(0=>1) [sn:15]
InstructionQueue::scheduleReadyInsts() issuing inst: jalr
 137000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000078=>0x80000080).(0=>1) [sn:16]
 137000: system.cpu.iew: Processing [tid:0]
 137000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 137000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 137000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
 137000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 137000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 137000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 137000: system.cpu.iew: Activity this cycle.
 137000: system.cpu.commit: Getting instructions from Rename stage.
 137000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 137000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:9] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and not ready
 137000: system.cpu.commit: [tid:0] ROB has 8 insts & 184 free entries.
END OF commit.tick()
 137000: system.cpu: Scheduling next tick!
 138000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 138000: system.cpu.fetch: Running stage.
 138000: system.cpu.fetch: There are no more threads available to fetch from.
 138000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 138000: system.cpu.decode: Processing [tid:0]
 138000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 138000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 138000: system.cpu.rename: Processing [tid:0]
 138000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 184, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 138000: system.cpu.rename: [tid:0] 4 instructions not yet in ROB
 138000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 138000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 138000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 138000: system.cpu.iew: Issue: Processing [tid:0]
 138000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 4
 138000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst slli
 138000: system.cpu.iew: Execute: Processing PC (0x80000060=>0x80000068).(0=>1), [tid:0] [sn:13].
iew::inst->execute() instruction: slli
 138000: global: RegFile: Access to int register 4, has data 0
 138000: global: RegFile: Setting int register 12 to 0
 138000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 0, wbActual:0
pcstate::advace() instwidth : 8
 138000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst srli
 138000: system.cpu.iew: Execute: Processing PC (0x80000068=>0x80000070).(0=>1), [tid:0] [sn:14].
iew::inst->execute() instruction: srli
 138000: global: RegFile: Access to int register 12, has data 0
 138000: global: RegFile: Setting int register 13 to 0
 138000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 1, wbActual:1
pcstate::advace() instwidth : 8
 138000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 138000: system.cpu.iew: Execute: Processing PC (0x80000070=>0x80000078).(0=>1), [tid:0] [sn:15].
iew::inst->execute() instruction: addi
 138000: global: RegFile: Access to int register 13, has data 0
 138000: global: RegFile: Setting int register 14 to 0
 138000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 2, wbActual:2
pcstate::advace() instwidth : 8
 138000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst jalr
 138000: system.cpu.iew: Execute: Processing PC (0x80000078=>0x80000080).(0=>1), [tid:0] [sn:16].
iew::inst->execute() instruction: jalr
 138000: global: RegFile: Access to int register 5, has data 0x80000008
 138000: global: RegFile: Setting int register 15 to 0x80000080
 138000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 3, wbActual:3
pcstate::advace() instwidth : 8
 138000: system.cpu.iew: [tid:0] [sn:16] Execute: Branch mispredict detected.
 138000: system.cpu.iew: [tid:0] [sn:16] Predicted target was PC: (0x80000080=>0x80000088).(0=>1)
 138000: system.cpu.iew: [tid:0] [sn:16] Execute: Redirecting fetch to PC: (0x80000078=>0x80000008).(0=>1)
 138000: system.cpu.iew: [tid:0] [sn:16] Squashing from a specific instruction, PC: (0x80000078=>0x80000008).(0=>1) 
npc(): 0x80000008
pc(): 0x80000078
pcstate::advace() instwidth : 8
 138000: system.cpu: Activity: 7
 138000: system.cpu.iew: Sending instructions to commit, [sn:13] PC (0x80000060=>0x80000068).(0=>1).
 138000: system.cpu.iq: Waking dependents of completed instruction.
 138000: system.cpu.iq: Reg 12 [IntRegClass] is part of a fix mapping, skipping
 138000: system.cpu.iew: Sending instructions to commit, [sn:14] PC (0x80000068=>0x80000070).(0=>1).
 138000: system.cpu.iq: Waking dependents of completed instruction.
 138000: system.cpu.iq: Reg 13 [IntRegClass] is part of a fix mapping, skipping
 138000: system.cpu.iew: Sending instructions to commit, [sn:15] PC (0x80000070=>0x80000078).(0=>1).
 138000: system.cpu.iq: Waking dependents of completed instruction.
 138000: system.cpu.iq: Reg 14 [IntRegClass] is part of a fix mapping, skipping
 138000: system.cpu.iew: Sending instructions to commit, [sn:16] PC (0x80000078=>0x80000008).(0=>1).
 138000: system.cpu.iq: Waking dependents of completed instruction.
 138000: system.cpu.iq: Reg 15 [IntRegClass] is part of a fix mapping, skipping
 138000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 138000: system.cpu.iq: Not able to schedule any instructions.
 138000: system.cpu.iew: Processing [tid:0]
 138000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 138000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 138000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 138000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 138000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 138000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 138000: system.cpu.iew: Activity this cycle.
 138000: system.cpu.commit: [tid:0] Squashing due to branch mispred PC:0x80000050 [sn:11]
 138000: system.cpu.commit: [tid:0] Redirecting to PC (0x80000080=>0x80000088).(0=>1)
 138000: system.cpu.rob: Starting to squash within the ROB.
 138000: system.cpu.rob: [tid:0] Squashing instructions until [sn:11].
 138000: system.cpu.rob: [tid:0] Squashing instruction PC (0x80000078=>0x80000008).(0=>1), seq num 16.
 138000: system.cpu.rob: [tid:0] Squashing instruction PC (0x80000070=>0x80000078).(0=>1), seq num 15.
 138000: system.cpu.rob: [tid:0] Squashing instruction PC (0x80000068=>0x80000070).(0=>1), seq num 14.
 138000: system.cpu.rob: [tid:0] Squashing instruction PC (0x80000060=>0x80000068).(0=>1), seq num 13.
 138000: system.cpu.rob: [tid:0] Squashing instruction PC (0x80000058=>0x80000060).(0=>1), seq num 12.
 138000: system.cpu.rob: [tid:0] Done squashing instructions.
 138000: system.cpu.commit: [tid:0] Marking PC (0x80000040=>0x80000048).(0=>1), [sn:9] ready within ROB.
 138000: system.cpu.commit: [tid:0] Marking PC (0x80000048=>0x80000050).(0=>1), [sn:10] ready within ROB.
 138000: system.cpu.commit: [tid:0] Marking PC (0x80000050=>0x80000080).(0=>1), [sn:11] ready within ROB.
 138000: system.cpu.commit: [tid:0] Instruction [sn:9] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and ready to commit
 138000: system.cpu.commit: [tid:0] ROB has 8 insts & 184 free entries.
 138000: system.cpu.commit: Activity This Cycle.
 138000: system.cpu.commit: Activating stage.
 138000: system.cpu: Activity: 8
END OF commit.tick()
 138000: system.cpu: Scheduling next tick!
 139000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 139000: system.cpu.fetch: Running stage.
 139000: system.cpu.fetch: There are no more threads available to fetch from.
 139000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 139000: system.cpu.decode: Processing [tid:0]
 139000: system.cpu.decode: [tid:0] Squashing instructions due to squash from commit.
 139000: system.cpu.decode: [tid:0] Squashing.
Rename::sortInsts() insts_from_decode: 
 139000: system.cpu.rename: Processing [tid:0]
 139000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 184, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 139000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 139000: system.cpu.rename: [tid:0] Squashing instructions due to squash from commit.
 139000: system.cpu.rename: [tid:0] [squash sn:11] Squashing instructions.
 139000: system.cpu.rename: [tid:0] Removing history entry with sequence number 16 (archReg: 15, newPhysReg: 15, prevPhysReg: 15).
 139000: system.cpu.rename: [tid:0] Removing history entry with sequence number 15 (archReg: 14, newPhysReg: 14, prevPhysReg: 14).
 139000: system.cpu.rename: [tid:0] Removing history entry with sequence number 14 (archReg: 13, newPhysReg: 13, prevPhysReg: 13).
 139000: system.cpu.rename: [tid:0] Removing history entry with sequence number 13 (archReg: 12, newPhysReg: 12, prevPhysReg: 12).
 139000: system.cpu.rename: [tid:0] Removing history entry with sequence number 12 (archReg: 11, newPhysReg: 11, prevPhysReg: 11).
IEW::sortInsts() insts_from_rename: 0
 139000: system.cpu.iew: Issue: Processing [tid:0]
 139000: system.cpu.iew: [tid:0] Squashing all instructions.
 139000: system.cpu.iq: [tid:0] Starting to squash instructions in the IQ.
 139000: system.cpu.iq: [tid:0] Squashing until sequence number 11!
 139000: global: StoreSet: Squashing until inum 11
 139000: system.cpu.iew.lsq.thread0: Squashing until [sn:11]!(Loads:0 Stores:0)
 139000: system.cpu.iew: Removing skidbuffer instructions until [sn:11] [tid:0]
 139000: system.cpu.iew: [tid:0] Removing incoming rename instructions
executeInsts()
Available Instructions: 
insts_to_execute 0
 139000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 139000: system.cpu.iq: Not able to schedule any instructions.
 139000: system.cpu.iew: Processing [tid:0]
 139000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 139000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 139000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 139000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 139000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 139000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 139000: system.cpu.iew: Activity this cycle.
 139000: system.cpu: Activity: 9
 139000: system.cpu.commit: Getting instructions from Rename stage.
 139000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 139000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:9]
 139000: system.cpu.commit: [tid:0] [sn:9] Committing instruction with PC (0x80000040=>0x80000048).(0=>1)
 139000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000040=>0x80000048).(0=>1), [sn:9]
 139000: system.cpu: Removing committed instruction [tid:0] PC (0x80000040=>0x80000048).(0=>1) [sn:9]
head_inst->staticInst->getName()srli
pcstate::advace() instwidth : 8
num_committed: 1
 139000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:10]
 139000: system.cpu.commit: [tid:0] [sn:10] Committing instruction with PC (0x80000048=>0x80000050).(0=>1)
 139000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000048=>0x80000050).(0=>1), [sn:10]
 139000: system.cpu: Removing committed instruction [tid:0] PC (0x80000048=>0x80000050).(0=>1) [sn:10]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 2
 139000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:11]
 139000: system.cpu.commit: [tid:0] [sn:11] Committing instruction with PC (0x80000050=>0x80000080).(0=>1)
 139000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000050=>0x80000080).(0=>1), [sn:11]
 139000: system.cpu: Removing committed instruction [tid:0] PC (0x80000050=>0x80000080).(0=>1) [sn:11]
head_inst->staticInst->getName()blt
pcstate::advace() instwidth : 8
num_committed: 3
 139000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:12]
 139000: system.cpu.commit: Retiring squashed instruction from ROB.
 139000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000058=>0x80000060).(0=>1), [sn:12]
 139000: system.cpu: Removing committed instruction [tid:0] PC (0x80000058=>0x80000060).(0=>1) [sn:12]
num_committed: 3
 139000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:13]
 139000: system.cpu.commit: Retiring squashed instruction from ROB.
 139000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000060=>0x80000068).(0=>1), [sn:13]
 139000: system.cpu: Removing committed instruction [tid:0] PC (0x80000060=>0x80000068).(0=>1) [sn:13]
num_committed: 3
 139000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:14]
 139000: system.cpu.commit: Retiring squashed instruction from ROB.
 139000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000068=>0x80000070).(0=>1), [sn:14]
 139000: system.cpu: Removing committed instruction [tid:0] PC (0x80000068=>0x80000070).(0=>1) [sn:14]
num_committed: 3
 139000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:15]
 139000: system.cpu.commit: Retiring squashed instruction from ROB.
 139000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000070=>0x80000078).(0=>1), [sn:15]
 139000: system.cpu: Removing committed instruction [tid:0] PC (0x80000070=>0x80000078).(0=>1) [sn:15]
num_committed: 3
 139000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:16]
 139000: system.cpu.commit: Retiring squashed instruction from ROB.
 139000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000078=>0x80000008).(0=>1), [sn:16]
 139000: system.cpu: Removing committed instruction [tid:0] PC (0x80000078=>0x80000008).(0=>1) [sn:16]
num_committed: 3
 139000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
 139000: system.cpu.commit: Activity This Cycle.
 139000: system.cpu.commit: Deactivating stage.
 139000: system.cpu: Activity: 8
END OF commit.tick()
 139000: system.cpu: Removing instruction, [tid:0] [sn:9] PC (0x80000040=>0x80000048).(0=>1)
 139000: system.cpu: Removing instruction, [tid:0] [sn:10] PC (0x80000048=>0x80000050).(0=>1)
 139000: system.cpu: Removing instruction, [tid:0] [sn:11] PC (0x80000050=>0x80000080).(0=>1)
 139000: system.cpu: Removing instruction, [tid:0] [sn:12] PC (0x80000058=>0x80000060).(0=>1)
 139000: system.cpu: Removing instruction, [tid:0] [sn:13] PC (0x80000060=>0x80000068).(0=>1)
 139000: system.cpu: Removing instruction, [tid:0] [sn:14] PC (0x80000068=>0x80000070).(0=>1)
 139000: system.cpu: Removing instruction, [tid:0] [sn:15] PC (0x80000070=>0x80000078).(0=>1)
 139000: system.cpu: Removing instruction, [tid:0] [sn:16] PC (0x80000078=>0x80000008).(0=>1)
 139000: system.cpu: Scheduling next tick!
 140000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 140000: system.cpu.fetch: Running stage.
 140000: system.cpu.fetch: There are no more threads available to fetch from.
 140000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 140000: system.cpu.decode: Processing [tid:0]
 140000: system.cpu.decode: [tid:0] Done squashing, switching to running.
 140000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 140000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 140000: system.cpu.rename: Processing [tid:0]
 140000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 140000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 140000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 140000: system.cpu.rename: [tid:0] Done squashing, switching to running.
 140000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 140000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
 140000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=2), until [sn:11].
 140000: system.cpu.rename: [tid:0] Freeing up older rename of reg 8 (IntRegClass), [sn:9].
 140000: system.cpu.rename: [tid:0] Freeing up older rename of reg 9 (IntRegClass), [sn:10].
IEW::sortInsts() insts_from_rename: 0
 140000: system.cpu.iew: Issue: Processing [tid:0]
 140000: system.cpu.iew: [tid:0] Done squashing, switching to running.
 140000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 140000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 140000: system.cpu.iq: Not able to schedule any instructions.
 140000: system.cpu.iew: Processing [tid:0]
 140000: system.cpu.iq: [tid:0] Committing instructions older than [sn:11]
 140000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 140000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 140000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 140000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 140000: system.cpu.commit: Getting instructions from Rename stage.
 140000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 140000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 140000: system.cpu: Scheduling next tick!
 141000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 141000: system.cpu.fetch: Running stage.
 141000: system.cpu.fetch: There are no more threads available to fetch from.
 141000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 141000: system.cpu.decode: Processing [tid:0]
 141000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 141000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 141000: system.cpu.rename: Processing [tid:0]
 141000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 141000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 141000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 141000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 141000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 141000: system.cpu.iew: Issue: Processing [tid:0]
 141000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 141000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 141000: system.cpu.iq: Not able to schedule any instructions.
 141000: system.cpu.iew: Processing [tid:0]
 141000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 141000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 141000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 141000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 141000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 141000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 141000: system.cpu.iew: Activity this cycle.
 141000: system.cpu: Activity: 9
 141000: system.cpu.commit: Getting instructions from Rename stage.
 141000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 141000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 141000: system.cpu: Scheduling next tick!
 142000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 142000: system.cpu.fetch: [tid:0] Squashing instructions due to squash from commit.
 142000: system.cpu.fetch: [tid:0] Squash from commit.
 142000: system.cpu.fetch: [tid:0] Squashing, setting PC to: (0x80000080=>0x80000088).(0=>1).
new_pc: 2147483776
new_rp: 11
 142000: system.cpu.fetch: [tid:0] Squashing outstanding Icache miss.
 142000: system.cpu: Thread 0: Deleting instructions from instruction list.
stalls[tid].decode: 0
 142000: system.cpu.fetch: Running stage.
 142000: system.cpu.fetch: There are no more threads available to fetch from.
 142000: system.cpu.fetch: [tid:0] Fetch is squashing!
Record number of instructions fetched: 0
 142000: system.cpu.fetch: [tid:0] Activating stage.
 142000: system.cpu: Activity: 10
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 142000: system.cpu.decode: Processing [tid:0]
 142000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 142000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 142000: system.cpu.rename: Processing [tid:0]
 142000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 142000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 142000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 142000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 142000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 142000: system.cpu.iew: Issue: Processing [tid:0]
 142000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 142000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 142000: system.cpu.iq: Not able to schedule any instructions.
 142000: system.cpu.iew: Processing [tid:0]
 142000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 142000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 142000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 142000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 142000: system.cpu.commit: Getting instructions from Rename stage.
 142000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 142000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 142000: global: DynInst: [sn:12] Instruction destroyed. Instcount for system.cpu = 7
 142000: global: DynInst: [sn:10] Instruction destroyed. Instcount for system.cpu = 6
 142000: global: DynInst: [sn:9] Instruction destroyed. Instcount for system.cpu = 5
 142000: system.cpu: Activity: 9
 142000: system.cpu: Scheduling next tick!
 143000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 143000: system.cpu.fetch: [tid:0] Done squashing, switching to running.
stalls[tid].decode: 0
 143000: system.cpu.fetch: Running stage.
 143000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000080
this_rp: 11
 143000: system.cpu.fetch: [tid:0] Attempting to translate and read instruction, starting at PC (0x80000080=>0x80000088).(0=>1).
 143000: system.cpu.fetch: [tid:0] Fetching cache line 0x80000080 for addr 0x80000080
 143000: system.cpu: CPU already running.
 143000: system.cpu.fetch: Fetch: Doing instruction read.
 143000: system.cpu.fetch: [tid:0] Doing Icache access.
 143000: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
 143000: system.cpu.fetch: Deactivating stage.
 143000: system.cpu: Activity: 8
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 143000: system.cpu.decode: Processing [tid:0]
 143000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 143000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 143000: system.cpu.rename: Processing [tid:0]
 143000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 143000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 143000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 143000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 143000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 143000: system.cpu.iew: Issue: Processing [tid:0]
 143000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 143000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 143000: system.cpu.iq: Not able to schedule any instructions.
 143000: system.cpu.iew: Processing [tid:0]
 143000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 143000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 143000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 143000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 143000: system.cpu.commit: Getting instructions from Rename stage.
 143000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 143000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 143000: global: DynInst: [sn:11] Instruction destroyed. Instcount for system.cpu = 4
 143000: global: DynInst: [sn:16] Instruction destroyed. Instcount for system.cpu = 3
 143000: global: DynInst: [sn:15] Instruction destroyed. Instcount for system.cpu = 2
 143000: global: DynInst: [sn:14] Instruction destroyed. Instcount for system.cpu = 1
 143000: global: DynInst: [sn:13] Instruction destroyed. Instcount for system.cpu = 0
 143000: system.cpu: Activity: 7
 143000: system.cpu: Scheduling next tick!
 144000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 144000: system.cpu.fetch: Running stage.
 144000: system.cpu.fetch: There are no more threads available to fetch from.
 144000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 144000: system.cpu.decode: Processing [tid:0]
 144000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 144000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 144000: system.cpu.rename: Processing [tid:0]
 144000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 144000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 144000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 144000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 144000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 144000: system.cpu.iew: Issue: Processing [tid:0]
 144000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 144000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 144000: system.cpu.iq: Not able to schedule any instructions.
 144000: system.cpu.iew: Processing [tid:0]
 144000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 144000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 144000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 144000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 144000: system.cpu.commit: Getting instructions from Rename stage.
 144000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 144000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 144000: system.cpu: Activity: 6
 144000: system.cpu: Scheduling next tick!
 145000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 145000: system.cpu.fetch: Running stage.
 145000: system.cpu.fetch: There are no more threads available to fetch from.
 145000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 145000: system.cpu.decode: Processing [tid:0]
 145000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 145000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 145000: system.cpu.rename: Processing [tid:0]
 145000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 145000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 145000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 145000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 145000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 145000: system.cpu.iew: Issue: Processing [tid:0]
 145000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 145000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 145000: system.cpu.iq: Not able to schedule any instructions.
 145000: system.cpu.iew: Processing [tid:0]
 145000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 145000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 145000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 145000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 145000: system.cpu.commit: Getting instructions from Rename stage.
 145000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 145000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 145000: system.cpu: Activity: 5
 145000: system.cpu: Scheduling next tick!
 146000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 146000: system.cpu.fetch: Running stage.
 146000: system.cpu.fetch: There are no more threads available to fetch from.
 146000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 146000: system.cpu.decode: Processing [tid:0]
 146000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 146000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 146000: system.cpu.rename: Processing [tid:0]
 146000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 146000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 146000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 146000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 146000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 146000: system.cpu.iew: Issue: Processing [tid:0]
 146000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 146000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 146000: system.cpu.iq: Not able to schedule any instructions.
 146000: system.cpu.iew: Processing [tid:0]
 146000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 146000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 146000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 146000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 146000: system.cpu.commit: Getting instructions from Rename stage.
 146000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 146000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 146000: system.cpu: Activity: 4
 146000: system.cpu: Scheduling next tick!
 147000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 147000: system.cpu.fetch: Running stage.
 147000: system.cpu.fetch: There are no more threads available to fetch from.
 147000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 147000: system.cpu.decode: Processing [tid:0]
 147000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 147000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 147000: system.cpu.rename: Processing [tid:0]
 147000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 147000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 147000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 147000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 147000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 147000: system.cpu.iew: Issue: Processing [tid:0]
 147000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 147000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 147000: system.cpu.iq: Not able to schedule any instructions.
 147000: system.cpu.iew: Processing [tid:0]
 147000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 147000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 147000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 147000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 147000: system.cpu.commit: Getting instructions from Rename stage.
 147000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 147000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 147000: system.cpu: Activity: 3
 147000: system.cpu: Scheduling next tick!
 148000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 148000: system.cpu.fetch: Running stage.
 148000: system.cpu.fetch: There are no more threads available to fetch from.
 148000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 148000: system.cpu.decode: Processing [tid:0]
 148000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 148000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 148000: system.cpu.rename: Processing [tid:0]
 148000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 148000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 148000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 148000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 148000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 148000: system.cpu.iew: Issue: Processing [tid:0]
 148000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 148000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 148000: system.cpu.iq: Not able to schedule any instructions.
 148000: system.cpu.iew: Processing [tid:0]
 148000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 148000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 148000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 148000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 148000: system.cpu.commit: Getting instructions from Rename stage.
 148000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 148000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 148000: system.cpu: Activity: 2
 148000: system.cpu: Scheduling next tick!
 149000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 149000: system.cpu.fetch: Running stage.
 149000: system.cpu.fetch: There are no more threads available to fetch from.
 149000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 149000: system.cpu.decode: Processing [tid:0]
 149000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 149000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 149000: system.cpu.rename: Processing [tid:0]
 149000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 149000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 149000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 149000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 149000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 149000: system.cpu.iew: Issue: Processing [tid:0]
 149000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 149000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 149000: system.cpu.iq: Not able to schedule any instructions.
 149000: system.cpu.iew: Processing [tid:0]
 149000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 149000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 149000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 149000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 149000: system.cpu.commit: Getting instructions from Rename stage.
 149000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 149000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 149000: system.cpu: Activity: 1
 149000: system.cpu: Scheduling next tick!
 150000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 150000: system.cpu.fetch: Running stage.
 150000: system.cpu.fetch: There are no more threads available to fetch from.
 150000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 150000: system.cpu.decode: Processing [tid:0]
 150000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 150000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 150000: system.cpu.rename: Processing [tid:0]
 150000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 150000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 150000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 150000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 150000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 150000: system.cpu.iew: Issue: Processing [tid:0]
 150000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 150000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 150000: system.cpu.iq: Not able to schedule any instructions.
 150000: system.cpu.iew: Processing [tid:0]
 150000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 150000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 150000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 150000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 150000: system.cpu.commit: Getting instructions from Rename stage.
 150000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 150000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 150000: system.cpu: Scheduling next tick!
 151000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 151000: system.cpu.fetch: Running stage.
 151000: system.cpu.fetch: There are no more threads available to fetch from.
 151000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 151000: system.cpu.decode: Processing [tid:0]
 151000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 151000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 151000: system.cpu.rename: Processing [tid:0]
 151000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 151000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 151000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 151000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 151000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 151000: system.cpu.iew: Issue: Processing [tid:0]
 151000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 151000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 151000: system.cpu.iq: Not able to schedule any instructions.
 151000: system.cpu.iew: Processing [tid:0]
 151000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 151000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 151000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 151000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 151000: system.cpu.commit: Getting instructions from Rename stage.
 151000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 151000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 151000: system.cpu: Activity: 0
 151000: system.cpu: No activity left!
 151000: system.cpu: Idle!
 182000: system.cpu.icache_port: Fetch unit received timing
 182000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 192000: system.cpu.icache_port: Fetch unit received timing
 192000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 192000: system.cpu: Waking up CPU
 192000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 192000: system.cpu.fetch: Activating stage.
 192000: system.cpu: Activity: 1
 192000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 192000: system.cpu.fetch: Running stage.
 192000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000080
this_rp: 11
 192000: system.cpu.fetch: [tid:0] Icache miss is complete.
 192000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
 sizeof(machInst): 8
 192000: system.cpu.decoder: Requesting bytes 0x00838033 from address 0x80000080
not compressed probably correct
 192000: system.cpu.decoder: Decoding instruction 0x838033 at address 0x80000080
 192000: system.cpu.decoder: Decode: Decoded add instruction: 0x838033
 192000: global: DynInst: [sn:17] Instruction created. Instcount for system.cpu = 1
 192000: system.cpu.fetch: [tid:0] Instruction PC (0x80000080=>0x80000088).(0=>1) created [sn:17].
 192000: system.cpu.fetch: [tid:0] Instruction is: add [11], [4], [3]
 192000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
npc(): 0x80000088
pc(): 0x80000080
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 192000: system.cpu.decoder: Requesting bytes 0x00148013 from address 0x80000088
not compressed probably correct
 192000: system.cpu.decoder: Decoding instruction 0x148013 at address 0x80000088
 192000: system.cpu.decoder: Decode: Decoded addi instruction: 0x148013
 192000: global: DynInst: [sn:18] Instruction created. Instcount for system.cpu = 2
 192000: system.cpu.fetch: [tid:0] Instruction PC (0x80000088=>0x80000090).(0=>1) created [sn:18].
 192000: system.cpu.fetch: [tid:0] Instruction is: addi [12], [3], 1
 192000: system.cpu.fetch: [tid:0] Fetch queue entry created (2/32).
npc(): 0x80000090
pc(): 0x80000088
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 192000: system.cpu.decoder: Requesting bytes 0x00008013 from address 0x80000090
not compressed probably correct
 192000: system.cpu.decoder: Decoding instruction 0x8013 at address 0x80000090
 192000: system.cpu.decoder: Decode: Decoded addi instruction: 0x8013
 192000: global: DynInst: [sn:19] Instruction created. Instcount for system.cpu = 3
 192000: system.cpu.fetch: [tid:0] Instruction PC (0x80000090=>0x80000098).(0=>1) created [sn:19].
 192000: system.cpu.fetch: [tid:0] Instruction is: addi [13], [12], 0
 192000: system.cpu.fetch: [tid:0] Fetch queue entry created (3/32).
npc(): 0x80000098
pc(): 0x80000090
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 192000: system.cpu.decoder: Requesting bytes 0x00018013 from address 0x80000098
not compressed probably correct
 192000: system.cpu.decoder: Decoding instruction 0x18013 at address 0x80000098
 192000: system.cpu.decoder: Decode: Decoded addi instruction: 0x18013
 192000: global: DynInst: [sn:20] Instruction created. Instcount for system.cpu = 4
 192000: system.cpu.fetch: [tid:0] Instruction PC (0x80000098=>0x800000a0).(0=>1) created [sn:20].
 192000: system.cpu.fetch: [tid:0] Instruction is: addi [14], [11], 0
 192000: system.cpu.fetch: [tid:0] Fetch queue entry created (4/32).
npc(): 0x800000a0
pc(): 0x80000098
pcstate::advace() instwidth : 8
 192000: system.cpu.fetch: [tid:0] Done fetching, reached fetch bandwidth for this cycle.
Record number of instructions fetched: 4
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 4
INSIDE WHILE LOOP
 192000: system.cpu.fetch: [tid:0] [sn:17] Sending instruction to decode from fetch queue. Fetch queue size: 4.
INSIDE WHILE LOOP
 192000: system.cpu.fetch: [tid:0] [sn:18] Sending instruction to decode from fetch queue. Fetch queue size: 3.
INSIDE WHILE LOOP
 192000: system.cpu.fetch: [tid:0] [sn:19] Sending instruction to decode from fetch queue. Fetch queue size: 2.
INSIDE WHILE LOOP
 192000: system.cpu.fetch: [tid:0] [sn:20] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 192000: system.cpu.fetch: Activity this cycle.
 192000: system.cpu: Activity: 2
 192000: system.cpu.decode: Processing [tid:0]
 192000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 192000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 192000: system.cpu.rename: Processing [tid:0]
 192000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 192000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 192000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 192000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 192000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 192000: system.cpu.iew: Issue: Processing [tid:0]
 192000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 192000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 192000: system.cpu.iq: Not able to schedule any instructions.
 192000: system.cpu.iew: Processing [tid:0]
 192000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 192000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 192000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 192000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 192000: system.cpu.commit: Getting instructions from Rename stage.
 192000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 192000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 192000: system.cpu: Scheduling next tick!
 193000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 193000: system.cpu.fetch: Running stage.
 193000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x800000a0
this_rp: 15
 193000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
 sizeof(machInst): 8
 193000: system.cpu.decoder: Requesting bytes 0x00050013 from address 0x800000a0
not compressed probably correct
 193000: system.cpu.decoder: Decoding instruction 0x50013 at address 0x800000a0
 193000: system.cpu.decoder: Decode: Decoded addi instruction: 0x50013
 193000: global: DynInst: [sn:21] Instruction created. Instcount for system.cpu = 5
 193000: system.cpu.fetch: [tid:0] Instruction PC (0x800000a0=>0x800000a8).(0=>1) created [sn:21].
 193000: system.cpu.fetch: [tid:0] Instruction is: addi [15], [5], 0
 193000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
npc(): 0x800000a8
pc(): 0x800000a0
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 193000: system.cpu.decoder: Requesting bytes 0xf91ff06f from address 0x800000a8
not compressed probably correct
 193000: system.cpu.decoder: Decoding instruction 0xf91ff06f at address 0x800000a8
imm before sext: 0x1fff90
imm after sext: 0xffffff90
imm after sext in dec: -112
 193000: system.cpu.decoder: Decode: Decoded jal instruction: 0xf91ff06f
 193000: global: DynInst: [sn:22] Instruction created. Instcount for system.cpu = 6
 193000: system.cpu.fetch: [tid:0] Instruction PC (0x800000a8=>0x800000b0).(0=>1) created [sn:22].
enterered Jal::generateDisassembly
love it
no of indices1
why tho
idx: 16
crying
ss.str(): jal [16], -112
 193000: system.cpu.fetch: [tid:0] Instruction is: jal [16], -112
 193000: system.cpu.fetch: [tid:0] Fetch queue entry created (2/32).
npc(): 0x800000b0
pc(): 0x800000a8
pcstate::advace() instwidth : 8
 193000: system.cpu.fetch: [tid:0] [sn:22] Branch at PC 0x800000a8 predicted to be not taken
 193000: system.cpu.fetch: [tid:0] [sn:22] Branch at PC 0x800000a8 predicted to go to (0x800000b0=>0x800000b8).(0=>1)
 sizeof(machInst): 8
 193000: system.cpu.decoder: Requesting bytes 0x00000000 from address 0x800000b0
not compressed probably correct
 193000: system.cpu.decoder: Decoding instruction 0x0 at address 0x800000b0
 193000: system.cpu.decoder: Decode: Decoded unknown instruction: 0
 193000: global: DynInst: [sn:23] Instruction created. Instcount for system.cpu = 7
 193000: system.cpu.fetch: [tid:0] Instruction PC (0x800000b0=>0x800000b8).(0=>1) created [sn:23].
 193000: system.cpu.fetch: [tid:0] Instruction is: unknown opcode 0x0
 193000: system.cpu.fetch: [tid:0] Fetch queue entry created (3/32).
npc(): 0x800000b8
pc(): 0x800000b0
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 193000: system.cpu.decoder: Requesting bytes 0x00000000 from address 0x800000b8
not compressed probably correct
 193000: system.cpu.decoder: Decoding instruction 0x0 at address 0x800000b8
 193000: system.cpu.decoder: Decode: Decoded unknown instruction: 0
 193000: global: DynInst: [sn:24] Instruction created. Instcount for system.cpu = 8
 193000: system.cpu.fetch: [tid:0] Instruction PC (0x800000b8=>0x800000c0).(0=>1) created [sn:24].
 193000: system.cpu.fetch: [tid:0] Instruction is: unknown opcode 0x0
 193000: system.cpu.fetch: [tid:0] Fetch queue entry created (4/32).
npc(): 0x800000c0
pc(): 0x800000b8
pcstate::advace() instwidth : 8
 193000: system.cpu.fetch: [tid:0] Done fetching, reached fetch bandwidth for this cycle.
Record number of instructions fetched: 4
AFTER updateFetchStatus()
 193000: system.cpu.fetch: [tid:0] Issuing a pipelined I-cache access, starting at PC (0x800000c0=>0x800000c8).(0=>1).
 193000: system.cpu.fetch: [tid:0] Fetching cache line 0x800000c0 for addr 0x800000c0
 193000: system.cpu: CPU already running.
 193000: system.cpu.fetch: Fetch: Doing instruction read.
 193000: system.cpu.fetch: [tid:0] Doing Icache access.
 193000: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
 193000: system.cpu.fetch: Deactivating stage.
 193000: system.cpu: Activity: 1
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 4
INSIDE WHILE LOOP
 193000: system.cpu.fetch: [tid:0] [sn:21] Sending instruction to decode from fetch queue. Fetch queue size: 4.
INSIDE WHILE LOOP
 193000: system.cpu.fetch: [tid:0] [sn:22] Sending instruction to decode from fetch queue. Fetch queue size: 3.
INSIDE WHILE LOOP
 193000: system.cpu.fetch: [tid:0] [sn:23] Sending instruction to decode from fetch queue. Fetch queue size: 2.
INSIDE WHILE LOOP
 193000: system.cpu.fetch: [tid:0] [sn:24] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 193000: system.cpu.fetch: Activity this cycle.
 193000: system.cpu: Activity: 2
 193000: system.cpu.decode: Processing [tid:0]
 193000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 193000: system.cpu.decode: [tid:0] Sending instruction to rename.
 193000: system.cpu.decode: [tid:0] Processing instruction [sn:17] with PC (0x80000080=>0x80000088).(0=>1)
 193000: system.cpu.decode: [tid:0] Processing instruction [sn:18] with PC (0x80000088=>0x80000090).(0=>1)
 193000: system.cpu.decode: [tid:0] Processing instruction [sn:19] with PC (0x80000090=>0x80000098).(0=>1)
 193000: system.cpu.decode: [tid:0] Processing instruction [sn:20] with PC (0x80000098=>0x800000a0).(0=>1)
 193000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
 193000: system.cpu.rename: Processing [tid:0]
 193000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 193000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 193000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 193000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 193000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 193000: system.cpu.iew: Issue: Processing [tid:0]
 193000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 193000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 193000: system.cpu.iq: Not able to schedule any instructions.
 193000: system.cpu.iew: Processing [tid:0]
 193000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 193000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 193000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 193000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 193000: system.cpu.commit: Getting instructions from Rename stage.
 193000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 193000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 193000: system.cpu: Scheduling next tick!
 194000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 194000: system.cpu.fetch: Running stage.
 194000: system.cpu.fetch: There are no more threads available to fetch from.
 194000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 194000: system.cpu.decode: Processing [tid:0]
 194000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 194000: system.cpu.decode: [tid:0] Sending instruction to rename.
 194000: system.cpu.decode: [tid:0] Processing instruction [sn:21] with PC (0x800000a0=>0x800000a8).(0=>1)
 194000: system.cpu.decode: [tid:0] Processing instruction [sn:22] with PC (0x800000a8=>0x800000b0).(0=>1)
 194000: system.cpu.decode: [tid:0] [sn:22] Squashing due to incorrect branch prediction detected at decode.
 194000: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:22] (end=24).
 194000: system.cpu: Squashing instruction, [tid:0] [sn:24] PC (0x800000b8=>0x800000c0).(0=>1)
 194000: system.cpu: Squashing instruction, [tid:0] [sn:23] PC (0x800000b0=>0x800000b8).(0=>1)
 194000: system.cpu.decode: [tid:0] [sn:22] Updating predictions: Wrong predicted target: (0x800000b0=>0x800000b8).(0=>1)                         PredPC: (0x80000038=>0x80000040).(0=>1)
 194000: system.cpu.decode: Activity this cycle.
 194000: system.cpu: Activity: 3
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: add
fromDecode->insts: addi
fromDecode->insts: addi
fromDecode->insts: addi
 194000: system.cpu.rename: Processing [tid:0]
 194000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 194000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 194000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 194000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 194000: system.cpu.rename: [tid:0] 4 available instructions to send iew.
 194000: system.cpu.rename: [tid:0] 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 194000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 194000: system.cpu.rename: [tid:0] Processing instruction [sn:17] with PC (0x80000080=>0x80000088).(0=>1).
arch_reg.flatIndex(): 4
 194000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 4, got phys reg 4 (IntRegClass)
 194000: system.cpu.rename: [tid:0] Register 4 (flat: 4) (IntRegClass) is ready.
 194000: global: [sn:17] has 1 ready out of 2 sources. RTI 0)
arch_reg.flatIndex(): 3
 194000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 3, got phys reg 3 (IntRegClass)
 194000: system.cpu.rename: [tid:0] Register 3 (flat: 3) (IntRegClass) is ready.
 194000: global: [sn:17] has 2 ready out of 2 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 11
SimpleRenameMap::rename: renamed_reg 11
 194000: global: Renamed reg IntRegClass{11} to physical reg 11 (11) old mapping was 11 (11)
 194000: system.cpu.rename: [tid:0] Renaming arch reg 11 (IntRegClass) to physical reg 11 (11).
 194000: system.cpu.rename: [tid:0] [sn:17] Adding instruction to history buffer (size=1).
 194000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 194000: system.cpu.rename: [tid:0] Processing instruction [sn:18] with PC (0x80000088=>0x80000090).(0=>1).
arch_reg.flatIndex(): 3
 194000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 3, got phys reg 3 (IntRegClass)
 194000: system.cpu.rename: [tid:0] Register 3 (flat: 3) (IntRegClass) is ready.
 194000: global: [sn:18] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 12
SimpleRenameMap::rename: renamed_reg 12
 194000: global: Renamed reg IntRegClass{12} to physical reg 12 (12) old mapping was 12 (12)
 194000: system.cpu.rename: [tid:0] Renaming arch reg 12 (IntRegClass) to physical reg 12 (12).
 194000: system.cpu.rename: [tid:0] [sn:18] Adding instruction to history buffer (size=2).
 194000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 194000: system.cpu.rename: [tid:0] Processing instruction [sn:19] with PC (0x80000090=>0x80000098).(0=>1).
arch_reg.flatIndex(): 12
 194000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 12, got phys reg 12 (IntRegClass)
 194000: system.cpu.rename: [tid:0] Register 12 (flat: 12) (IntRegClass) is ready.
 194000: global: [sn:19] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 13
SimpleRenameMap::rename: renamed_reg 13
 194000: global: Renamed reg IntRegClass{13} to physical reg 13 (13) old mapping was 13 (13)
 194000: system.cpu.rename: [tid:0] Renaming arch reg 13 (IntRegClass) to physical reg 13 (13).
 194000: system.cpu.rename: [tid:0] [sn:19] Adding instruction to history buffer (size=3).
 194000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 194000: system.cpu.rename: [tid:0] Processing instruction [sn:20] with PC (0x80000098=>0x800000a0).(0=>1).
arch_reg.flatIndex(): 11
 194000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 11, got phys reg 11 (IntRegClass)
 194000: system.cpu.rename: [tid:0] Register 11 (flat: 11) (IntRegClass) is ready.
 194000: global: [sn:20] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 14
SimpleRenameMap::rename: renamed_reg 14
 194000: global: Renamed reg IntRegClass{14} to physical reg 14 (14) old mapping was 14 (14)
 194000: system.cpu.rename: [tid:0] Renaming arch reg 14 (IntRegClass) to physical reg 14 (14).
 194000: system.cpu.rename: [tid:0] [sn:20] Adding instruction to history buffer (size=4).
 194000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 0
 194000: system.cpu.iew: Issue: Processing [tid:0]
 194000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 194000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 194000: system.cpu.iq: Not able to schedule any instructions.
 194000: system.cpu.iew: Processing [tid:0]
 194000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 194000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 194000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 194000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 194000: system.cpu.commit: Getting instructions from Rename stage.
 194000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 194000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 194000: system.cpu: Removing instruction, [tid:0] [sn:24] PC (0x800000b8=>0x800000c0).(0=>1)
 194000: system.cpu: Removing instruction, [tid:0] [sn:23] PC (0x800000b0=>0x800000b8).(0=>1)
 194000: system.cpu: Scheduling next tick!
 195000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 195000: system.cpu.fetch: [tid:0] Squashing instructions due to squash from decode.
 195000: system.cpu.fetch: Squashing from decode with PC = (0x80000038=>0x80000040).(0=>1)
 195000: system.cpu.fetch: [tid:0] Squashing from decode.
 195000: system.cpu.fetch: [tid:0] Squashing, setting PC to: (0x80000038=>0x80000040).(0=>1).
 195000: system.cpu.fetch: [tid:0] Squashing outstanding Icache miss.
 195000: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:22] (end=22).
stalls[tid].decode: 0
 195000: system.cpu.fetch: Running stage.
 195000: system.cpu.fetch: There are no more threads available to fetch from.
 195000: system.cpu.fetch: [tid:0] Fetch is squashing!
Record number of instructions fetched: 0
 195000: system.cpu.fetch: [tid:0] Activating stage.
 195000: system.cpu: Activity: 4
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 195000: system.cpu.decode: Processing [tid:0]
 195000: system.cpu.decode: [tid:0] Done squashing, switching to running.
 195000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 195000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: addi
fromDecode->insts: jal
 195000: system.cpu.rename: Processing [tid:0]
 195000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 195000: system.cpu.rename: [tid:0] 4 instructions not yet in ROB
 195000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 195000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 195000: system.cpu.rename: [tid:0] 2 available instructions to send iew.
 195000: system.cpu.rename: [tid:0] 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 195000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 195000: system.cpu.rename: [tid:0] Processing instruction [sn:21] with PC (0x800000a0=>0x800000a8).(0=>1).
arch_reg.flatIndex(): 5
 195000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 5, got phys reg 5 (IntRegClass)
 195000: system.cpu.rename: [tid:0] Register 5 (flat: 5) (IntRegClass) is ready.
 195000: global: [sn:21] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 15
SimpleRenameMap::rename: renamed_reg 15
 195000: global: Renamed reg IntRegClass{15} to physical reg 15 (15) old mapping was 15 (15)
 195000: system.cpu.rename: [tid:0] Renaming arch reg 15 (IntRegClass) to physical reg 15 (15).
 195000: system.cpu.rename: [tid:0] [sn:21] Adding instruction to history buffer (size=5).
 195000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 195000: system.cpu.rename: [tid:0] Processing instruction [sn:22] with PC (0x800000a8=>0x800000b0).(0=>1).
SimpleRenameMap::rename: prev_reg 16
SimpleRenameMap::rename: renamed_reg 16
 195000: global: Renamed reg IntRegClass{16} to physical reg 16 (16) old mapping was 16 (16)
 195000: system.cpu.rename: [tid:0] Renaming arch reg 16 (IntRegClass) to physical reg 16 (16).
 195000: system.cpu.rename: [tid:0] [sn:22] Adding instruction to history buffer (size=6).
 195000: system.cpu.rename: Activity this cycle.
 195000: system.cpu: Activity: 5
IEW::sortInsts() insts_from_rename: 0
 195000: system.cpu.iew: Issue: Processing [tid:0]
 195000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 195000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 195000: system.cpu.iq: Not able to schedule any instructions.
 195000: system.cpu.iew: Processing [tid:0]
 195000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 195000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 195000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 195000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 195000: system.cpu.commit: Getting instructions from Rename stage.
 195000: system.cpu.commit: [tid:0] [sn:17] Inserting PC (0x80000080=>0x80000088).(0=>1) into ROB.
 195000: system.cpu.rob: Adding inst PC (0x80000080=>0x80000088).(0=>1) to the ROB.
 195000: system.cpu.rob: [tid:0] Now has 1 instructions.
 195000: system.cpu.commit: [tid:0] [sn:18] Inserting PC (0x80000088=>0x80000090).(0=>1) into ROB.
 195000: system.cpu.rob: Adding inst PC (0x80000088=>0x80000090).(0=>1) to the ROB.
 195000: system.cpu.rob: [tid:0] Now has 2 instructions.
 195000: system.cpu.commit: [tid:0] [sn:19] Inserting PC (0x80000090=>0x80000098).(0=>1) into ROB.
 195000: system.cpu.rob: Adding inst PC (0x80000090=>0x80000098).(0=>1) to the ROB.
 195000: system.cpu.rob: [tid:0] Now has 3 instructions.
 195000: system.cpu.commit: [tid:0] [sn:20] Inserting PC (0x80000098=>0x800000a0).(0=>1) into ROB.
 195000: system.cpu.rob: Adding inst PC (0x80000098=>0x800000a0).(0=>1) to the ROB.
 195000: system.cpu.rob: [tid:0] Now has 4 instructions.
 195000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 195000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:17] PC (0x80000080=>0x80000088).(0=>1) is head of ROB and not ready
 195000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
 195000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 195000: system.cpu: Scheduling next tick!
 196000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 196000: system.cpu.fetch: [tid:0] Done squashing, switching to running.
stalls[tid].decode: 0
 196000: system.cpu.fetch: Running stage.
 196000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000038
this_rp: 19
 196000: system.cpu.fetch: [tid:0] Attempting to translate and read instruction, starting at PC (0x80000038=>0x80000040).(0=>1).
 196000: system.cpu.fetch: [tid:0] Fetching cache line 0x80000000 for addr 0x80000038
 196000: system.cpu: CPU already running.
 196000: system.cpu.fetch: Fetch: Doing instruction read.
 196000: system.cpu.fetch: [tid:0] Doing Icache access.
 196000: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
 196000: system.cpu.fetch: Deactivating stage.
 196000: system.cpu: Activity: 4
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 196000: system.cpu.decode: Processing [tid:0]
 196000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 196000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 196000: system.cpu.rename: Processing [tid:0]
 196000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 196000: system.cpu.rename: [tid:0] 6 instructions not yet in ROB
 196000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 196000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 196000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 4
fromRename->insts add
fromRename->insts addi
fromRename->insts addi
fromRename->insts addi
 196000: system.cpu.iew: Issue: Processing [tid:0]
 196000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 196000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000080=>0x80000088).(0=>1) [sn:17] [tid:0] to IQ.
dispatchInsts() inst = add
dispatchInsts add_to_iq is true!!! ghjost!!!
 196000: system.cpu.iq: Adding instruction [sn:17] PC (0x80000080=>0x80000088).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()4
src_reg_idx: 1
src_reg->flatIndex()3
dest_reg_idx: 0
dest_reg->flatIndex()11
 196000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000080=>0x80000088).(0=>1) opclass:1 [sn:17].
 196000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000088=>0x80000090).(0=>1) [sn:18] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 196000: system.cpu.iq: Adding instruction [sn:18] PC (0x80000088=>0x80000090).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()3
dest_reg_idx: 0
dest_reg->flatIndex()12
 196000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000088=>0x80000090).(0=>1) opclass:1 [sn:18].
 196000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000090=>0x80000098).(0=>1) [sn:19] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 196000: system.cpu.iq: Adding instruction [sn:19] PC (0x80000090=>0x80000098).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()12
dest_reg_idx: 0
dest_reg->flatIndex()13
 196000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000090=>0x80000098).(0=>1) opclass:1 [sn:19].
 196000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000098=>0x800000a0).(0=>1) [sn:20] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 196000: system.cpu.iq: Adding instruction [sn:20] PC (0x80000098=>0x800000a0).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()11
dest_reg_idx: 0
dest_reg->flatIndex()14
 196000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000098=>0x800000a0).(0=>1) opclass:1 [sn:20].
executeInsts()
Available Instructions: 
insts_to_execute 0
 196000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: add
 196000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000080=>0x80000088).(0=>1) [sn:17]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 196000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000088=>0x80000090).(0=>1) [sn:18]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 196000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000090=>0x80000098).(0=>1) [sn:19]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 196000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000098=>0x800000a0).(0=>1) [sn:20]
 196000: system.cpu: Activity: 5
 196000: system.cpu.iew: Processing [tid:0]
 196000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
 196000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 196000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 196000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 196000: system.cpu.commit: Getting instructions from Rename stage.
 196000: system.cpu.commit: [tid:0] [sn:21] Inserting PC (0x800000a0=>0x800000a8).(0=>1) into ROB.
 196000: system.cpu.rob: Adding inst PC (0x800000a0=>0x800000a8).(0=>1) to the ROB.
 196000: system.cpu.rob: [tid:0] Now has 5 instructions.
 196000: system.cpu.commit: [tid:0] [sn:22] Inserting PC (0x800000a8=>0x800000b0).(0=>1) into ROB.
 196000: system.cpu.rob: Adding inst PC (0x800000a8=>0x800000b0).(0=>1) to the ROB.
 196000: system.cpu.rob: [tid:0] Now has 6 instructions.
 196000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 196000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:17] PC (0x80000080=>0x80000088).(0=>1) is head of ROB and not ready
 196000: system.cpu.commit: [tid:0] ROB has 6 insts & 186 free entries.
 196000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 196000: system.cpu: Scheduling next tick!
 197000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 197000: system.cpu.fetch: Running stage.
 197000: system.cpu.fetch: There are no more threads available to fetch from.
 197000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 197000: system.cpu.decode: Processing [tid:0]
 197000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 197000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 197000: system.cpu.rename: Processing [tid:0]
 197000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 186, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 197000: system.cpu.rename: [tid:0] 6 instructions not yet in ROB
 197000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 197000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 197000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 2
fromRename->insts addi
fromRename->insts jal
 197000: system.cpu.iew: Issue: Processing [tid:0]
 197000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 197000: system.cpu.iew: [tid:0] Issue: Adding PC (0x800000a0=>0x800000a8).(0=>1) [sn:21] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 197000: system.cpu.iq: Adding instruction [sn:21] PC (0x800000a0=>0x800000a8).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()5
dest_reg_idx: 0
dest_reg->flatIndex()15
 197000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x800000a0=>0x800000a8).(0=>1) opclass:1 [sn:21].
 197000: system.cpu.iew: [tid:0] Issue: Adding PC (0x800000a8=>0x800000b0).(0=>1) [sn:22] [tid:0] to IQ.
dispatchInsts() inst = jal
dispatchInsts add_to_iq is true!!! ghjost!!!
 197000: system.cpu.iq: Adding instruction [sn:22] PC (0x800000a8=>0x800000b0).(0=>1) to the IQ.
dest_reg_idx: 0
dest_reg->flatIndex()16
 197000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x800000a8=>0x800000b0).(0=>1) opclass:1 [sn:22].
executeInsts()
Available Instructions: 
insts_to_execute 4
 197000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst add
 197000: system.cpu.iew: Execute: Processing PC (0x80000080=>0x80000088).(0=>1), [tid:0] [sn:17].
iew::inst->execute() instruction: add
 197000: global: RegFile: Access to int register 4, has data 0
 197000: global: RegFile: Access to int register 3, has data 0
 197000: global: RegFile: Setting int register 11 to 0
 197000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 0, wbActual:0
pcstate::advace() instwidth : 8
 197000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 197000: system.cpu.iew: Execute: Processing PC (0x80000088=>0x80000090).(0=>1), [tid:0] [sn:18].
iew::inst->execute() instruction: addi
 197000: global: RegFile: Access to int register 3, has data 0
 197000: global: RegFile: Setting int register 12 to 0x1
 197000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 1, wbActual:1
pcstate::advace() instwidth : 8
 197000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 197000: system.cpu.iew: Execute: Processing PC (0x80000090=>0x80000098).(0=>1), [tid:0] [sn:19].
iew::inst->execute() instruction: addi
 197000: global: RegFile: Access to int register 12, has data 0x1
 197000: global: RegFile: Setting int register 13 to 0x1
 197000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 2, wbActual:2
pcstate::advace() instwidth : 8
 197000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 197000: system.cpu.iew: Execute: Processing PC (0x80000098=>0x800000a0).(0=>1), [tid:0] [sn:20].
iew::inst->execute() instruction: addi
 197000: global: RegFile: Access to int register 11, has data 0
 197000: global: RegFile: Setting int register 14 to 0
 197000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 3, wbActual:3
pcstate::advace() instwidth : 8
 197000: system.cpu: Activity: 6
 197000: system.cpu.iew: Sending instructions to commit, [sn:17] PC (0x80000080=>0x80000088).(0=>1).
 197000: system.cpu.iq: Waking dependents of completed instruction.
 197000: system.cpu.iq: Reg 11 [IntRegClass] is part of a fix mapping, skipping
 197000: system.cpu.iew: Sending instructions to commit, [sn:18] PC (0x80000088=>0x80000090).(0=>1).
 197000: system.cpu.iq: Waking dependents of completed instruction.
 197000: system.cpu.iq: Reg 12 [IntRegClass] is part of a fix mapping, skipping
 197000: system.cpu.iew: Sending instructions to commit, [sn:19] PC (0x80000090=>0x80000098).(0=>1).
 197000: system.cpu.iq: Waking dependents of completed instruction.
 197000: system.cpu.iq: Reg 13 [IntRegClass] is part of a fix mapping, skipping
 197000: system.cpu.iew: Sending instructions to commit, [sn:20] PC (0x80000098=>0x800000a0).(0=>1).
 197000: system.cpu.iq: Waking dependents of completed instruction.
 197000: system.cpu.iq: Reg 14 [IntRegClass] is part of a fix mapping, skipping
 197000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 197000: system.cpu.iq: Thread 0: Issuing instruction PC (0x800000a0=>0x800000a8).(0=>1) [sn:21]
InstructionQueue::scheduleReadyInsts() issuing inst: jal
 197000: system.cpu.iq: Thread 0: Issuing instruction PC (0x800000a8=>0x800000b0).(0=>1) [sn:22]
 197000: system.cpu.iew: Processing [tid:0]
 197000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 197000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 197000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
 197000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 197000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 197000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 197000: system.cpu.iew: Activity this cycle.
 197000: system.cpu.commit: Getting instructions from Rename stage.
 197000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 197000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:17] PC (0x80000080=>0x80000088).(0=>1) is head of ROB and not ready
 197000: system.cpu.commit: [tid:0] ROB has 6 insts & 186 free entries.
END OF commit.tick()
 197000: system.cpu: Scheduling next tick!
 198000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 198000: system.cpu.fetch: Running stage.
 198000: system.cpu.fetch: There are no more threads available to fetch from.
 198000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 198000: system.cpu.decode: Processing [tid:0]
 198000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 198000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 198000: system.cpu.rename: Processing [tid:0]
 198000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 186, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 198000: system.cpu.rename: [tid:0] 2 instructions not yet in ROB
 198000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 198000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 198000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 198000: system.cpu.iew: Issue: Processing [tid:0]
 198000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 2
 198000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 198000: system.cpu.iew: Execute: Processing PC (0x800000a0=>0x800000a8).(0=>1), [tid:0] [sn:21].
iew::inst->execute() instruction: addi
 198000: global: RegFile: Access to int register 5, has data 0x80000008
 198000: global: RegFile: Setting int register 15 to 0x80000008
 198000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 0, wbActual:0
pcstate::advace() instwidth : 8
 198000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst jal
 198000: system.cpu.iew: Execute: Processing PC (0x800000a8=>0x800000b0).(0=>1), [tid:0] [sn:22].
iew::inst->execute() instruction: jal
 198000: global: RegFile: Setting int register 16 to 0x800000b0
 198000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 1, wbActual:1
pcstate::advace() instwidth : 8
 198000: system.cpu: Activity: 7
 198000: system.cpu.iew: Sending instructions to commit, [sn:21] PC (0x800000a0=>0x800000a8).(0=>1).
 198000: system.cpu.iq: Waking dependents of completed instruction.
 198000: system.cpu.iq: Reg 15 [IntRegClass] is part of a fix mapping, skipping
 198000: system.cpu.iew: Sending instructions to commit, [sn:22] PC (0x800000a8=>0x80000038).(0=>1).
 198000: system.cpu.iq: Waking dependents of completed instruction.
 198000: system.cpu.iq: Reg 16 [IntRegClass] is part of a fix mapping, skipping
 198000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 198000: system.cpu.iq: Not able to schedule any instructions.
 198000: system.cpu.iew: Processing [tid:0]
 198000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 198000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 198000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 198000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 198000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 198000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 198000: system.cpu.iew: Activity this cycle.
 198000: system.cpu.commit: Getting instructions from Rename stage.
 198000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 198000: system.cpu.commit: [tid:0] Marking PC (0x80000080=>0x80000088).(0=>1), [sn:17] ready within ROB.
 198000: system.cpu.commit: [tid:0] Marking PC (0x80000088=>0x80000090).(0=>1), [sn:18] ready within ROB.
 198000: system.cpu.commit: [tid:0] Marking PC (0x80000090=>0x80000098).(0=>1), [sn:19] ready within ROB.
 198000: system.cpu.commit: [tid:0] Marking PC (0x80000098=>0x800000a0).(0=>1), [sn:20] ready within ROB.
 198000: system.cpu.commit: [tid:0] Instruction [sn:17] PC (0x80000080=>0x80000088).(0=>1) is head of ROB and ready to commit
 198000: system.cpu.commit: [tid:0] ROB has 6 insts & 186 free entries.
 198000: system.cpu.commit: Activating stage.
 198000: system.cpu: Activity: 8
END OF commit.tick()
 198000: global: DynInst: [sn:24] Instruction destroyed. Instcount for system.cpu = 7
 198000: global: DynInst: [sn:23] Instruction destroyed. Instcount for system.cpu = 6
 198000: system.cpu: Scheduling next tick!
 199000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 199000: system.cpu.fetch: Running stage.
 199000: system.cpu.fetch: There are no more threads available to fetch from.
 199000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 199000: system.cpu.decode: Processing [tid:0]
 199000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 199000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 199000: system.cpu.rename: Processing [tid:0]
 199000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 186, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 199000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 199000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 199000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 199000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 199000: system.cpu.iew: Issue: Processing [tid:0]
 199000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 199000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 199000: system.cpu.iq: Not able to schedule any instructions.
 199000: system.cpu.iew: Processing [tid:0]
 199000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 199000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 199000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 199000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 199000: system.cpu.commit: Getting instructions from Rename stage.
 199000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 199000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:17]
 199000: system.cpu.commit: [tid:0] [sn:17] Committing instruction with PC (0x80000080=>0x80000088).(0=>1)
 199000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000080=>0x80000088).(0=>1), [sn:17]
 199000: system.cpu: Removing committed instruction [tid:0] PC (0x80000080=>0x80000088).(0=>1) [sn:17]
head_inst->staticInst->getName()add
pcstate::advace() instwidth : 8
num_committed: 1
 199000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:18]
 199000: system.cpu.commit: [tid:0] [sn:18] Committing instruction with PC (0x80000088=>0x80000090).(0=>1)
 199000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000088=>0x80000090).(0=>1), [sn:18]
 199000: system.cpu: Removing committed instruction [tid:0] PC (0x80000088=>0x80000090).(0=>1) [sn:18]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 2
 199000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:19]
 199000: system.cpu.commit: [tid:0] [sn:19] Committing instruction with PC (0x80000090=>0x80000098).(0=>1)
 199000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000090=>0x80000098).(0=>1), [sn:19]
 199000: system.cpu: Removing committed instruction [tid:0] PC (0x80000090=>0x80000098).(0=>1) [sn:19]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 3
 199000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:20]
 199000: system.cpu.commit: [tid:0] [sn:20] Committing instruction with PC (0x80000098=>0x800000a0).(0=>1)
 199000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000098=>0x800000a0).(0=>1), [sn:20]
 199000: system.cpu: Removing committed instruction [tid:0] PC (0x80000098=>0x800000a0).(0=>1) [sn:20]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 4
 199000: system.cpu.commit: [tid:0] Marking PC (0x800000a0=>0x800000a8).(0=>1), [sn:21] ready within ROB.
 199000: system.cpu.commit: [tid:0] Marking PC (0x800000a8=>0x80000038).(0=>1), [sn:22] ready within ROB.
 199000: system.cpu.commit: [tid:0] Instruction [sn:21] PC (0x800000a0=>0x800000a8).(0=>1) is head of ROB and ready to commit
 199000: system.cpu.commit: [tid:0] ROB has 2 insts & 190 free entries.
 199000: system.cpu.commit: Activity This Cycle.
 199000: system.cpu: Activity: 9
END OF commit.tick()
 199000: system.cpu: Removing instruction, [tid:0] [sn:17] PC (0x80000080=>0x80000088).(0=>1)
 199000: system.cpu: Removing instruction, [tid:0] [sn:18] PC (0x80000088=>0x80000090).(0=>1)
 199000: system.cpu: Removing instruction, [tid:0] [sn:19] PC (0x80000090=>0x80000098).(0=>1)
 199000: system.cpu: Removing instruction, [tid:0] [sn:20] PC (0x80000098=>0x800000a0).(0=>1)
 199000: system.cpu: Scheduling next tick!
 200000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 200000: system.cpu.fetch: Running stage.
 200000: system.cpu.fetch: There are no more threads available to fetch from.
 200000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 200000: system.cpu.decode: Processing [tid:0]
 200000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 200000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 200000: system.cpu.rename: Processing [tid:0]
 200000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 190, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 200000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 200000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 200000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 200000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
 200000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=6), until [sn:20].
 200000: system.cpu.rename: [tid:0] Freeing up older rename of reg 11 (IntRegClass), [sn:17].
 200000: system.cpu.rename: [tid:0] Freeing up older rename of reg 12 (IntRegClass), [sn:18].
 200000: system.cpu.rename: [tid:0] Freeing up older rename of reg 13 (IntRegClass), [sn:19].
 200000: system.cpu.rename: [tid:0] Freeing up older rename of reg 14 (IntRegClass), [sn:20].
IEW::sortInsts() insts_from_rename: 0
 200000: system.cpu.iew: Issue: Processing [tid:0]
 200000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 200000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 200000: system.cpu.iq: Not able to schedule any instructions.
 200000: system.cpu.iew: Processing [tid:0]
 200000: system.cpu.iq: [tid:0] Committing instructions older than [sn:20]
 200000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 200000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 200000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 200000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 200000: system.cpu.commit: Getting instructions from Rename stage.
 200000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 200000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:21]
 200000: system.cpu.commit: [tid:0] [sn:21] Committing instruction with PC (0x800000a0=>0x800000a8).(0=>1)
 200000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x800000a0=>0x800000a8).(0=>1), [sn:21]
 200000: system.cpu: Removing committed instruction [tid:0] PC (0x800000a0=>0x800000a8).(0=>1) [sn:21]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 1
 200000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:22]
 200000: system.cpu.commit: [tid:0] [sn:22] Committing instruction with PC (0x800000a8=>0x80000038).(0=>1)
 200000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x800000a8=>0x80000038).(0=>1), [sn:22]
 200000: system.cpu: Removing committed instruction [tid:0] PC (0x800000a8=>0x80000038).(0=>1) [sn:22]
head_inst->staticInst->getName()jal
pcstate::advace() instwidth : 8
num_committed: 2
 200000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
 200000: system.cpu.commit: Activity This Cycle.
 200000: system.cpu: Activity: 10
 200000: system.cpu.commit: Deactivating stage.
 200000: system.cpu: Activity: 9
END OF commit.tick()
 200000: system.cpu: Removing instruction, [tid:0] [sn:21] PC (0x800000a0=>0x800000a8).(0=>1)
 200000: system.cpu: Removing instruction, [tid:0] [sn:22] PC (0x800000a8=>0x80000038).(0=>1)
 200000: system.cpu: Scheduling next tick!
 201000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 201000: system.cpu.fetch: Running stage.
 201000: system.cpu.fetch: There are no more threads available to fetch from.
 201000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 201000: system.cpu.decode: Processing [tid:0]
 201000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 201000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 201000: system.cpu.rename: Processing [tid:0]
 201000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 201000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 201000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 201000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 201000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
 201000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=2), until [sn:22].
 201000: system.cpu.rename: [tid:0] Freeing up older rename of reg 15 (IntRegClass), [sn:21].
 201000: system.cpu.rename: [tid:0] Freeing up older rename of reg 16 (IntRegClass), [sn:22].
IEW::sortInsts() insts_from_rename: 0
 201000: system.cpu.iew: Issue: Processing [tid:0]
 201000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 201000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 201000: system.cpu.iq: Not able to schedule any instructions.
 201000: system.cpu.iew: Processing [tid:0]
 201000: system.cpu.iq: [tid:0] Committing instructions older than [sn:22]
 201000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 201000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 201000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 201000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 201000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 201000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 201000: system.cpu.iew: Activity this cycle.
 201000: system.cpu: Activity: 10
 201000: system.cpu.commit: Getting instructions from Rename stage.
 201000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 201000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 201000: system.cpu: Scheduling next tick!
 202000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 202000: system.cpu.fetch: Running stage.
 202000: system.cpu.fetch: There are no more threads available to fetch from.
 202000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 202000: system.cpu.decode: Processing [tid:0]
 202000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 202000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 202000: system.cpu.rename: Processing [tid:0]
 202000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 202000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 202000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 202000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 202000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 202000: system.cpu.iew: Issue: Processing [tid:0]
 202000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 202000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 202000: system.cpu.iq: Not able to schedule any instructions.
 202000: system.cpu.iew: Processing [tid:0]
 202000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 202000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 202000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 202000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 202000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 202000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 202000: system.cpu.iew: Activity this cycle.
 202000: system.cpu: Activity: 11
 202000: system.cpu.commit: Getting instructions from Rename stage.
 202000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 202000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 202000: global: DynInst: [sn:20] Instruction destroyed. Instcount for system.cpu = 5
 202000: global: DynInst: [sn:19] Instruction destroyed. Instcount for system.cpu = 4
 202000: global: DynInst: [sn:18] Instruction destroyed. Instcount for system.cpu = 3
 202000: global: DynInst: [sn:17] Instruction destroyed. Instcount for system.cpu = 2
 202000: system.cpu: Activity: 10
 202000: system.cpu: Scheduling next tick!
 203000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 203000: system.cpu.fetch: Running stage.
 203000: system.cpu.fetch: There are no more threads available to fetch from.
 203000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 203000: system.cpu.decode: Processing [tid:0]
 203000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 203000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 203000: system.cpu.rename: Processing [tid:0]
 203000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 203000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 203000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 203000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 203000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 203000: system.cpu.iew: Issue: Processing [tid:0]
 203000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 203000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 203000: system.cpu.iq: Not able to schedule any instructions.
 203000: system.cpu.iew: Processing [tid:0]
 203000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 203000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 203000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 203000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 203000: system.cpu.commit: Getting instructions from Rename stage.
 203000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 203000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 203000: global: DynInst: [sn:22] Instruction destroyed. Instcount for system.cpu = 1
 203000: global: DynInst: [sn:21] Instruction destroyed. Instcount for system.cpu = 0
 203000: system.cpu: Activity: 9
 203000: system.cpu: Scheduling next tick!
 204000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 204000: system.cpu.fetch: Running stage.
 204000: system.cpu.fetch: There are no more threads available to fetch from.
 204000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 204000: system.cpu.decode: Processing [tid:0]
 204000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 204000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 204000: system.cpu.rename: Processing [tid:0]
 204000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 204000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 204000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 204000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 204000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 204000: system.cpu.iew: Issue: Processing [tid:0]
 204000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 204000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 204000: system.cpu.iq: Not able to schedule any instructions.
 204000: system.cpu.iew: Processing [tid:0]
 204000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 204000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 204000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 204000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 204000: system.cpu.commit: Getting instructions from Rename stage.
 204000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 204000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 204000: system.cpu: Activity: 8
 204000: system.cpu: Scheduling next tick!
 205000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 205000: system.cpu.fetch: Running stage.
 205000: system.cpu.fetch: There are no more threads available to fetch from.
 205000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 205000: system.cpu.decode: Processing [tid:0]
 205000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 205000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 205000: system.cpu.rename: Processing [tid:0]
 205000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 205000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 205000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 205000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 205000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 205000: system.cpu.iew: Issue: Processing [tid:0]
 205000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 205000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 205000: system.cpu.iq: Not able to schedule any instructions.
 205000: system.cpu.iew: Processing [tid:0]
 205000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 205000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 205000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 205000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 205000: system.cpu.commit: Getting instructions from Rename stage.
 205000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 205000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 205000: system.cpu: Activity: 7
 205000: system.cpu: Scheduling next tick!
 206000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 206000: system.cpu.fetch: Running stage.
 206000: system.cpu.fetch: There are no more threads available to fetch from.
 206000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 206000: system.cpu.decode: Processing [tid:0]
 206000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 206000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 206000: system.cpu.rename: Processing [tid:0]
 206000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 206000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 206000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 206000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 206000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 206000: system.cpu.iew: Issue: Processing [tid:0]
 206000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 206000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 206000: system.cpu.iq: Not able to schedule any instructions.
 206000: system.cpu.iew: Processing [tid:0]
 206000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 206000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 206000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 206000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 206000: system.cpu.commit: Getting instructions from Rename stage.
 206000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 206000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 206000: system.cpu: Activity: 6
 206000: system.cpu: Scheduling next tick!
 207000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 207000: system.cpu.fetch: Running stage.
 207000: system.cpu.fetch: There are no more threads available to fetch from.
 207000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 207000: system.cpu.decode: Processing [tid:0]
 207000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 207000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 207000: system.cpu.rename: Processing [tid:0]
 207000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 207000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 207000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 207000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 207000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 207000: system.cpu.iew: Issue: Processing [tid:0]
 207000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 207000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 207000: system.cpu.iq: Not able to schedule any instructions.
 207000: system.cpu.iew: Processing [tid:0]
 207000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 207000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 207000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 207000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 207000: system.cpu.commit: Getting instructions from Rename stage.
 207000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 207000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 207000: system.cpu: Activity: 5
 207000: system.cpu: Scheduling next tick!
 208000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 208000: system.cpu.fetch: Running stage.
 208000: system.cpu.fetch: There are no more threads available to fetch from.
 208000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 208000: system.cpu.decode: Processing [tid:0]
 208000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 208000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 208000: system.cpu.rename: Processing [tid:0]
 208000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 208000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 208000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 208000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 208000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 208000: system.cpu.iew: Issue: Processing [tid:0]
 208000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 208000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 208000: system.cpu.iq: Not able to schedule any instructions.
 208000: system.cpu.iew: Processing [tid:0]
 208000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 208000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 208000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 208000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 208000: system.cpu.commit: Getting instructions from Rename stage.
 208000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 208000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 208000: system.cpu: Activity: 4
 208000: system.cpu: Scheduling next tick!
 209000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 209000: system.cpu.fetch: Running stage.
 209000: system.cpu.fetch: There are no more threads available to fetch from.
 209000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 209000: system.cpu.decode: Processing [tid:0]
 209000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 209000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 209000: system.cpu.rename: Processing [tid:0]
 209000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 209000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 209000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 209000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 209000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 209000: system.cpu.iew: Issue: Processing [tid:0]
 209000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 209000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 209000: system.cpu.iq: Not able to schedule any instructions.
 209000: system.cpu.iew: Processing [tid:0]
 209000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 209000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 209000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 209000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 209000: system.cpu.commit: Getting instructions from Rename stage.
 209000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 209000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 209000: system.cpu: Activity: 3
 209000: system.cpu: Scheduling next tick!
 210000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 210000: system.cpu.fetch: Running stage.
 210000: system.cpu.fetch: There are no more threads available to fetch from.
 210000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 210000: system.cpu.decode: Processing [tid:0]
 210000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 210000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 210000: system.cpu.rename: Processing [tid:0]
 210000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 210000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 210000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 210000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 210000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 210000: system.cpu.iew: Issue: Processing [tid:0]
 210000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 210000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 210000: system.cpu.iq: Not able to schedule any instructions.
 210000: system.cpu.iew: Processing [tid:0]
 210000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 210000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 210000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 210000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 210000: system.cpu.commit: Getting instructions from Rename stage.
 210000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 210000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 210000: system.cpu: Activity: 2
 210000: system.cpu: Scheduling next tick!
 211000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 211000: system.cpu.fetch: Running stage.
 211000: system.cpu.fetch: There are no more threads available to fetch from.
 211000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 211000: system.cpu.decode: Processing [tid:0]
 211000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 211000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 211000: system.cpu.rename: Processing [tid:0]
 211000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 211000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 211000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 211000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 211000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 211000: system.cpu.iew: Issue: Processing [tid:0]
 211000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 211000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 211000: system.cpu.iq: Not able to schedule any instructions.
 211000: system.cpu.iew: Processing [tid:0]
 211000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 211000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 211000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 211000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 211000: system.cpu.commit: Getting instructions from Rename stage.
 211000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 211000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 211000: system.cpu: Activity: 1
 211000: system.cpu: Scheduling next tick!
 212000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 212000: system.cpu.fetch: Running stage.
 212000: system.cpu.fetch: There are no more threads available to fetch from.
 212000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 212000: system.cpu.decode: Processing [tid:0]
 212000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 212000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 212000: system.cpu.rename: Processing [tid:0]
 212000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 212000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 212000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 212000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 212000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 212000: system.cpu.iew: Issue: Processing [tid:0]
 212000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 212000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 212000: system.cpu.iq: Not able to schedule any instructions.
 212000: system.cpu.iew: Processing [tid:0]
 212000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 212000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 212000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 212000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 212000: system.cpu.commit: Getting instructions from Rename stage.
 212000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 212000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 212000: system.cpu: Activity: 0
 212000: system.cpu: No activity left!
 212000: system.cpu: Idle!
 242000: system.cpu.icache_port: Fetch unit received timing
 242000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 247000: system.cpu.icache_port: Fetch unit received timing
 247000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 247000: system.cpu: Waking up CPU
 247000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 247000: system.cpu.fetch: Activating stage.
 247000: system.cpu: Activity: 1
 247000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 247000: system.cpu.fetch: Running stage.
 247000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000038
this_rp: 19
 247000: system.cpu.fetch: [tid:0] Icache miss is complete.
 247000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
 sizeof(machInst): 8
 247000: system.cpu.decoder: Requesting bytes 0x02021013 from address 0x80000038
not compressed probably correct
 247000: system.cpu.decoder: Decoding instruction 0x2021013 at address 0x80000038
 247000: system.cpu.decoder: Decode: Decoded slli instruction: 0x2021013
 247000: global: DynInst: [sn:25] Instruction created. Instcount for system.cpu = 1
 247000: system.cpu.fetch: [tid:0] Instruction PC (0x80000038=>0x80000040).(0=>1) created [sn:25].
 247000: system.cpu.fetch: [tid:0] Instruction is: slli [19], [15], 32
 247000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
npc(): 0x80000040
pc(): 0x80000038
pcstate::advace() instwidth : 8
Record number of instructions fetched: 1
AFTER updateFetchStatus()
 247000: system.cpu.fetch: [tid:0] Issuing a pipelined I-cache access, starting at PC (0x80000040=>0x80000048).(0=>1).
 247000: system.cpu.fetch: [tid:0] Fetching cache line 0x80000040 for addr 0x80000040
 247000: system.cpu: CPU already running.
 247000: system.cpu.fetch: Fetch: Doing instruction read.
 247000: system.cpu.fetch: [tid:0] Doing Icache access.
 247000: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
 247000: system.cpu.fetch: Deactivating stage.
 247000: system.cpu: Activity: 0
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 1
INSIDE WHILE LOOP
 247000: system.cpu.fetch: [tid:0] [sn:25] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 247000: system.cpu.fetch: Activity this cycle.
 247000: system.cpu: Activity: 1
 247000: system.cpu.decode: Processing [tid:0]
 247000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 247000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 247000: system.cpu.rename: Processing [tid:0]
 247000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 247000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 247000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 247000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 247000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 247000: system.cpu.iew: Issue: Processing [tid:0]
 247000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 247000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 247000: system.cpu.iq: Not able to schedule any instructions.
 247000: system.cpu.iew: Processing [tid:0]
 247000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 247000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 247000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 247000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 247000: system.cpu.commit: Getting instructions from Rename stage.
 247000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 247000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 247000: system.cpu: Scheduling next tick!
 248000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 248000: system.cpu.fetch: Running stage.
 248000: system.cpu.fetch: There are no more threads available to fetch from.
 248000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 248000: system.cpu.decode: Processing [tid:0]
 248000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 248000: system.cpu.decode: [tid:0] Sending instruction to rename.
 248000: system.cpu.decode: [tid:0] Processing instruction [sn:25] with PC (0x80000038=>0x80000040).(0=>1)
 248000: system.cpu.decode: Activity this cycle.
 248000: system.cpu: Activity: 2
Rename::sortInsts() insts_from_decode: 
 248000: system.cpu.rename: Processing [tid:0]
 248000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 248000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 248000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 248000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 248000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 248000: system.cpu.iew: Issue: Processing [tid:0]
 248000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 248000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 248000: system.cpu.iq: Not able to schedule any instructions.
 248000: system.cpu.iew: Processing [tid:0]
 248000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 248000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 248000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 248000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 248000: system.cpu.commit: Getting instructions from Rename stage.
 248000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 248000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 248000: system.cpu: Scheduling next tick!
 249000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 249000: system.cpu.fetch: Running stage.
 249000: system.cpu.fetch: There are no more threads available to fetch from.
 249000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 249000: system.cpu.decode: Processing [tid:0]
 249000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 249000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: slli
 249000: system.cpu.rename: Processing [tid:0]
 249000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 249000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 249000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 249000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 249000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
 249000: system.cpu.rename: [tid:0] 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 249000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 249000: system.cpu.rename: [tid:0] Processing instruction [sn:25] with PC (0x80000038=>0x80000040).(0=>1).
arch_reg.flatIndex(): 15
 249000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 15, got phys reg 15 (IntRegClass)
 249000: system.cpu.rename: [tid:0] Register 15 (flat: 15) (IntRegClass) is ready.
 249000: global: [sn:25] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 19
SimpleRenameMap::rename: renamed_reg 19
 249000: global: Renamed reg IntRegClass{19} to physical reg 19 (19) old mapping was 19 (19)
 249000: system.cpu.rename: [tid:0] Renaming arch reg 19 (IntRegClass) to physical reg 19 (19).
 249000: system.cpu.rename: [tid:0] [sn:25] Adding instruction to history buffer (size=1).
 249000: system.cpu.rename: Activity this cycle.
 249000: system.cpu: Activity: 3
IEW::sortInsts() insts_from_rename: 0
 249000: system.cpu.iew: Issue: Processing [tid:0]
 249000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 249000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 249000: system.cpu.iq: Not able to schedule any instructions.
 249000: system.cpu.iew: Processing [tid:0]
 249000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 249000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 249000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 249000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 249000: system.cpu.commit: Getting instructions from Rename stage.
 249000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 249000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 249000: system.cpu: Scheduling next tick!
 250000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 250000: system.cpu.fetch: Running stage.
 250000: system.cpu.fetch: There are no more threads available to fetch from.
 250000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 250000: system.cpu.decode: Processing [tid:0]
 250000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 250000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 250000: system.cpu.rename: Processing [tid:0]
 250000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 250000: system.cpu.rename: [tid:0] 1 instructions not yet in ROB
 250000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 250000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 250000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 250000: system.cpu.iew: Issue: Processing [tid:0]
 250000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 250000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 250000: system.cpu.iq: Not able to schedule any instructions.
 250000: system.cpu.iew: Processing [tid:0]
 250000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 250000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 250000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 250000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 250000: system.cpu.commit: Getting instructions from Rename stage.
 250000: system.cpu.commit: [tid:0] [sn:25] Inserting PC (0x80000038=>0x80000040).(0=>1) into ROB.
 250000: system.cpu.rob: Adding inst PC (0x80000038=>0x80000040).(0=>1) to the ROB.
 250000: system.cpu.rob: [tid:0] Now has 1 instructions.
 250000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 250000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:25] PC (0x80000038=>0x80000040).(0=>1) is head of ROB and not ready
 250000: system.cpu.commit: [tid:0] ROB has 1 insts & 191 free entries.
 250000: system.cpu.commit: Activity This Cycle.
 250000: system.cpu: Activity: 4
END OF commit.tick()
 250000: system.cpu: Scheduling next tick!
 251000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 251000: system.cpu.fetch: Running stage.
 251000: system.cpu.fetch: There are no more threads available to fetch from.
 251000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 251000: system.cpu.decode: Processing [tid:0]
 251000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 251000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 251000: system.cpu.rename: Processing [tid:0]
 251000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 191, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 251000: system.cpu.rename: [tid:0] 1 instructions not yet in ROB
 251000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 251000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 251000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 1
fromRename->insts slli
 251000: system.cpu.iew: Issue: Processing [tid:0]
 251000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 251000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000038=>0x80000040).(0=>1) [sn:25] [tid:0] to IQ.
dispatchInsts() inst = slli
dispatchInsts add_to_iq is true!!! ghjost!!!
 251000: system.cpu.iq: Adding instruction [sn:25] PC (0x80000038=>0x80000040).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()15
dest_reg_idx: 0
dest_reg->flatIndex()19
 251000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000038=>0x80000040).(0=>1) opclass:1 [sn:25].
executeInsts()
Available Instructions: 
insts_to_execute 0
 251000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: slli
 251000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000038=>0x80000040).(0=>1) [sn:25]
 251000: system.cpu: Activity: 5
 251000: system.cpu.iew: Processing [tid:0]
 251000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 251000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 251000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 251000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 251000: system.cpu.commit: Getting instructions from Rename stage.
 251000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 251000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:25] PC (0x80000038=>0x80000040).(0=>1) is head of ROB and not ready
 251000: system.cpu.commit: [tid:0] ROB has 1 insts & 191 free entries.
END OF commit.tick()
 251000: system.cpu: Scheduling next tick!
 252000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 252000: system.cpu.fetch: Running stage.
 252000: system.cpu.fetch: There are no more threads available to fetch from.
 252000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 252000: system.cpu.decode: Processing [tid:0]
 252000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 252000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 252000: system.cpu.rename: Processing [tid:0]
 252000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 191, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 252000: system.cpu.rename: [tid:0] 1 instructions not yet in ROB
 252000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 252000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 252000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 252000: system.cpu.iew: Issue: Processing [tid:0]
 252000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 1
 252000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst slli
 252000: system.cpu.iew: Execute: Processing PC (0x80000038=>0x80000040).(0=>1), [tid:0] [sn:25].
iew::inst->execute() instruction: slli
 252000: global: RegFile: Access to int register 15, has data 0x80000008
 252000: global: RegFile: Setting int register 19 to 0x8000000800000000
 252000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 0, wbActual:0
pcstate::advace() instwidth : 8
 252000: system.cpu: Activity: 6
 252000: system.cpu.iew: Sending instructions to commit, [sn:25] PC (0x80000038=>0x80000040).(0=>1).
 252000: system.cpu.iq: Waking dependents of completed instruction.
 252000: system.cpu.iq: Reg 19 [IntRegClass] is part of a fix mapping, skipping
 252000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 252000: system.cpu.iq: Not able to schedule any instructions.
 252000: system.cpu.iew: Processing [tid:0]
 252000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 252000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 252000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 252000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 252000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 252000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 252000: system.cpu.iew: Activity this cycle.
 252000: system.cpu.commit: Getting instructions from Rename stage.
 252000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 252000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:25] PC (0x80000038=>0x80000040).(0=>1) is head of ROB and not ready
 252000: system.cpu.commit: [tid:0] ROB has 1 insts & 191 free entries.
END OF commit.tick()
 252000: system.cpu: Scheduling next tick!
 253000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 253000: system.cpu.fetch: Running stage.
 253000: system.cpu.fetch: There are no more threads available to fetch from.
 253000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 253000: system.cpu.decode: Processing [tid:0]
 253000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 253000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 253000: system.cpu.rename: Processing [tid:0]
 253000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 191, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 253000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 253000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 253000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 253000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 253000: system.cpu.iew: Issue: Processing [tid:0]
 253000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 253000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 253000: system.cpu.iq: Not able to schedule any instructions.
 253000: system.cpu.iew: Processing [tid:0]
 253000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 253000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 253000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 253000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 253000: system.cpu.commit: Getting instructions from Rename stage.
 253000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 253000: system.cpu.commit: [tid:0] Marking PC (0x80000038=>0x80000040).(0=>1), [sn:25] ready within ROB.
 253000: system.cpu.commit: [tid:0] Instruction [sn:25] PC (0x80000038=>0x80000040).(0=>1) is head of ROB and ready to commit
 253000: system.cpu.commit: [tid:0] ROB has 1 insts & 191 free entries.
 253000: system.cpu.commit: Activating stage.
 253000: system.cpu: Activity: 7
END OF commit.tick()
 253000: system.cpu: Scheduling next tick!
 254000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 254000: system.cpu.fetch: Running stage.
 254000: system.cpu.fetch: There are no more threads available to fetch from.
 254000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 254000: system.cpu.decode: Processing [tid:0]
 254000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 254000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 254000: system.cpu.rename: Processing [tid:0]
 254000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 191, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 254000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 254000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 254000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 254000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 254000: system.cpu.iew: Issue: Processing [tid:0]
 254000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 254000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 254000: system.cpu.iq: Not able to schedule any instructions.
 254000: system.cpu.iew: Processing [tid:0]
 254000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 254000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 254000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 254000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 254000: system.cpu.commit: Getting instructions from Rename stage.
 254000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 254000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:25]
 254000: system.cpu.commit: [tid:0] [sn:25] Committing instruction with PC (0x80000038=>0x80000040).(0=>1)
 254000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000038=>0x80000040).(0=>1), [sn:25]
 254000: system.cpu: Removing committed instruction [tid:0] PC (0x80000038=>0x80000040).(0=>1) [sn:25]
head_inst->staticInst->getName()slli
pcstate::advace() instwidth : 8
num_committed: 1
 254000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
 254000: system.cpu.commit: Activity This Cycle.
 254000: system.cpu: Activity: 8
 254000: system.cpu.commit: Deactivating stage.
 254000: system.cpu: Activity: 7
END OF commit.tick()
 254000: system.cpu: Removing instruction, [tid:0] [sn:25] PC (0x80000038=>0x80000040).(0=>1)
 254000: system.cpu: Scheduling next tick!
 255000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 255000: system.cpu.fetch: Running stage.
 255000: system.cpu.fetch: There are no more threads available to fetch from.
 255000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 255000: system.cpu.decode: Processing [tid:0]
 255000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 255000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 255000: system.cpu.rename: Processing [tid:0]
 255000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 255000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 255000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 255000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 255000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
 255000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=1), until [sn:25].
 255000: system.cpu.rename: [tid:0] Freeing up older rename of reg 19 (IntRegClass), [sn:25].
IEW::sortInsts() insts_from_rename: 0
 255000: system.cpu.iew: Issue: Processing [tid:0]
 255000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 255000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 255000: system.cpu.iq: Not able to schedule any instructions.
 255000: system.cpu.iew: Processing [tid:0]
 255000: system.cpu.iq: [tid:0] Committing instructions older than [sn:25]
 255000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 255000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 255000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 255000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 255000: system.cpu.commit: Getting instructions from Rename stage.
 255000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 255000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 255000: system.cpu: Scheduling next tick!
 256000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 256000: system.cpu.fetch: Running stage.
 256000: system.cpu.fetch: There are no more threads available to fetch from.
 256000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 256000: system.cpu.decode: Processing [tid:0]
 256000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 256000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 256000: system.cpu.rename: Processing [tid:0]
 256000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 256000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 256000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 256000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 256000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 256000: system.cpu.iew: Issue: Processing [tid:0]
 256000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 256000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 256000: system.cpu.iq: Not able to schedule any instructions.
 256000: system.cpu.iew: Processing [tid:0]
 256000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 256000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 256000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 256000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 256000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 256000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 256000: system.cpu.iew: Activity this cycle.
 256000: system.cpu: Activity: 8
 256000: system.cpu.commit: Getting instructions from Rename stage.
 256000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 256000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 256000: system.cpu: Scheduling next tick!
 257000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 257000: system.cpu.fetch: Running stage.
 257000: system.cpu.fetch: There are no more threads available to fetch from.
 257000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 257000: system.cpu.decode: Processing [tid:0]
 257000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 257000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 257000: system.cpu.rename: Processing [tid:0]
 257000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 257000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 257000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 257000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 257000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 257000: system.cpu.iew: Issue: Processing [tid:0]
 257000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 257000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 257000: system.cpu.iq: Not able to schedule any instructions.
 257000: system.cpu.iew: Processing [tid:0]
 257000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 257000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 257000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 257000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 257000: system.cpu.commit: Getting instructions from Rename stage.
 257000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 257000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 257000: global: DynInst: [sn:25] Instruction destroyed. Instcount for system.cpu = 0
 257000: system.cpu: Activity: 7
 257000: system.cpu: Scheduling next tick!
 258000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 258000: system.cpu.fetch: Running stage.
 258000: system.cpu.fetch: There are no more threads available to fetch from.
 258000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 258000: system.cpu.decode: Processing [tid:0]
 258000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 258000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 258000: system.cpu.rename: Processing [tid:0]
 258000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 258000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 258000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 258000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 258000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 258000: system.cpu.iew: Issue: Processing [tid:0]
 258000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 258000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 258000: system.cpu.iq: Not able to schedule any instructions.
 258000: system.cpu.iew: Processing [tid:0]
 258000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 258000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 258000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 258000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 258000: system.cpu.commit: Getting instructions from Rename stage.
 258000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 258000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 258000: system.cpu: Activity: 6
 258000: system.cpu: Scheduling next tick!
 259000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 259000: system.cpu.fetch: Running stage.
 259000: system.cpu.fetch: There are no more threads available to fetch from.
 259000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 259000: system.cpu.decode: Processing [tid:0]
 259000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 259000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 259000: system.cpu.rename: Processing [tid:0]
 259000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 259000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 259000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 259000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 259000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 259000: system.cpu.iew: Issue: Processing [tid:0]
 259000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 259000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 259000: system.cpu.iq: Not able to schedule any instructions.
 259000: system.cpu.iew: Processing [tid:0]
 259000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 259000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 259000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 259000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 259000: system.cpu.commit: Getting instructions from Rename stage.
 259000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 259000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 259000: system.cpu: Activity: 5
 259000: system.cpu: Scheduling next tick!
 260000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 260000: system.cpu.fetch: Running stage.
 260000: system.cpu.fetch: There are no more threads available to fetch from.
 260000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 260000: system.cpu.decode: Processing [tid:0]
 260000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 260000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 260000: system.cpu.rename: Processing [tid:0]
 260000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 260000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 260000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 260000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 260000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 260000: system.cpu.iew: Issue: Processing [tid:0]
 260000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 260000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 260000: system.cpu.iq: Not able to schedule any instructions.
 260000: system.cpu.iew: Processing [tid:0]
 260000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 260000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 260000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 260000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 260000: system.cpu.commit: Getting instructions from Rename stage.
 260000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 260000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 260000: system.cpu: Activity: 4
 260000: system.cpu: Scheduling next tick!
 261000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 261000: system.cpu.fetch: Running stage.
 261000: system.cpu.fetch: There are no more threads available to fetch from.
 261000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 261000: system.cpu.decode: Processing [tid:0]
 261000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 261000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 261000: system.cpu.rename: Processing [tid:0]
 261000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 261000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 261000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 261000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 261000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 261000: system.cpu.iew: Issue: Processing [tid:0]
 261000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 261000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 261000: system.cpu.iq: Not able to schedule any instructions.
 261000: system.cpu.iew: Processing [tid:0]
 261000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 261000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 261000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 261000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 261000: system.cpu.commit: Getting instructions from Rename stage.
 261000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 261000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 261000: system.cpu: Activity: 3
 261000: system.cpu: Scheduling next tick!
 262000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 262000: system.cpu.fetch: Running stage.
 262000: system.cpu.fetch: There are no more threads available to fetch from.
 262000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 262000: system.cpu.decode: Processing [tid:0]
 262000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 262000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 262000: system.cpu.rename: Processing [tid:0]
 262000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 262000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 262000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 262000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 262000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 262000: system.cpu.iew: Issue: Processing [tid:0]
 262000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 262000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 262000: system.cpu.iq: Not able to schedule any instructions.
 262000: system.cpu.iew: Processing [tid:0]
 262000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 262000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 262000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 262000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 262000: system.cpu.commit: Getting instructions from Rename stage.
 262000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 262000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 262000: system.cpu: Activity: 2
 262000: system.cpu: Scheduling next tick!
 263000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 263000: system.cpu.fetch: Running stage.
 263000: system.cpu.fetch: There are no more threads available to fetch from.
 263000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 263000: system.cpu.decode: Processing [tid:0]
 263000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 263000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 263000: system.cpu.rename: Processing [tid:0]
 263000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 263000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 263000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 263000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 263000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 263000: system.cpu.iew: Issue: Processing [tid:0]
 263000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 263000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 263000: system.cpu.iq: Not able to schedule any instructions.
 263000: system.cpu.iew: Processing [tid:0]
 263000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 263000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 263000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 263000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 263000: system.cpu.commit: Getting instructions from Rename stage.
 263000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 263000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 263000: system.cpu: Scheduling next tick!
 264000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 264000: system.cpu.fetch: Running stage.
 264000: system.cpu.fetch: There are no more threads available to fetch from.
 264000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 264000: system.cpu.decode: Processing [tid:0]
 264000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 264000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 264000: system.cpu.rename: Processing [tid:0]
 264000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 264000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 264000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 264000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 264000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 264000: system.cpu.iew: Issue: Processing [tid:0]
 264000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 264000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 264000: system.cpu.iq: Not able to schedule any instructions.
 264000: system.cpu.iew: Processing [tid:0]
 264000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 264000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 264000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 264000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 264000: system.cpu.commit: Getting instructions from Rename stage.
 264000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 264000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 264000: system.cpu: Activity: 1
 264000: system.cpu: Scheduling next tick!
 265000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 265000: system.cpu.fetch: Running stage.
 265000: system.cpu.fetch: There are no more threads available to fetch from.
 265000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 265000: system.cpu.decode: Processing [tid:0]
 265000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 265000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 265000: system.cpu.rename: Processing [tid:0]
 265000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 265000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 265000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 265000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 265000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 265000: system.cpu.iew: Issue: Processing [tid:0]
 265000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 265000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 265000: system.cpu.iq: Not able to schedule any instructions.
 265000: system.cpu.iew: Processing [tid:0]
 265000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 265000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 265000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 265000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 265000: system.cpu.commit: Getting instructions from Rename stage.
 265000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 265000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 265000: system.cpu: Scheduling next tick!
 266000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 266000: system.cpu.fetch: Running stage.
 266000: system.cpu.fetch: There are no more threads available to fetch from.
 266000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 266000: system.cpu.decode: Processing [tid:0]
 266000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 266000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 266000: system.cpu.rename: Processing [tid:0]
 266000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 266000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 266000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 266000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 266000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 266000: system.cpu.iew: Issue: Processing [tid:0]
 266000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 266000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 266000: system.cpu.iq: Not able to schedule any instructions.
 266000: system.cpu.iew: Processing [tid:0]
 266000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 266000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 266000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 266000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 266000: system.cpu.commit: Getting instructions from Rename stage.
 266000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 266000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 266000: system.cpu: Activity: 0
 266000: system.cpu: No activity left!
 266000: system.cpu: Idle!
 296000: system.cpu.icache_port: Fetch unit received timing
 296000: system.cpu.fetch: [tid:0] Waking up from cache miss.
 296000: system.cpu: Waking up CPU
 296000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
 296000: system.cpu.fetch: Activating stage.
 296000: system.cpu: Activity: 1
 296000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 296000: system.cpu.fetch: Running stage.
 296000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000040
this_rp: 20
 296000: system.cpu.fetch: [tid:0] Icache miss is complete.
 296000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
 sizeof(machInst): 8
 296000: system.cpu.decoder: Requesting bytes 0x0200d013 from address 0x80000040
not compressed probably correct
 296000: system.cpu.decoder: Decoding instruction 0x200d013 at address 0x80000040
 296000: system.cpu.decoder: Decode: Decoded srli instruction: 0x200d013
 296000: global: DynInst: [sn:26] Instruction created. Instcount for system.cpu = 1
 296000: system.cpu.fetch: [tid:0] Instruction PC (0x80000040=>0x80000048).(0=>1) created [sn:26].
 296000: system.cpu.fetch: [tid:0] Instruction is: srli [20], [19], 32
 296000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
npc(): 0x80000048
pc(): 0x80000040
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 296000: system.cpu.decoder: Requesting bytes 0x00a00013 from address 0x80000048
not compressed probably correct
 296000: system.cpu.decoder: Decoding instruction 0xa00013 at address 0x80000048
 296000: system.cpu.decoder: Decode: Decoded addi instruction: 0xa00013
 296000: global: DynInst: [sn:27] Instruction created. Instcount for system.cpu = 2
 296000: system.cpu.fetch: [tid:0] Instruction PC (0x80000048=>0x80000050).(0=>1) created [sn:27].
 296000: system.cpu.fetch: [tid:0] Instruction is: addi [21], [21], 10
 296000: system.cpu.fetch: [tid:0] Fetch queue entry created (2/32).
npc(): 0x80000050
pc(): 0x80000048
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 296000: system.cpu.decoder: Requesting bytes 0x02114863 from address 0x80000050
not compressed probably correct
 296000: system.cpu.decoder: Decoding instruction 0x2114863 at address 0x80000050
 296000: system.cpu.decoder: Decode: Decoded blt instruction: 0x2114863
 296000: global: DynInst: [sn:28] Instruction created. Instcount for system.cpu = 3
 296000: system.cpu.fetch: [tid:0] Instruction PC (0x80000050=>0x80000058).(0=>1) created [sn:28].
 296000: system.cpu.fetch: [tid:0] Instruction is: blt [20], [21], 48
 296000: system.cpu.fetch: [tid:0] Fetch queue entry created (3/32).
npc(): 0x80000058
pc(): 0x80000050
pcstate::advace() instwidth : 8
 296000: system.cpu.fetch: [tid:0] [sn:28] Branch at PC 0x80000050 predicted to be not taken
 296000: system.cpu.fetch: [tid:0] [sn:28] Branch at PC 0x80000050 predicted to go to (0x80000058=>0x80000060).(0=>1)
 sizeof(machInst): 8
 296000: system.cpu.decoder: Requesting bytes 0x00000013 from address 0x80000058
not compressed probably correct
 296000: system.cpu.decoder: Decoding instruction 0x13 at address 0x80000058
 296000: system.cpu.decoder: Decode: Decoded addi instruction: 0x13
 296000: global: DynInst: [sn:29] Instruction created. Instcount for system.cpu = 4
 296000: system.cpu.fetch: [tid:0] Instruction PC (0x80000058=>0x80000060).(0=>1) created [sn:29].
 296000: system.cpu.fetch: [tid:0] Instruction is: addi [23], [23], 0
 296000: system.cpu.fetch: [tid:0] Fetch queue entry created (4/32).
npc(): 0x80000060
pc(): 0x80000058
pcstate::advace() instwidth : 8
 296000: system.cpu.fetch: [tid:0] Done fetching, reached fetch bandwidth for this cycle.
Record number of instructions fetched: 4
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 4
INSIDE WHILE LOOP
 296000: system.cpu.fetch: [tid:0] [sn:26] Sending instruction to decode from fetch queue. Fetch queue size: 4.
INSIDE WHILE LOOP
 296000: system.cpu.fetch: [tid:0] [sn:27] Sending instruction to decode from fetch queue. Fetch queue size: 3.
INSIDE WHILE LOOP
 296000: system.cpu.fetch: [tid:0] [sn:28] Sending instruction to decode from fetch queue. Fetch queue size: 2.
INSIDE WHILE LOOP
 296000: system.cpu.fetch: [tid:0] [sn:29] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 296000: system.cpu.fetch: Activity this cycle.
 296000: system.cpu: Activity: 2
 296000: system.cpu.decode: Processing [tid:0]
 296000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 296000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 296000: system.cpu.rename: Processing [tid:0]
 296000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 296000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 296000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 296000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 296000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 296000: system.cpu.iew: Issue: Processing [tid:0]
 296000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 296000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 296000: system.cpu.iq: Not able to schedule any instructions.
 296000: system.cpu.iew: Processing [tid:0]
 296000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 296000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 296000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 296000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 296000: system.cpu.commit: Getting instructions from Rename stage.
 296000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 296000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 296000: system.cpu: Scheduling next tick!
 297000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 297000: system.cpu.fetch: Running stage.
 297000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0x80000060
this_rp: 24
 297000: system.cpu.fetch: [tid:0] Adding instructions to queue to decode.
 sizeof(machInst): 8
 297000: system.cpu.decoder: Requesting bytes 0x02041013 from address 0x80000060
not compressed probably correct
 297000: system.cpu.decoder: Decoding instruction 0x2041013 at address 0x80000060
 297000: system.cpu.decoder: Decode: Decoded slli instruction: 0x2041013
 297000: global: DynInst: [sn:30] Instruction created. Instcount for system.cpu = 5
 297000: system.cpu.fetch: [tid:0] Instruction PC (0x80000060=>0x80000068).(0=>1) created [sn:30].
 297000: system.cpu.fetch: [tid:0] Instruction is: slli [24], [16], 32
 297000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
npc(): 0x80000068
pc(): 0x80000060
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 297000: system.cpu.decoder: Requesting bytes 0x0200d013 from address 0x80000068
not compressed probably correct
 297000: system.cpu.decoder: Decoding instruction 0x200d013 at address 0x80000068
 297000: system.cpu.decoder: Decode: Decoded srli instruction: 0x200d013
 297000: global: DynInst: [sn:31] Instruction created. Instcount for system.cpu = 6
 297000: system.cpu.fetch: [tid:0] Instruction PC (0x80000068=>0x80000070).(0=>1) created [sn:31].
 297000: system.cpu.fetch: [tid:0] Instruction is: srli [25], [24], 32
 297000: system.cpu.fetch: [tid:0] Fetch queue entry created (2/32).
npc(): 0x80000070
pc(): 0x80000068
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 297000: system.cpu.decoder: Requesting bytes 0x00008013 from address 0x80000070
not compressed probably correct
 297000: system.cpu.decoder: Decoding instruction 0x8013 at address 0x80000070
 297000: system.cpu.decoder: Decode: Decoded addi instruction: 0x8013
 297000: global: DynInst: [sn:32] Instruction created. Instcount for system.cpu = 7
 297000: system.cpu.fetch: [tid:0] Instruction PC (0x80000070=>0x80000078).(0=>1) created [sn:32].
 297000: system.cpu.fetch: [tid:0] Instruction is: addi [26], [25], 0
 297000: system.cpu.fetch: [tid:0] Fetch queue entry created (3/32).
npc(): 0x80000078
pc(): 0x80000070
pcstate::advace() instwidth : 8
 sizeof(machInst): 8
 297000: system.cpu.decoder: Requesting bytes 0x00050067 from address 0x80000078
not compressed probably correct
 297000: system.cpu.decoder: Decoding instruction 0x50067 at address 0x80000078
 297000: system.cpu.decoder: Decode: Decoded jalr instruction: 0x50067
 297000: global: DynInst: [sn:33] Instruction created. Instcount for system.cpu = 8
 297000: system.cpu.fetch: [tid:0] Instruction PC (0x80000078=>0x80000080).(0=>1) created [sn:33].
 297000: system.cpu.fetch: [tid:0] Instruction is: jalr [27], 0([17])
 297000: system.cpu.fetch: [tid:0] Fetch queue entry created (4/32).
npc(): 0x80000080
pc(): 0x80000078
pcstate::advace() instwidth : 8
 297000: system.cpu.fetch: [tid:0] [sn:33] Branch at PC 0x80000078 predicted to be not taken
 297000: system.cpu.fetch: [tid:0] [sn:33] Branch at PC 0x80000078 predicted to go to (0x80000080=>0x80000088).(0=>1)
 297000: system.cpu.fetch: [tid:0] Done fetching, reached fetch bandwidth for this cycle.
Record number of instructions fetched: 4
AFTER updateFetchStatus()
 297000: system.cpu.fetch: [tid:0] Issuing a pipelined I-cache access, starting at PC (0x80000080=>0x80000088).(0=>1).
 297000: system.cpu.fetch: [tid:0] Fetching cache line 0x80000080 for addr 0x80000080
 297000: system.cpu: CPU already running.
 297000: system.cpu.fetch: Fetch: Doing instruction read.
 297000: system.cpu.fetch: [tid:0] Doing Icache access.
 297000: system.cpu.fetch: [tid:0] Activity: Waiting on I-cache response.
 297000: system.cpu.fetch: Deactivating stage.
 297000: system.cpu: Activity: 1
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 4
INSIDE WHILE LOOP
 297000: system.cpu.fetch: [tid:0] [sn:30] Sending instruction to decode from fetch queue. Fetch queue size: 4.
INSIDE WHILE LOOP
 297000: system.cpu.fetch: [tid:0] [sn:31] Sending instruction to decode from fetch queue. Fetch queue size: 3.
INSIDE WHILE LOOP
 297000: system.cpu.fetch: [tid:0] [sn:32] Sending instruction to decode from fetch queue. Fetch queue size: 2.
INSIDE WHILE LOOP
 297000: system.cpu.fetch: [tid:0] [sn:33] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 297000: system.cpu.fetch: Activity this cycle.
 297000: system.cpu: Activity: 2
 297000: system.cpu.decode: Processing [tid:0]
 297000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 297000: system.cpu.decode: [tid:0] Sending instruction to rename.
 297000: system.cpu.decode: [tid:0] Processing instruction [sn:26] with PC (0x80000040=>0x80000048).(0=>1)
 297000: system.cpu.decode: [tid:0] Processing instruction [sn:27] with PC (0x80000048=>0x80000050).(0=>1)
 297000: system.cpu.decode: [tid:0] Processing instruction [sn:28] with PC (0x80000050=>0x80000058).(0=>1)
 297000: system.cpu.decode: [tid:0] Processing instruction [sn:29] with PC (0x80000058=>0x80000060).(0=>1)
 297000: system.cpu.decode: Activity this cycle.
Rename::sortInsts() insts_from_decode: 
 297000: system.cpu.rename: Processing [tid:0]
 297000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 297000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 297000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 297000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 297000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 297000: system.cpu.iew: Issue: Processing [tid:0]
 297000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 297000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 297000: system.cpu.iq: Not able to schedule any instructions.
 297000: system.cpu.iew: Processing [tid:0]
 297000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 297000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 297000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 297000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 297000: system.cpu.commit: Getting instructions from Rename stage.
 297000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 297000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 297000: system.cpu: Scheduling next tick!
 298000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 298000: system.cpu.fetch: Running stage.
 298000: system.cpu.fetch: There are no more threads available to fetch from.
 298000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 298000: system.cpu.decode: Processing [tid:0]
 298000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 298000: system.cpu.decode: [tid:0] Sending instruction to rename.
 298000: system.cpu.decode: [tid:0] Processing instruction [sn:30] with PC (0x80000060=>0x80000068).(0=>1)
 298000: system.cpu.decode: [tid:0] Processing instruction [sn:31] with PC (0x80000068=>0x80000070).(0=>1)
 298000: system.cpu.decode: [tid:0] Processing instruction [sn:32] with PC (0x80000070=>0x80000078).(0=>1)
 298000: system.cpu.decode: [tid:0] Processing instruction [sn:33] with PC (0x80000078=>0x80000080).(0=>1)
 298000: system.cpu.decode: Activity this cycle.
 298000: system.cpu: Activity: 3
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: srli
fromDecode->insts: addi
fromDecode->insts: blt
fromDecode->insts: addi
 298000: system.cpu.rename: Processing [tid:0]
 298000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 298000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 298000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 298000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 298000: system.cpu.rename: [tid:0] 4 available instructions to send iew.
 298000: system.cpu.rename: [tid:0] 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 298000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 298000: system.cpu.rename: [tid:0] Processing instruction [sn:26] with PC (0x80000040=>0x80000048).(0=>1).
arch_reg.flatIndex(): 19
 298000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 19, got phys reg 19 (IntRegClass)
 298000: system.cpu.rename: [tid:0] Register 19 (flat: 19) (IntRegClass) is ready.
 298000: global: [sn:26] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 20
SimpleRenameMap::rename: renamed_reg 20
 298000: global: Renamed reg IntRegClass{20} to physical reg 20 (20) old mapping was 20 (20)
 298000: system.cpu.rename: [tid:0] Renaming arch reg 20 (IntRegClass) to physical reg 20 (20).
 298000: system.cpu.rename: [tid:0] [sn:26] Adding instruction to history buffer (size=1).
 298000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 298000: system.cpu.rename: [tid:0] Processing instruction [sn:27] with PC (0x80000048=>0x80000050).(0=>1).
arch_reg.flatIndex(): 21
 298000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 21, got phys reg 21 (IntRegClass)
 298000: system.cpu.rename: [tid:0] Register 21 (flat: 21) (IntRegClass) is ready.
 298000: global: [sn:27] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 21
SimpleRenameMap::rename: renamed_reg 21
 298000: global: Renamed reg IntRegClass{21} to physical reg 21 (21) old mapping was 21 (21)
 298000: system.cpu.rename: [tid:0] Renaming arch reg 21 (IntRegClass) to physical reg 21 (21).
 298000: system.cpu.rename: [tid:0] [sn:27] Adding instruction to history buffer (size=2).
 298000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 298000: system.cpu.rename: [tid:0] Processing instruction [sn:28] with PC (0x80000050=>0x80000058).(0=>1).
arch_reg.flatIndex(): 20
 298000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 20, got phys reg 20 (IntRegClass)
 298000: system.cpu.rename: [tid:0] Register 20 (flat: 20) (IntRegClass) is ready.
 298000: global: [sn:28] has 1 ready out of 2 sources. RTI 0)
arch_reg.flatIndex(): 21
 298000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 21, got phys reg 21 (IntRegClass)
 298000: system.cpu.rename: [tid:0] Register 21 (flat: 21) (IntRegClass) is ready.
 298000: global: [sn:28] has 2 ready out of 2 sources. RTI 0)
 298000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 298000: system.cpu.rename: [tid:0] Processing instruction [sn:29] with PC (0x80000058=>0x80000060).(0=>1).
arch_reg.flatIndex(): 23
 298000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 23, got phys reg 23 (IntRegClass)
 298000: system.cpu.rename: [tid:0] Register 23 (flat: 23) (IntRegClass) is ready.
 298000: global: [sn:29] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 23
SimpleRenameMap::rename: renamed_reg 23
 298000: global: Renamed reg IntRegClass{23} to physical reg 23 (23) old mapping was 23 (23)
 298000: system.cpu.rename: [tid:0] Renaming arch reg 23 (IntRegClass) to physical reg 23 (23).
 298000: system.cpu.rename: [tid:0] [sn:29] Adding instruction to history buffer (size=3).
 298000: system.cpu.rename: Activity this cycle.
IEW::sortInsts() insts_from_rename: 0
 298000: system.cpu.iew: Issue: Processing [tid:0]
 298000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 298000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 298000: system.cpu.iq: Not able to schedule any instructions.
 298000: system.cpu.iew: Processing [tid:0]
 298000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 298000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 298000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 298000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 298000: system.cpu.commit: Getting instructions from Rename stage.
 298000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 298000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 298000: system.cpu: Scheduling next tick!
 299000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 299000: system.cpu.fetch: Running stage.
 299000: system.cpu.fetch: There are no more threads available to fetch from.
 299000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 299000: system.cpu.decode: Processing [tid:0]
 299000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 299000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: slli
fromDecode->insts: srli
fromDecode->insts: addi
fromDecode->insts: jalr
 299000: system.cpu.rename: Processing [tid:0]
 299000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 299000: system.cpu.rename: [tid:0] 4 instructions not yet in ROB
 299000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 299000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 299000: system.cpu.rename: [tid:0] 4 available instructions to send iew.
 299000: system.cpu.rename: [tid:0] 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 299000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 299000: system.cpu.rename: [tid:0] Processing instruction [sn:30] with PC (0x80000060=>0x80000068).(0=>1).
arch_reg.flatIndex(): 16
 299000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 16, got phys reg 16 (IntRegClass)
 299000: system.cpu.rename: [tid:0] Register 16 (flat: 16) (IntRegClass) is ready.
 299000: global: [sn:30] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 24
SimpleRenameMap::rename: renamed_reg 24
 299000: global: Renamed reg IntRegClass{24} to physical reg 24 (24) old mapping was 24 (24)
 299000: system.cpu.rename: [tid:0] Renaming arch reg 24 (IntRegClass) to physical reg 24 (24).
 299000: system.cpu.rename: [tid:0] [sn:30] Adding instruction to history buffer (size=4).
 299000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 299000: system.cpu.rename: [tid:0] Processing instruction [sn:31] with PC (0x80000068=>0x80000070).(0=>1).
arch_reg.flatIndex(): 24
 299000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 24, got phys reg 24 (IntRegClass)
 299000: system.cpu.rename: [tid:0] Register 24 (flat: 24) (IntRegClass) is ready.
 299000: global: [sn:31] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 25
SimpleRenameMap::rename: renamed_reg 25
 299000: global: Renamed reg IntRegClass{25} to physical reg 25 (25) old mapping was 25 (25)
 299000: system.cpu.rename: [tid:0] Renaming arch reg 25 (IntRegClass) to physical reg 25 (25).
 299000: system.cpu.rename: [tid:0] [sn:31] Adding instruction to history buffer (size=5).
 299000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 299000: system.cpu.rename: [tid:0] Processing instruction [sn:32] with PC (0x80000070=>0x80000078).(0=>1).
arch_reg.flatIndex(): 25
 299000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 25, got phys reg 25 (IntRegClass)
 299000: system.cpu.rename: [tid:0] Register 25 (flat: 25) (IntRegClass) is ready.
 299000: global: [sn:32] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 26
SimpleRenameMap::rename: renamed_reg 26
 299000: global: Renamed reg IntRegClass{26} to physical reg 26 (26) old mapping was 26 (26)
 299000: system.cpu.rename: [tid:0] Renaming arch reg 26 (IntRegClass) to physical reg 26 (26).
 299000: system.cpu.rename: [tid:0] [sn:32] Adding instruction to history buffer (size=6).
 299000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 299000: system.cpu.rename: [tid:0] Processing instruction [sn:33] with PC (0x80000078=>0x80000080).(0=>1).
arch_reg.flatIndex(): 17
 299000: system.cpu.rename: [tid:0] Looking up IntRegClass arch reg 17, got phys reg 17 (IntRegClass)
 299000: system.cpu.rename: [tid:0] Register 17 (flat: 17) (IntRegClass) is ready.
 299000: global: [sn:33] has 1 ready out of 1 sources. RTI 0)
SimpleRenameMap::rename: prev_reg 27
SimpleRenameMap::rename: renamed_reg 27
 299000: global: Renamed reg IntRegClass{27} to physical reg 27 (27) old mapping was 27 (27)
 299000: system.cpu.rename: [tid:0] Renaming arch reg 27 (IntRegClass) to physical reg 27 (27).
 299000: system.cpu.rename: [tid:0] [sn:33] Adding instruction to history buffer (size=7).
 299000: system.cpu.rename: Activity this cycle.
 299000: system.cpu: Activity: 4
IEW::sortInsts() insts_from_rename: 0
 299000: system.cpu.iew: Issue: Processing [tid:0]
 299000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 299000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 299000: system.cpu.iq: Not able to schedule any instructions.
 299000: system.cpu.iew: Processing [tid:0]
 299000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 299000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 299000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 299000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 299000: system.cpu.commit: Getting instructions from Rename stage.
 299000: system.cpu.commit: [tid:0] [sn:26] Inserting PC (0x80000040=>0x80000048).(0=>1) into ROB.
 299000: system.cpu.rob: Adding inst PC (0x80000040=>0x80000048).(0=>1) to the ROB.
 299000: system.cpu.rob: [tid:0] Now has 1 instructions.
 299000: system.cpu.commit: [tid:0] [sn:27] Inserting PC (0x80000048=>0x80000050).(0=>1) into ROB.
 299000: system.cpu.rob: Adding inst PC (0x80000048=>0x80000050).(0=>1) to the ROB.
 299000: system.cpu.rob: [tid:0] Now has 2 instructions.
 299000: system.cpu.commit: [tid:0] [sn:28] Inserting PC (0x80000050=>0x80000058).(0=>1) into ROB.
 299000: system.cpu.rob: Adding inst PC (0x80000050=>0x80000058).(0=>1) to the ROB.
 299000: system.cpu.rob: [tid:0] Now has 3 instructions.
 299000: system.cpu.commit: [tid:0] [sn:29] Inserting PC (0x80000058=>0x80000060).(0=>1) into ROB.
 299000: system.cpu.rob: Adding inst PC (0x80000058=>0x80000060).(0=>1) to the ROB.
 299000: system.cpu.rob: [tid:0] Now has 4 instructions.
 299000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 299000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:26] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and not ready
 299000: system.cpu.commit: [tid:0] ROB has 4 insts & 188 free entries.
 299000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 299000: system.cpu: Scheduling next tick!
 300000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 300000: system.cpu.fetch: Running stage.
 300000: system.cpu.fetch: There are no more threads available to fetch from.
 300000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 300000: system.cpu.decode: Processing [tid:0]
 300000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 300000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 300000: system.cpu.rename: Processing [tid:0]
 300000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 188, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 300000: system.cpu.rename: [tid:0] 8 instructions not yet in ROB
 300000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 300000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 300000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 4
fromRename->insts srli
fromRename->insts addi
fromRename->insts blt
fromRename->insts addi
 300000: system.cpu.iew: Issue: Processing [tid:0]
 300000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 300000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000040=>0x80000048).(0=>1) [sn:26] [tid:0] to IQ.
dispatchInsts() inst = srli
dispatchInsts add_to_iq is true!!! ghjost!!!
 300000: system.cpu.iq: Adding instruction [sn:26] PC (0x80000040=>0x80000048).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()19
dest_reg_idx: 0
dest_reg->flatIndex()20
 300000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000040=>0x80000048).(0=>1) opclass:1 [sn:26].
 300000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000048=>0x80000050).(0=>1) [sn:27] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 300000: system.cpu.iq: Adding instruction [sn:27] PC (0x80000048=>0x80000050).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()21
dest_reg_idx: 0
dest_reg->flatIndex()21
 300000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000048=>0x80000050).(0=>1) opclass:1 [sn:27].
 300000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000050=>0x80000058).(0=>1) [sn:28] [tid:0] to IQ.
dispatchInsts() inst = blt
dispatchInsts add_to_iq is true!!! ghjost!!!
 300000: system.cpu.iq: Adding instruction [sn:28] PC (0x80000050=>0x80000058).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()20
src_reg_idx: 1
src_reg->flatIndex()21
 300000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000050=>0x80000058).(0=>1) opclass:1 [sn:28].
 300000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000058=>0x80000060).(0=>1) [sn:29] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 300000: system.cpu.iq: Adding instruction [sn:29] PC (0x80000058=>0x80000060).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()23
dest_reg_idx: 0
dest_reg->flatIndex()23
 300000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000058=>0x80000060).(0=>1) opclass:1 [sn:29].
executeInsts()
Available Instructions: 
insts_to_execute 0
 300000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: srli
 300000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000040=>0x80000048).(0=>1) [sn:26]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 300000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000048=>0x80000050).(0=>1) [sn:27]
InstructionQueue::scheduleReadyInsts() issuing inst: blt
 300000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000050=>0x80000058).(0=>1) [sn:28]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 300000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000058=>0x80000060).(0=>1) [sn:29]
 300000: system.cpu: Activity: 5
 300000: system.cpu.iew: Processing [tid:0]
 300000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
 300000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 300000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 300000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 300000: system.cpu.commit: Getting instructions from Rename stage.
 300000: system.cpu.commit: [tid:0] [sn:30] Inserting PC (0x80000060=>0x80000068).(0=>1) into ROB.
 300000: system.cpu.rob: Adding inst PC (0x80000060=>0x80000068).(0=>1) to the ROB.
 300000: system.cpu.rob: [tid:0] Now has 5 instructions.
 300000: system.cpu.commit: [tid:0] [sn:31] Inserting PC (0x80000068=>0x80000070).(0=>1) into ROB.
 300000: system.cpu.rob: Adding inst PC (0x80000068=>0x80000070).(0=>1) to the ROB.
 300000: system.cpu.rob: [tid:0] Now has 6 instructions.
 300000: system.cpu.commit: [tid:0] [sn:32] Inserting PC (0x80000070=>0x80000078).(0=>1) into ROB.
 300000: system.cpu.rob: Adding inst PC (0x80000070=>0x80000078).(0=>1) to the ROB.
 300000: system.cpu.rob: [tid:0] Now has 7 instructions.
 300000: system.cpu.commit: [tid:0] [sn:33] Inserting PC (0x80000078=>0x80000080).(0=>1) into ROB.
 300000: system.cpu.rob: Adding inst PC (0x80000078=>0x80000080).(0=>1) to the ROB.
 300000: system.cpu.rob: [tid:0] Now has 8 instructions.
 300000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 300000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:26] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and not ready
 300000: system.cpu.commit: [tid:0] ROB has 8 insts & 184 free entries.
 300000: system.cpu.commit: Activity This Cycle.
END OF commit.tick()
 300000: system.cpu: Scheduling next tick!
 301000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 301000: system.cpu.fetch: Running stage.
 301000: system.cpu.fetch: There are no more threads available to fetch from.
 301000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 301000: system.cpu.decode: Processing [tid:0]
 301000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 301000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 301000: system.cpu.rename: Processing [tid:0]
 301000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 184, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 301000: system.cpu.rename: [tid:0] 8 instructions not yet in ROB
 301000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 301000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 301000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 4
fromRename->insts slli
fromRename->insts srli
fromRename->insts addi
fromRename->insts jalr
 301000: system.cpu.iew: Issue: Processing [tid:0]
 301000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 301000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000060=>0x80000068).(0=>1) [sn:30] [tid:0] to IQ.
dispatchInsts() inst = slli
dispatchInsts add_to_iq is true!!! ghjost!!!
 301000: system.cpu.iq: Adding instruction [sn:30] PC (0x80000060=>0x80000068).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()16
dest_reg_idx: 0
dest_reg->flatIndex()24
 301000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000060=>0x80000068).(0=>1) opclass:1 [sn:30].
 301000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000068=>0x80000070).(0=>1) [sn:31] [tid:0] to IQ.
dispatchInsts() inst = srli
dispatchInsts add_to_iq is true!!! ghjost!!!
 301000: system.cpu.iq: Adding instruction [sn:31] PC (0x80000068=>0x80000070).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()24
dest_reg_idx: 0
dest_reg->flatIndex()25
 301000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000068=>0x80000070).(0=>1) opclass:1 [sn:31].
 301000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000070=>0x80000078).(0=>1) [sn:32] [tid:0] to IQ.
dispatchInsts() inst = addi
dispatchInsts add_to_iq is true!!! ghjost!!!
 301000: system.cpu.iq: Adding instruction [sn:32] PC (0x80000070=>0x80000078).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()25
dest_reg_idx: 0
dest_reg->flatIndex()26
 301000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000070=>0x80000078).(0=>1) opclass:1 [sn:32].
 301000: system.cpu.iew: [tid:0] Issue: Adding PC (0x80000078=>0x80000080).(0=>1) [sn:33] [tid:0] to IQ.
dispatchInsts() inst = jalr
dispatchInsts add_to_iq is true!!! ghjost!!!
 301000: system.cpu.iq: Adding instruction [sn:33] PC (0x80000078=>0x80000080).(0=>1) to the IQ.
src_reg_idx: 0
src_reg->flatIndex()17
dest_reg_idx: 0
dest_reg->flatIndex()27
 301000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x80000078=>0x80000080).(0=>1) opclass:1 [sn:33].
executeInsts()
Available Instructions: 
insts_to_execute 4
 301000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst srli
 301000: system.cpu.iew: Execute: Processing PC (0x80000040=>0x80000048).(0=>1), [tid:0] [sn:26].
iew::inst->execute() instruction: srli
 301000: global: RegFile: Access to int register 19, has data 0x8000000800000000
 301000: global: RegFile: Setting int register 20 to 0x80000008
 301000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 0, wbActual:0
pcstate::advace() instwidth : 8
 301000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 301000: system.cpu.iew: Execute: Processing PC (0x80000048=>0x80000050).(0=>1), [tid:0] [sn:27].
iew::inst->execute() instruction: addi
 301000: global: RegFile: Setting int register 21 to 0xa
 301000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 1, wbActual:1
pcstate::advace() instwidth : 8
 301000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst blt
 301000: system.cpu.iew: Execute: Processing PC (0x80000050=>0x80000058).(0=>1), [tid:0] [sn:28].
iew::inst->execute() instruction: blt
 301000: global: RegFile: Access to int register 20, has data 0x80000008
 301000: global: RegFile: Access to int register 21, has data 0xa
 301000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 2, wbActual:2
pcstate::advace() instwidth : 8
 301000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 301000: system.cpu.iew: Execute: Processing PC (0x80000058=>0x80000060).(0=>1), [tid:0] [sn:29].
iew::inst->execute() instruction: addi
 301000: global: RegFile: Setting int register 23 to 0
 301000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 3, wbActual:3
pcstate::advace() instwidth : 8
 301000: system.cpu: Activity: 6
 301000: system.cpu.iew: Sending instructions to commit, [sn:26] PC (0x80000040=>0x80000048).(0=>1).
 301000: system.cpu.iq: Waking dependents of completed instruction.
 301000: system.cpu.iq: Reg 20 [IntRegClass] is part of a fix mapping, skipping
 301000: system.cpu.iew: Sending instructions to commit, [sn:27] PC (0x80000048=>0x80000050).(0=>1).
 301000: system.cpu.iq: Waking dependents of completed instruction.
 301000: system.cpu.iq: Reg 21 [IntRegClass] is part of a fix mapping, skipping
 301000: system.cpu.iew: Sending instructions to commit, [sn:28] PC (0x80000050=>0x80000058).(0=>1).
 301000: system.cpu.iq: Waking dependents of completed instruction.
 301000: system.cpu.iew: Sending instructions to commit, [sn:29] PC (0x80000058=>0x80000060).(0=>1).
 301000: system.cpu.iq: Waking dependents of completed instruction.
 301000: system.cpu.iq: Reg 23 [IntRegClass] is part of a fix mapping, skipping
 301000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: slli
 301000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000060=>0x80000068).(0=>1) [sn:30]
InstructionQueue::scheduleReadyInsts() issuing inst: srli
 301000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000068=>0x80000070).(0=>1) [sn:31]
InstructionQueue::scheduleReadyInsts() issuing inst: addi
 301000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000070=>0x80000078).(0=>1) [sn:32]
InstructionQueue::scheduleReadyInsts() issuing inst: jalr
 301000: system.cpu.iq: Thread 0: Issuing instruction PC (0x80000078=>0x80000080).(0=>1) [sn:33]
 301000: system.cpu.iew: Processing [tid:0]
 301000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 301000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 301000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
 301000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 301000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 301000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 301000: system.cpu.iew: Activity this cycle.
 301000: system.cpu.commit: Getting instructions from Rename stage.
 301000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 301000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:26] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and not ready
 301000: system.cpu.commit: [tid:0] ROB has 8 insts & 184 free entries.
END OF commit.tick()
 301000: system.cpu: Scheduling next tick!
 302000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 302000: system.cpu.fetch: Running stage.
 302000: system.cpu.fetch: There are no more threads available to fetch from.
 302000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 302000: system.cpu.decode: Processing [tid:0]
 302000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 302000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 302000: system.cpu.rename: Processing [tid:0]
 302000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 184, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 302000: system.cpu.rename: [tid:0] 4 instructions not yet in ROB
 302000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 302000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 302000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 302000: system.cpu.iew: Issue: Processing [tid:0]
 302000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 4
 302000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst slli
 302000: system.cpu.iew: Execute: Processing PC (0x80000060=>0x80000068).(0=>1), [tid:0] [sn:30].
iew::inst->execute() instruction: slli
 302000: global: RegFile: Access to int register 16, has data 0x800000b0
 302000: global: RegFile: Setting int register 24 to 0x800000b000000000
 302000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 0, wbActual:0
pcstate::advace() instwidth : 8
 302000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst srli
 302000: system.cpu.iew: Execute: Processing PC (0x80000068=>0x80000070).(0=>1), [tid:0] [sn:31].
iew::inst->execute() instruction: srli
 302000: global: RegFile: Access to int register 24, has data 0x800000b000000000
 302000: global: RegFile: Setting int register 25 to 0x800000b0
 302000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 1, wbActual:1
pcstate::advace() instwidth : 8
 302000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst addi
 302000: system.cpu.iew: Execute: Processing PC (0x80000070=>0x80000078).(0=>1), [tid:0] [sn:32].
iew::inst->execute() instruction: addi
 302000: global: RegFile: Access to int register 25, has data 0x800000b0
 302000: global: RegFile: Setting int register 26 to 0x800000b0
 302000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 2, wbActual:2
pcstate::advace() instwidth : 8
 302000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst jalr
 302000: system.cpu.iew: Execute: Processing PC (0x80000078=>0x80000080).(0=>1), [tid:0] [sn:33].
iew::inst->execute() instruction: jalr
 302000: global: RegFile: Access to int register 17, has data 0
 302000: global: RegFile: Setting int register 27 to 0x80000080
 302000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 3, wbActual:3
pcstate::advace() instwidth : 8
 302000: system.cpu.iew: [tid:0] [sn:33] Execute: Branch mispredict detected.
 302000: system.cpu.iew: [tid:0] [sn:33] Predicted target was PC: (0x80000080=>0x80000088).(0=>1)
 302000: system.cpu.iew: [tid:0] [sn:33] Execute: Redirecting fetch to PC: (0x80000078=>0).(0=>1)
 302000: system.cpu.iew: [tid:0] [sn:33] Squashing from a specific instruction, PC: (0x80000078=>0).(0=>1) 
npc(): 0
pc(): 0x80000078
pcstate::advace() instwidth : 8
 302000: system.cpu: Activity: 7
 302000: system.cpu.iew: Sending instructions to commit, [sn:30] PC (0x80000060=>0x80000068).(0=>1).
 302000: system.cpu.iq: Waking dependents of completed instruction.
 302000: system.cpu.iq: Reg 24 [IntRegClass] is part of a fix mapping, skipping
 302000: system.cpu.iew: Sending instructions to commit, [sn:31] PC (0x80000068=>0x80000070).(0=>1).
 302000: system.cpu.iq: Waking dependents of completed instruction.
 302000: system.cpu.iq: Reg 25 [IntRegClass] is part of a fix mapping, skipping
 302000: system.cpu.iew: Sending instructions to commit, [sn:32] PC (0x80000070=>0x80000078).(0=>1).
 302000: system.cpu.iq: Waking dependents of completed instruction.
 302000: system.cpu.iq: Reg 26 [IntRegClass] is part of a fix mapping, skipping
 302000: system.cpu.iew: Sending instructions to commit, [sn:33] PC (0x80000078=>0).(0=>1).
 302000: system.cpu.iq: Waking dependents of completed instruction.
 302000: system.cpu.iq: Reg 27 [IntRegClass] is part of a fix mapping, skipping
 302000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 302000: system.cpu.iq: Not able to schedule any instructions.
 302000: system.cpu.iew: Processing [tid:0]
 302000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 302000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 302000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 302000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 302000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 302000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 302000: system.cpu.iew: Activity this cycle.
 302000: system.cpu.commit: Getting instructions from Rename stage.
 302000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 302000: system.cpu.commit: [tid:0] Marking PC (0x80000040=>0x80000048).(0=>1), [sn:26] ready within ROB.
 302000: system.cpu.commit: [tid:0] Marking PC (0x80000048=>0x80000050).(0=>1), [sn:27] ready within ROB.
 302000: system.cpu.commit: [tid:0] Marking PC (0x80000050=>0x80000058).(0=>1), [sn:28] ready within ROB.
 302000: system.cpu.commit: [tid:0] Marking PC (0x80000058=>0x80000060).(0=>1), [sn:29] ready within ROB.
 302000: system.cpu.commit: [tid:0] Instruction [sn:26] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and ready to commit
 302000: system.cpu.commit: [tid:0] ROB has 8 insts & 184 free entries.
 302000: system.cpu.commit: Activating stage.
 302000: system.cpu: Activity: 8
END OF commit.tick()
 302000: system.cpu: Scheduling next tick!
 303000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 303000: system.cpu.fetch: Running stage.
 303000: system.cpu.fetch: There are no more threads available to fetch from.
 303000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 303000: system.cpu.decode: Processing [tid:0]
 303000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 303000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 303000: system.cpu.rename: Processing [tid:0]
 303000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 184, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 303000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 303000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 303000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 303000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 303000: system.cpu.iew: Issue: Processing [tid:0]
 303000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 303000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 303000: system.cpu.iq: Not able to schedule any instructions.
 303000: system.cpu.iew: Processing [tid:0]
 303000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 303000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 303000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 303000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 303000: system.cpu.commit: [tid:0] Squashing due to branch mispred PC:0x80000078 [sn:33]
 303000: system.cpu.commit: [tid:0] Redirecting to PC (0=>0x8).(0=>1)
 303000: system.cpu.rob: Starting to squash within the ROB.
 303000: system.cpu.rob: [tid:0] Squashing instructions until [sn:33].
 303000: system.cpu.rob: [tid:0] Done squashing instructions.
 303000: system.cpu.commit: [tid:0] Marking PC (0x80000060=>0x80000068).(0=>1), [sn:30] ready within ROB.
 303000: system.cpu.commit: [tid:0] Marking PC (0x80000068=>0x80000070).(0=>1), [sn:31] ready within ROB.
 303000: system.cpu.commit: [tid:0] Marking PC (0x80000070=>0x80000078).(0=>1), [sn:32] ready within ROB.
 303000: system.cpu.commit: [tid:0] Marking PC (0x80000078=>0).(0=>1), [sn:33] ready within ROB.
 303000: system.cpu.commit: [tid:0] Instruction [sn:26] PC (0x80000040=>0x80000048).(0=>1) is head of ROB and ready to commit
 303000: system.cpu.commit: [tid:0] ROB has 8 insts & 184 free entries.
 303000: system.cpu.commit: Activity This Cycle.
 303000: system.cpu: Activity: 9
END OF commit.tick()
 303000: system.cpu: Scheduling next tick!
 304000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 304000: system.cpu.fetch: Running stage.
 304000: system.cpu.fetch: There are no more threads available to fetch from.
 304000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 304000: system.cpu.decode: Processing [tid:0]
 304000: system.cpu.decode: [tid:0] Squashing instructions due to squash from commit.
 304000: system.cpu.decode: [tid:0] Squashing.
Rename::sortInsts() insts_from_decode: 
 304000: system.cpu.rename: Processing [tid:0]
 304000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 184, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 304000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 304000: system.cpu.rename: [tid:0] Squashing instructions due to squash from commit.
 304000: system.cpu.rename: [tid:0] [squash sn:33] Squashing instructions.
IEW::sortInsts() insts_from_rename: 0
 304000: system.cpu.iew: Issue: Processing [tid:0]
 304000: system.cpu.iew: [tid:0] Squashing all instructions.
 304000: system.cpu.iq: [tid:0] Starting to squash instructions in the IQ.
 304000: system.cpu.iq: [tid:0] Squashing until sequence number 33!
 304000: global: StoreSet: Squashing until inum 33
 304000: system.cpu.iew.lsq.thread0: Squashing until [sn:33]!(Loads:0 Stores:0)
 304000: system.cpu.iew: Removing skidbuffer instructions until [sn:33] [tid:0]
 304000: system.cpu.iew: [tid:0] Removing incoming rename instructions
executeInsts()
Available Instructions: 
insts_to_execute 0
 304000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 304000: system.cpu.iq: Not able to schedule any instructions.
 304000: system.cpu.iew: Processing [tid:0]
 304000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 304000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 304000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 304000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 304000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 304000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 304000: system.cpu.iew: Activity this cycle.
 304000: system.cpu: Activity: 10
 304000: system.cpu.commit: Getting instructions from Rename stage.
 304000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 304000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:26]
 304000: system.cpu.commit: [tid:0] [sn:26] Committing instruction with PC (0x80000040=>0x80000048).(0=>1)
 304000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000040=>0x80000048).(0=>1), [sn:26]
 304000: system.cpu: Removing committed instruction [tid:0] PC (0x80000040=>0x80000048).(0=>1) [sn:26]
head_inst->staticInst->getName()srli
pcstate::advace() instwidth : 8
num_committed: 1
 304000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:27]
 304000: system.cpu.commit: [tid:0] [sn:27] Committing instruction with PC (0x80000048=>0x80000050).(0=>1)
 304000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000048=>0x80000050).(0=>1), [sn:27]
 304000: system.cpu: Removing committed instruction [tid:0] PC (0x80000048=>0x80000050).(0=>1) [sn:27]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 2
 304000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:28]
 304000: system.cpu.commit: [tid:0] [sn:28] Committing instruction with PC (0x80000050=>0x80000058).(0=>1)
 304000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000050=>0x80000058).(0=>1), [sn:28]
 304000: system.cpu: Removing committed instruction [tid:0] PC (0x80000050=>0x80000058).(0=>1) [sn:28]
head_inst->staticInst->getName()blt
pcstate::advace() instwidth : 8
num_committed: 3
 304000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:29]
 304000: system.cpu.commit: [tid:0] [sn:29] Committing instruction with PC (0x80000058=>0x80000060).(0=>1)
 304000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000058=>0x80000060).(0=>1), [sn:29]
 304000: system.cpu: Removing committed instruction [tid:0] PC (0x80000058=>0x80000060).(0=>1) [sn:29]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 4
 304000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:30]
 304000: system.cpu.commit: [tid:0] [sn:30] Committing instruction with PC (0x80000060=>0x80000068).(0=>1)
 304000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000060=>0x80000068).(0=>1), [sn:30]
 304000: system.cpu: Removing committed instruction [tid:0] PC (0x80000060=>0x80000068).(0=>1) [sn:30]
head_inst->staticInst->getName()slli
pcstate::advace() instwidth : 8
num_committed: 5
 304000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:31]
 304000: system.cpu.commit: [tid:0] [sn:31] Committing instruction with PC (0x80000068=>0x80000070).(0=>1)
 304000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000068=>0x80000070).(0=>1), [sn:31]
 304000: system.cpu: Removing committed instruction [tid:0] PC (0x80000068=>0x80000070).(0=>1) [sn:31]
head_inst->staticInst->getName()srli
pcstate::advace() instwidth : 8
num_committed: 6
 304000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:32]
 304000: system.cpu.commit: [tid:0] [sn:32] Committing instruction with PC (0x80000070=>0x80000078).(0=>1)
 304000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000070=>0x80000078).(0=>1), [sn:32]
 304000: system.cpu: Removing committed instruction [tid:0] PC (0x80000070=>0x80000078).(0=>1) [sn:32]
head_inst->staticInst->getName()addi
pcstate::advace() instwidth : 8
num_committed: 7
 304000: system.cpu.commit: Trying to commit head instruction, [tid:0] [sn:33]
 304000: system.cpu.commit: [tid:0] [sn:33] Committing instruction with PC (0x80000078=>0).(0=>1)
 304000: system.cpu.rob: [tid:0] Retiring head instruction, instruction PC (0x80000078=>0).(0=>1), [sn:33]
 304000: system.cpu: Removing committed instruction [tid:0] PC (0x80000078=>0).(0=>1) [sn:33]
head_inst->staticInst->getName()jalr
pcstate::advace() instwidth : 8
 304000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
 304000: system.cpu.commit: Activity This Cycle.
 304000: system.cpu.commit: Deactivating stage.
 304000: system.cpu: Activity: 9
END OF commit.tick()
 304000: system.cpu: Removing instruction, [tid:0] [sn:26] PC (0x80000040=>0x80000048).(0=>1)
 304000: system.cpu: Removing instruction, [tid:0] [sn:27] PC (0x80000048=>0x80000050).(0=>1)
 304000: system.cpu: Removing instruction, [tid:0] [sn:28] PC (0x80000050=>0x80000058).(0=>1)
 304000: system.cpu: Removing instruction, [tid:0] [sn:29] PC (0x80000058=>0x80000060).(0=>1)
 304000: system.cpu: Removing instruction, [tid:0] [sn:30] PC (0x80000060=>0x80000068).(0=>1)
 304000: system.cpu: Removing instruction, [tid:0] [sn:31] PC (0x80000068=>0x80000070).(0=>1)
 304000: system.cpu: Removing instruction, [tid:0] [sn:32] PC (0x80000070=>0x80000078).(0=>1)
 304000: system.cpu: Removing instruction, [tid:0] [sn:33] PC (0x80000078=>0).(0=>1)
 304000: system.cpu: Scheduling next tick!
 305000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 305000: system.cpu.fetch: Running stage.
 305000: system.cpu.fetch: There are no more threads available to fetch from.
 305000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 305000: system.cpu.decode: Processing [tid:0]
 305000: system.cpu.decode: [tid:0] Done squashing, switching to running.
 305000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 305000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 305000: system.cpu.rename: Processing [tid:0]
 305000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 305000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 305000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 305000: system.cpu.rename: [tid:0] Done squashing, switching to running.
 305000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 305000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
 305000: system.cpu.rename: [tid:0] Removing a committed instruction from the history buffer 0 (size=7), until [sn:33].
 305000: system.cpu.rename: [tid:0] Freeing up older rename of reg 20 (IntRegClass), [sn:26].
 305000: system.cpu.rename: [tid:0] Freeing up older rename of reg 21 (IntRegClass), [sn:27].
 305000: system.cpu.rename: [tid:0] Freeing up older rename of reg 23 (IntRegClass), [sn:29].
 305000: system.cpu.rename: [tid:0] Freeing up older rename of reg 24 (IntRegClass), [sn:30].
 305000: system.cpu.rename: [tid:0] Freeing up older rename of reg 25 (IntRegClass), [sn:31].
 305000: system.cpu.rename: [tid:0] Freeing up older rename of reg 26 (IntRegClass), [sn:32].
 305000: system.cpu.rename: [tid:0] Freeing up older rename of reg 27 (IntRegClass), [sn:33].
IEW::sortInsts() insts_from_rename: 0
 305000: system.cpu.iew: Issue: Processing [tid:0]
 305000: system.cpu.iew: [tid:0] Done squashing, switching to running.
 305000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 305000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 305000: system.cpu.iq: Not able to schedule any instructions.
 305000: system.cpu.iew: Processing [tid:0]
 305000: system.cpu.iq: [tid:0] Committing instructions older than [sn:33]
 305000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 305000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 305000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 305000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 305000: system.cpu.commit: Getting instructions from Rename stage.
 305000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 305000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 305000: system.cpu: Scheduling next tick!
 306000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 306000: system.cpu.fetch: Running stage.
 306000: system.cpu.fetch: There are no more threads available to fetch from.
 306000: system.cpu.fetch: [tid:0] Fetch is waiting cache response!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 306000: system.cpu.decode: Processing [tid:0]
 306000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 306000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 306000: system.cpu.rename: Processing [tid:0]
 306000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 306000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 306000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 306000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 306000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 306000: system.cpu.iew: Issue: Processing [tid:0]
 306000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 306000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 306000: system.cpu.iq: Not able to schedule any instructions.
 306000: system.cpu.iew: Processing [tid:0]
 306000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 306000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 306000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 306000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 306000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 306000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 306000: system.cpu.iew: Activity this cycle.
 306000: system.cpu: Activity: 10
 306000: system.cpu.commit: Getting instructions from Rename stage.
 306000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 306000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 306000: global: DynInst: [sn:29] Instruction destroyed. Instcount for system.cpu = 7
 306000: global: DynInst: [sn:28] Instruction destroyed. Instcount for system.cpu = 6
 306000: global: DynInst: [sn:27] Instruction destroyed. Instcount for system.cpu = 5
 306000: global: DynInst: [sn:26] Instruction destroyed. Instcount for system.cpu = 4
 306000: system.cpu: Activity: 9
 306000: system.cpu: Scheduling next tick!
 307000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 307000: system.cpu.fetch: [tid:0] Squashing instructions due to squash from commit.
 307000: system.cpu.fetch: [tid:0] Squash from commit.
 307000: system.cpu.fetch: [tid:0] Squashing, setting PC to: (0=>0x8).(0=>1).
new_pc: 0
new_rp: 28
 307000: system.cpu.fetch: [tid:0] Squashing outstanding Icache miss.
 307000: system.cpu: Thread 0: Deleting instructions from instruction list.
stalls[tid].decode: 0
 307000: system.cpu.fetch: Running stage.
 307000: system.cpu.fetch: There are no more threads available to fetch from.
 307000: system.cpu.fetch: [tid:0] Fetch is squashing!
Record number of instructions fetched: 0
 307000: system.cpu.fetch: [tid:0] Activating stage.
 307000: system.cpu: Activity: 10
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 307000: system.cpu.decode: Processing [tid:0]
 307000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 307000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 307000: system.cpu.rename: Processing [tid:0]
 307000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 307000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 307000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 307000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 307000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 307000: system.cpu.iew: Issue: Processing [tid:0]
 307000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 307000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 307000: system.cpu.iq: Not able to schedule any instructions.
 307000: system.cpu.iew: Processing [tid:0]
 307000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 307000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 307000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 307000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 307000: system.cpu.commit: Getting instructions from Rename stage.
 307000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 307000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 307000: global: DynInst: [sn:32] Instruction destroyed. Instcount for system.cpu = 3
 307000: global: DynInst: [sn:31] Instruction destroyed. Instcount for system.cpu = 2
 307000: global: DynInst: [sn:30] Instruction destroyed. Instcount for system.cpu = 1
 307000: system.cpu: Activity: 9
 307000: system.cpu: Scheduling next tick!
 308000: system.cpu: 

O3CPU: Ticking main, O3CPU.
 308000: system.cpu.fetch: [tid:0] Done squashing, switching to running.
stalls[tid].decode: 0
 308000: system.cpu.fetch: Running stage.
 308000: system.cpu.fetch: Attempting to fetch from [tid:0]
this_pc: 0
this_rp: 28
 308000: system.cpu.fetch: [tid:0] Attempting to translate and read instruction, starting at PC (0=>0x8).(0=>1).
 308000: system.cpu.fetch: [tid:0] Fetching cache line 0 for addr 0
 308000: system.cpu: CPU already running.
 308000: system.cpu.fetch: [tid:0] Got back req with addr 0 but expected 0
 308000: system.cpu.fetch: [tid:0] Translation faulted, building noop.
 308000: global: DynInst: [sn:34] Instruction created. Instcount for system.cpu = 2
 308000: system.cpu.fetch: [tid:0] Instruction PC (0=>0x8).(0=>1) created [sn:34].
 308000: system.cpu.fetch: [tid:0] Instruction is: gem5 nop
 308000: system.cpu.fetch: [tid:0] Fetch queue entry created (1/32).
 308000: system.cpu.fetch: Activity this cycle.
 308000: system.cpu: Activity: 10
 308000: system.cpu.fetch: [tid:0] Blocked, need to handle the trap.
 308000: system.cpu.fetch: [tid:0] fault (Generic page table fault) detected @ PC (0=>0x8).(0=>1).
 308000: system.cpu.fetch: Deactivating stage.
 308000: system.cpu: Activity: 9
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 1
INSIDE WHILE LOOP
 308000: system.cpu.fetch: [tid:0] [sn:34] Sending instruction to decode from fetch queue. Fetch queue size: 1.
 308000: system.cpu.fetch: Activity this cycle.
 308000: system.cpu.decode: Processing [tid:0]
 308000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 308000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 308000: system.cpu.rename: Processing [tid:0]
 308000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 308000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 308000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 308000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 308000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 308000: system.cpu.iew: Issue: Processing [tid:0]
 308000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 308000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 308000: system.cpu.iq: Not able to schedule any instructions.
 308000: system.cpu.iew: Processing [tid:0]
 308000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 308000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 308000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 308000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 308000: system.cpu.commit: Getting instructions from Rename stage.
 308000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 308000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 308000: global: DynInst: [sn:33] Instruction destroyed. Instcount for system.cpu = 1
 308000: system.cpu: Activity: 8
 308000: system.cpu: Scheduling next tick!
 309000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 309000: system.cpu.fetch: Running stage.
 309000: system.cpu.fetch: There are no more threads available to fetch from.
 309000: system.cpu.fetch: [tid:0] Fetch is waiting for a pending trap!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 309000: system.cpu.decode: Processing [tid:0]
 309000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 309000: system.cpu.decode: [tid:0] Sending instruction to rename.
 309000: system.cpu.decode: [tid:0] Processing instruction [sn:34] with PC (0=>0x8).(0=>1)
 309000: system.cpu.decode: Activity this cycle.
 309000: system.cpu: Activity: 9
Rename::sortInsts() insts_from_decode: 
 309000: system.cpu.rename: Processing [tid:0]
 309000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 309000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 309000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 309000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 309000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 309000: system.cpu.iew: Issue: Processing [tid:0]
 309000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 309000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 309000: system.cpu.iq: Not able to schedule any instructions.
 309000: system.cpu.iew: Processing [tid:0]
 309000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 309000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 309000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 309000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 309000: system.cpu.commit: Getting instructions from Rename stage.
 309000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 309000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 309000: system.cpu: Activity: 8
 309000: system.cpu: Scheduling next tick!
 310000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 310000: system.cpu.fetch: Running stage.
 310000: system.cpu.fetch: There are no more threads available to fetch from.
 310000: system.cpu.fetch: [tid:0] Fetch is waiting for a pending trap!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 310000: system.cpu.decode: Processing [tid:0]
 310000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 310000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
fromDecode->insts: gem5 nop
 310000: system.cpu.rename: Processing [tid:0]
 310000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 310000: system.cpu.rename: [tid:0] 0 instructions not yet in ROB
 310000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 310000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 310000: system.cpu.rename: [tid:0] 1 available instructions to send iew.
 310000: system.cpu.rename: [tid:0] 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
 310000: system.cpu.rename: [tid:0] Sending instructions to IEW.
 310000: system.cpu.rename: [tid:0] Processing instruction [sn:34] with PC (0=>0x8).(0=>1).
 310000: system.cpu.rename: Activity this cycle.
 310000: system.cpu: Activity: 9
IEW::sortInsts() insts_from_rename: 0
 310000: system.cpu.iew: Issue: Processing [tid:0]
 310000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 310000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 310000: system.cpu.iq: Not able to schedule any instructions.
 310000: system.cpu.iew: Processing [tid:0]
 310000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 310000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 310000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 310000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 310000: system.cpu.commit: Getting instructions from Rename stage.
 310000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 310000: system.cpu.commit: [tid:0] ROB has 0 insts & 192 free entries.
END OF commit.tick()
 310000: system.cpu: Activity: 8
 310000: system.cpu: Scheduling next tick!
 311000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 311000: system.cpu.fetch: Running stage.
 311000: system.cpu.fetch: There are no more threads available to fetch from.
 311000: system.cpu.fetch: [tid:0] Fetch is waiting for a pending trap!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 311000: system.cpu.decode: Processing [tid:0]
 311000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 311000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 311000: system.cpu.rename: Processing [tid:0]
 311000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 311000: system.cpu.rename: [tid:0] 1 instructions not yet in ROB
 311000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 311000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 311000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 311000: system.cpu.iew: Issue: Processing [tid:0]
 311000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 0
 311000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
 311000: system.cpu.iq: Not able to schedule any instructions.
 311000: system.cpu.iew: Processing [tid:0]
 311000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
 311000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 311000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 311000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 311000: system.cpu.commit: Getting instructions from Rename stage.
 311000: system.cpu.commit: [tid:0] [sn:34] Inserting PC (0=>0x8).(0=>1) into ROB.
 311000: system.cpu.rob: Adding inst PC (0=>0x8).(0=>1) to the ROB.
 311000: system.cpu.rob: [tid:0] Now has 1 instructions.
 311000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 311000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:34] PC (0=>0x8).(0=>1) is head of ROB and not ready
 311000: system.cpu.commit: [tid:0] ROB has 1 insts & 191 free entries.
 311000: system.cpu.commit: Activity This Cycle.
 311000: system.cpu: Activity: 9
END OF commit.tick()
 311000: system.cpu: Activity: 8
 311000: system.cpu: Scheduling next tick!
 312000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 312000: system.cpu.fetch: Running stage.
 312000: system.cpu.fetch: There are no more threads available to fetch from.
 312000: system.cpu.fetch: [tid:0] Fetch is waiting for a pending trap!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 312000: system.cpu.decode: Processing [tid:0]
 312000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 312000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 312000: system.cpu.rename: Processing [tid:0]
 312000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 191, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 312000: system.cpu.rename: [tid:0] 1 instructions not yet in ROB
 312000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 312000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 312000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 1
fromRename->insts gem5 nop
 312000: system.cpu.iew: Issue: Processing [tid:0]
 312000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
 312000: system.cpu.iew: [tid:0] Issue: Adding PC (0=>0x8).(0=>1) [sn:34] [tid:0] to IQ.
dispatchInsts() inst = gem5 nop
dispatchInsts add_to_iq is true!!! ghjost!!!
 312000: system.cpu.iq: Adding instruction [sn:34] PC (0=>0x8).(0=>1) to the IQ.
 312000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0=>0x8).(0=>1) opclass:0 [sn:34].
executeInsts()
Available Instructions: 
insts_to_execute 0
 312000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
InstructionQueue::scheduleReadyInsts() issuing inst: gem5 nop
 312000: system.cpu.iq: Thread 0: Issuing instruction PC (0=>0x8).(0=>1) [sn:34]
 312000: system.cpu: Activity: 9
 312000: system.cpu.iew: Processing [tid:0]
 312000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
 312000: system.cpu.iew.lsq.thread0: SQ size: 32, #stores occupied: 0
 312000: system.cpu.iew.lsq.thread0: LQ size: 32, #loads occupied: 0
 312000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
 312000: system.cpu.commit: Getting instructions from Rename stage.
 312000: system.cpu.commit: Trying to commit instructions in the ROB.
num_committed: 0
 312000: system.cpu.commit: [tid:0] Can't commit, Instruction [sn:34] PC (0=>0x8).(0=>1) is head of ROB and not ready
 312000: system.cpu.commit: [tid:0] ROB has 1 insts & 191 free entries.
END OF commit.tick()
 312000: system.cpu: Activity: 8
 312000: system.cpu: Scheduling next tick!
 313000: system.cpu: 

O3CPU: Ticking main, O3CPU.
stalls[tid].decode: 0
 313000: system.cpu.fetch: Running stage.
 313000: system.cpu.fetch: There are no more threads available to fetch from.
 313000: system.cpu.fetch: [tid:0] Fetch is waiting for a pending trap!
Record number of instructions fetched: 0
AFTER updateFetchStatus()
AFTER pipelineIcacheAccesses()
ENTER THE LOOP OF ACTIVE THREADS
fetchQueue[tid].size(): 
AFTER ADDING AVAILABLE INSTS TO FETCHQUEUE
available_insts: 0
 313000: system.cpu.decode: Processing [tid:0]
 313000: system.cpu.decode: [tid:0] Not blocked, so attempting to run stage.
 313000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
Rename::sortInsts() insts_from_decode: 
 313000: system.cpu.rename: Processing [tid:0]
 313000: system.cpu.rename: [tid:0] Free IQ: 64, Free ROB: 191, Free LQ: 32, Free SQ: 32, FreeRM 1(1 224 255 510 31 0)
 313000: system.cpu.rename: [tid:0] 1 instructions not yet in ROB
 313000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
 313000: system.cpu.rename: [tid:0] Not blocked, so attempting to run stage.
 313000: system.cpu.rename: [tid:0] Nothing to do, breaking out early.
IEW::sortInsts() insts_from_rename: 0
 313000: system.cpu.iew: Issue: Processing [tid:0]
 313000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
executeInsts()
Available Instructions: 
insts_to_execute 1
 313000: system.cpu.iew: Execute: Executing instructions from IQ.
IEW::executeInsts() inst gem5 nop
 313000: system.cpu.iew: Execute: Processing PC (0=>0x8).(0=>1), [tid:0] [sn:34].
 313000: system.cpu.iew: Current wb cycle: 0, width: 4, numInst: 0, wbActual:0
pcstate::advace() instwidth : 8
 313000: system.cpu.iew: [tid:0] [sn:34] Execute: Branch mispredict detected.
 313000: system.cpu.iew: [tid:0] [sn:34] Predicted target was PC: (0=>0x8).(0=>1)
 313000: system.cpu.iew: [tid:0] [sn:34] Execute: Redirecting fetch to PC: (0=>0x8).(0=>1)
 313000: system.cpu.iew: [tid:0] [sn:34] Squashing from a specific instruction, PC: (0=>0x8).(0=>1) 
npc(): 0x8
pc(): 0
pcstate::advace() instwidth : 8
