Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Thu Nov 15 18:35:03 2012

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   std_clk_IBUF
   switches<10>_IBUF
   switches<11>_IBUF
   switches<12>_IBUF
   switches<8>_IBUF
   switches<9>_IBUF


