#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Nov 13 16:17:50 2014
# Process ID: 2140
# Log file: C:/Users/u0791587/Documents/GitHub/ECE3710/Titan/Processor/Processor_Titan/planAhead_run_5/planAhead.log
# Journal file: C:/Users/u0791587/Documents/GitHub/ECE3710/Titan/Processor/Processor_Titan/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/u0791587/Documents/GitHub/ECE3710/Titan/Processor/Processor_Titan/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {leds[7]} {leds[6]} {leds[5]} {leds[4]} {leds[3]} {leds[2]} {leds[1]} {leds[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {rgb[7]} {rgb[6]} {rgb[5]} {rgb[4]} {rgb[3]} {rgb[2]} {rgb[1]} {rgb[0]}]]
startgroup
set_property package_pin T11 [get_ports {leds[7]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {leds[6]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {leds[5]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {leds[4]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {leds[3]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {leds[2]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {leds[1]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {leds[1]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {leds[0]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {rgb[7]}]
endgroup
startgroup
set_property package_pin N6 [get_ports {rgb[6]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {rgb[5]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {rgb[4]}]
endgroup
startgroup
set_property package_pin T6 [get_ports {rgb[3]}]
endgroup
startgroup
set_property package_pin V6 [get_ports {rgb[2]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {rgb[1]}]
endgroup
startgroup
set_property package_pin T7 [get_ports {rgb[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin N10 [get_ports pulse]
endgroup
set_property iostandard LVCMOS33 [get_ports [list pulse]]
startgroup
set_property package_pin T12 [get_ports NESinputData]
endgroup
set_property iostandard LVCMOS33 [get_ports [list NESinputData]]
startgroup
set_property package_pin V12 [get_ports latch]
endgroup
set_property iostandard LVCMOS33 [get_ports [list latch]]
startgroup
set_property package_pin C4 [get_ports reset]
endgroup
set_property iostandard LVCMOS33 [get_ports [list reset]]
startgroup
set_property package_pin V7 [get_ports {rgb[6]}]
endgroup
startgroup
set_property package_pin N7 [get_ports {rgb[5]}]
endgroup
startgroup
set_property package_pin N6 [get_ports hSync]
endgroup
startgroup
set_property package_pin P7 [get_ports vSync]
endgroup
set_property iostandard LVCMOS33 [get_ports [list hSync]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list vSync]]
save_constraints
update_compile_order -fileset sources_1
