<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: FPU Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.0.2</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__NMSIS__Core__FPU__Functions.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">FPU Functions</div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that related to the RISC-V FPU (F and D extension).  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gafa83f561b446add5c453e0feb255d2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#gafa83f561b446add5c453e0feb255d2e6">__RISCV_FLEN</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:gafa83f561b446add5c453e0feb255d2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc990586c8cd66746a89ea04a952306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga8cc990586c8cd66746a89ea04a952306">__get_FCSR</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gabba4da62b155cd22e3bd1a8ec402cf78">CSR_FCSR</a>)</td></tr>
<tr class="memdesc:ga8cc990586c8cd66746a89ea04a952306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get FCSR CSR Register.  <a href="#ga8cc990586c8cd66746a89ea04a952306">More...</a><br /></td></tr>
<tr class="separator:ga8cc990586c8cd66746a89ea04a952306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5b820d47fe120ac23382db72f6cbb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga2a5b820d47fe120ac23382db72f6cbb8">__set_FCSR</a>(val)&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gabba4da62b155cd22e3bd1a8ec402cf78">CSR_FCSR</a>, (val))</td></tr>
<tr class="memdesc:ga2a5b820d47fe120ac23382db72f6cbb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set FCSR CSR Register with val.  <a href="#ga2a5b820d47fe120ac23382db72f6cbb8">More...</a><br /></td></tr>
<tr class="separator:ga2a5b820d47fe120ac23382db72f6cbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6595ca9d101dda1feb9826d0905bd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#gaa6595ca9d101dda1feb9826d0905bd60">__get_FRM</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gaab22a5666b6fd37cde09583f0ca66133">CSR_FRM</a>)</td></tr>
<tr class="memdesc:gaa6595ca9d101dda1feb9826d0905bd60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get FRM CSR Register.  <a href="#gaa6595ca9d101dda1feb9826d0905bd60">More...</a><br /></td></tr>
<tr class="separator:gaa6595ca9d101dda1feb9826d0905bd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae42d30f7a65effccb13210406c69f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#gaae42d30f7a65effccb13210406c69f6a">__set_FRM</a>(val)&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gaab22a5666b6fd37cde09583f0ca66133">CSR_FRM</a>, (val))</td></tr>
<tr class="memdesc:gaae42d30f7a65effccb13210406c69f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set FRM CSR Register with val.  <a href="#gaae42d30f7a65effccb13210406c69f6a">More...</a><br /></td></tr>
<tr class="separator:gaae42d30f7a65effccb13210406c69f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa679e9260657efa33c5340841e8a6aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#gaa679e9260657efa33c5340841e8a6aff">__get_FFLAGS</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gaf25caf1486cedbc47afdd5afd81be307">CSR_FFLAGS</a>)</td></tr>
<tr class="memdesc:gaa679e9260657efa33c5340841e8a6aff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get FFLAGS CSR Register.  <a href="#gaa679e9260657efa33c5340841e8a6aff">More...</a><br /></td></tr>
<tr class="separator:gaa679e9260657efa33c5340841e8a6aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c875e72325d398dc16301eec09eec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga5c875e72325d398dc16301eec09eec0d">__set_FFLAGS</a>(val)&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gaf25caf1486cedbc47afdd5afd81be307">CSR_FFLAGS</a>, (val))</td></tr>
<tr class="memdesc:ga5c875e72325d398dc16301eec09eec0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set FFLAGS CSR Register with val.  <a href="#ga5c875e72325d398dc16301eec09eec0d">More...</a><br /></td></tr>
<tr class="separator:ga5c875e72325d398dc16301eec09eec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56907288398563598c7ed6c203bde07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga56907288398563598c7ed6c203bde07c">__enable_FPU</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="el" href="group__NMSIS__Core__CSR__Encoding.html#gab7b9c10a700f7570d44c49f369b6fcce">MSTATUS_FS</a>)</td></tr>
<tr class="memdesc:ga56907288398563598c7ed6c203bde07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FPU Unit.  <a href="#ga56907288398563598c7ed6c203bde07c">More...</a><br /></td></tr>
<tr class="separator:ga56907288398563598c7ed6c203bde07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb1d30a444036111b1e83853315e11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga3cb1d30a444036111b1e83853315e11a">__disable_FPU</a>()&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="el" href="group__NMSIS__Core__CSR__Encoding.html#gab7b9c10a700f7570d44c49f369b6fcce">MSTATUS_FS</a>)</td></tr>
<tr class="memdesc:ga3cb1d30a444036111b1e83853315e11a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FPU Unit.  <a href="#ga3cb1d30a444036111b1e83853315e11a">More...</a><br /></td></tr>
<tr class="separator:ga3cb1d30a444036111b1e83853315e11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7714c5b13faee62cd17c11b33099bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#gada7714c5b13faee62cd17c11b33099bc">__RV_FLW</a>(freg,  addr,  ofs)</td></tr>
<tr class="memdesc:gada7714c5b13faee62cd17c11b33099bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load a single-precision value from memory into float point register freg using flw instruction.  <a href="#gada7714c5b13faee62cd17c11b33099bc">More...</a><br /></td></tr>
<tr class="separator:gada7714c5b13faee62cd17c11b33099bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8589da14b8ba3b8370752efc3e71f060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga8589da14b8ba3b8370752efc3e71f060">__RV_FSW</a>(freg,  addr,  ofs)</td></tr>
<tr class="memdesc:ga8589da14b8ba3b8370752efc3e71f060"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store a single-precision value from float point freg into memory using fsw instruction.  <a href="#ga8589da14b8ba3b8370752efc3e71f060">More...</a><br /></td></tr>
<tr class="separator:ga8589da14b8ba3b8370752efc3e71f060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c739198e28d81dc036a4ceafeaaa14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#gad4c739198e28d81dc036a4ceafeaaa14">__RV_FLD</a>(freg,  addr,  ofs)</td></tr>
<tr class="memdesc:gad4c739198e28d81dc036a4ceafeaaa14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load a double-precision value from memory into float point register freg using fld instruction.  <a href="#gad4c739198e28d81dc036a4ceafeaaa14">More...</a><br /></td></tr>
<tr class="separator:gad4c739198e28d81dc036a4ceafeaaa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabdf0d10c9c364361d498887d2a31ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#gacabdf0d10c9c364361d498887d2a31ee">__RV_FSD</a>(freg,  addr,  ofs)</td></tr>
<tr class="memdesc:gacabdf0d10c9c364361d498887d2a31ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store a double-precision value from float point freg into memory using fsd instruction.  <a href="#gacabdf0d10c9c364361d498887d2a31ee">More...</a><br /></td></tr>
<tr class="separator:gacabdf0d10c9c364361d498887d2a31ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7284e0420eb63c1858739f326695c3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga7284e0420eb63c1858739f326695c3d7">__RV_FLOAD</a>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__FPU__Functions.html#gad4c739198e28d81dc036a4ceafeaaa14">__RV_FLD</a></td></tr>
<tr class="memdesc:ga7284e0420eb63c1858739f326695c3d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load a float point value from memory into float point register freg using flw/fld instruction.  <a href="#ga7284e0420eb63c1858739f326695c3d7">More...</a><br /></td></tr>
<tr class="separator:ga7284e0420eb63c1858739f326695c3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeca0b04cdcb27f77b10f2ece682e4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#gafeca0b04cdcb27f77b10f2ece682e4a3">__RV_FSTORE</a>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__FPU__Functions.html#gacabdf0d10c9c364361d498887d2a31ee">__RV_FSD</a></td></tr>
<tr class="memdesc:gafeca0b04cdcb27f77b10f2ece682e4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store a float value from float point freg into memory using fsw/fsd instruction.  <a href="#gafeca0b04cdcb27f77b10f2ece682e4a3">More...</a><br /></td></tr>
<tr class="separator:gafeca0b04cdcb27f77b10f2ece682e4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c57d7bc6ecc4dcb457283e84636cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga84c57d7bc6ecc4dcb457283e84636cb0">SAVE_FPU_CONTEXT</a>()</td></tr>
<tr class="memdesc:ga84c57d7bc6ecc4dcb457283e84636cb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Save FPU context into variables for interrupt nesting.  <a href="#ga84c57d7bc6ecc4dcb457283e84636cb0">More...</a><br /></td></tr>
<tr class="separator:ga84c57d7bc6ecc4dcb457283e84636cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a78b83eedadc42478e23a10aa8ebc07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga9a78b83eedadc42478e23a10aa8ebc07">RESTORE_FPU_CONTEXT</a>()</td></tr>
<tr class="memdesc:ga9a78b83eedadc42478e23a10aa8ebc07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restore necessary fpu registers from variables for interrupt nesting.  <a href="#ga9a78b83eedadc42478e23a10aa8ebc07">More...</a><br /></td></tr>
<tr class="separator:ga9a78b83eedadc42478e23a10aa8ebc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga2e1e58dd537699f8674a335d64c8705a"><td class="memItemLeft" align="right" valign="top">typedef uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga2e1e58dd537699f8674a335d64c8705a">rv_fpu_t</a></td></tr>
<tr class="memdesc:ga2e1e58dd537699f8674a335d64c8705a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of FPU register, depends on the FLEN defined in RISC-V.  <a href="#ga2e1e58dd537699f8674a335d64c8705a">More...</a><br /></td></tr>
<tr class="separator:ga2e1e58dd537699f8674a335d64c8705a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that related to the RISC-V FPU (F and D extension). </p>
<p>Nuclei provided floating point unit by RISC-V F and D extension.</p><ul>
<li><code>F extension</code> adds single-precision floating-point computational instructions compliant with the IEEE 754-2008 arithmetic standard, __RISCV_FLEN = 32. The F extension adds 32 floating-point registers, f0-f31, each 32 bits wide, and a floating-point control and status register fcsr, which contains the operating mode and exception status of the floating-point unit.</li>
<li><code>D extension</code> adds double-precision floating-point computational instructions compliant with the IEEE 754-2008 arithmetic standard. The D extension widens the 32 floating-point registers, f0-f31, to 64 bits, __RISCV_FLEN = 64 </li>
</ul>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga3cb1d30a444036111b1e83853315e11a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cb1d30a444036111b1e83853315e11a">&#9670;&nbsp;</a></span>__disable_FPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __disable_FPU</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="el" href="group__NMSIS__Core__CSR__Encoding.html#gab7b9c10a700f7570d44c49f369b6fcce">MSTATUS_FS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable FPU Unit. </p>
<ul>
<li>We can save power by disable FPU Unit.</li>
<li>When FPU Unit is disabled, any access to FPU related CSR registers and FPU instructions will cause illegal Instuction Exception. </li>
</ul>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00086">86</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="ga56907288398563598c7ed6c203bde07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56907288398563598c7ed6c203bde07c">&#9670;&nbsp;</a></span>__enable_FPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __enable_FPU</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="el" href="group__NMSIS__Core__CSR__Encoding.html#gab7b9c10a700f7570d44c49f369b6fcce">MSTATUS_FS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FPU Unit. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00078">78</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="ga8cc990586c8cd66746a89ea04a952306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cc990586c8cd66746a89ea04a952306">&#9670;&nbsp;</a></span>__get_FCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __get_FCSR</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gabba4da62b155cd22e3bd1a8ec402cf78">CSR_FCSR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get FCSR CSR Register. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00065">65</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="gaa679e9260657efa33c5340841e8a6aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa679e9260657efa33c5340841e8a6aff">&#9670;&nbsp;</a></span>__get_FFLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __get_FFLAGS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gaf25caf1486cedbc47afdd5afd81be307">CSR_FFLAGS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get FFLAGS CSR Register. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00073">73</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="gaa6595ca9d101dda1feb9826d0905bd60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6595ca9d101dda1feb9826d0905bd60">&#9670;&nbsp;</a></span>__get_FRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __get_FRM</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gaab22a5666b6fd37cde09583f0ca66133">CSR_FRM</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get FRM CSR Register. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00069">69</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="gafa83f561b446add5c453e0feb255d2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa83f561b446add5c453e0feb255d2e6">&#9670;&nbsp;</a></span>__RISCV_FLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RISCV_FLEN&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00059">59</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="gad4c739198e28d81dc036a4ceafeaaa14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4c739198e28d81dc036a4ceafeaaa14">&#9670;&nbsp;</a></span>__RV_FLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_FLD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">freg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ofs&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load a double-precision value from memory into float point register freg using fld instruction. </p>
<p>The FLD instruction loads a double-precision floating point value from memory address (addr + ofs) into floating point register freg(f0-f31) </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">freg</td><td>The floating point register, eg. <a class="el" href="group__NMSIS__Core__CSR__Encoding.html#gab630278e8a24dd620cb6a512b51bc45f" title="Floating Point Register f0-f31, eg. ">FREG(0)</a>, f0 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>The memory base address, 8 byte aligned required </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ofs</td><td>a 12-bit immediate signed byte offset value, should be an const value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section attention"><dt>Attention</dt><dd><ul>
<li>Function only available for double precision floating point unit, FLEN = 64 </li>
</ul>
</dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>FLD and FSD operations need to make sure the address is 8 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)</li>
<li>FLD and FSD do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved. </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00147">147</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="ga7284e0420eb63c1858739f326695c3d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7284e0420eb63c1858739f326695c3d7">&#9670;&nbsp;</a></span>__RV_FLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_FLOAD&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__FPU__Functions.html#gad4c739198e28d81dc036a4ceafeaaa14">__RV_FLD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load a float point value from memory into float point register freg using flw/fld instruction. </p>
<ul>
<li>For Single-Precison Floating-Point Mode(__FPU_PRESENT == 1, __RISCV_FLEN == 32): It will call <a class="el" href="group__NMSIS__Core__FPU__Functions.html#gada7714c5b13faee62cd17c11b33099bc">__RV_FLW</a> to load a single-precision floating point value from memory to floating point register</li>
<li>For Double-Precison Floating-Point Mode(__FPU_PRESENT == 2, __RISCV_FLEN == 64): It will call <a class="el" href="group__NMSIS__Core__FPU__Functions.html#gad4c739198e28d81dc036a4ceafeaaa14">__RV_FLD</a> to load a double-precision floating point value from memory to floating point register</li>
</ul>
<dl class="section attention"><dt>Attention</dt><dd>Function behaviour is different for __FPU_PRESENT = 1 or 2, please see the real function this macro represent </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00208">208</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="gada7714c5b13faee62cd17c11b33099bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada7714c5b13faee62cd17c11b33099bc">&#9670;&nbsp;</a></span>__RV_FLW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_FLW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">freg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ofs&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load a single-precision value from memory into float point register freg using flw instruction. </p>
<p>The FLW instruction loads a single-precision floating point value from memory address (addr + ofs) into floating point register freg(f0-f31) </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">freg</td><td>The floating point register, eg. <a class="el" href="group__NMSIS__Core__CSR__Encoding.html#gab630278e8a24dd620cb6a512b51bc45f" title="Floating Point Register f0-f31, eg. ">FREG(0)</a>, f0 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>The memory base address, 4 byte aligned required </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ofs</td><td>a 12-bit immediate signed byte offset value, should be an const value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>FLW and FSW operations need to make sure the address is 4 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)</li>
<li>FLW and FSW do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00103">103</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="gacabdf0d10c9c364361d498887d2a31ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacabdf0d10c9c364361d498887d2a31ee">&#9670;&nbsp;</a></span>__RV_FSD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_FSD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">freg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ofs&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Store a double-precision value from float point freg into memory using fsd instruction. </p>
<p>The FSD instruction stores double-precision value from floating point register to memory </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">freg</td><td>The floating point register(f0-f31), eg. <a class="el" href="group__NMSIS__Core__CSR__Encoding.html#gab630278e8a24dd620cb6a512b51bc45f" title="Floating Point Register f0-f31, eg. ">FREG(0)</a>, f0 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>The memory base address, 8 byte aligned required </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ofs</td><td>a 12-bit immediate signed byte offset value, should be an const value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section attention"><dt>Attention</dt><dd><ul>
<li>Function only available for double precision floating point unit, FLEN = 64 </li>
</ul>
</dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>FLD and FSD operations need to make sure the address is 8 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)</li>
<li>FLD and FSD do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved. </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00170">170</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="gafeca0b04cdcb27f77b10f2ece682e4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeca0b04cdcb27f77b10f2ece682e4a3">&#9670;&nbsp;</a></span>__RV_FSTORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_FSTORE&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__FPU__Functions.html#gacabdf0d10c9c364361d498887d2a31ee">__RV_FSD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Store a float value from float point freg into memory using fsw/fsd instruction. </p>
<ul>
<li>For Single-Precison Floating-Point Mode(__FPU_PRESENT == 1, __RISCV_FLEN == 32): It will call <a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga8589da14b8ba3b8370752efc3e71f060">__RV_FSW</a> to store floating point register into memory</li>
<li>For Double-Precison Floating-Point Mode(__FPU_PRESENT == 2, __RISCV_FLEN == 64): It will call <a class="el" href="group__NMSIS__Core__FPU__Functions.html#gacabdf0d10c9c364361d498887d2a31ee">__RV_FSD</a> to store floating point register into memory</li>
</ul>
<dl class="section attention"><dt>Attention</dt><dd>Function behaviour is different for __FPU_PRESENT = 1 or 2, please see the real function this macro represent </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00209">209</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="ga8589da14b8ba3b8370752efc3e71f060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8589da14b8ba3b8370752efc3e71f060">&#9670;&nbsp;</a></span>__RV_FSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_FSW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">freg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ofs&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Store a single-precision value from float point freg into memory using fsw instruction. </p>
<p>The FSW instruction stores a single-precision value from floating point register to memory </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">freg</td><td>The floating point register(f0-f31), eg. <a class="el" href="group__NMSIS__Core__CSR__Encoding.html#gab630278e8a24dd620cb6a512b51bc45f" title="Floating Point Register f0-f31, eg. ">FREG(0)</a>, f0 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>The memory base address, 4 byte aligned required </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ofs</td><td>a 12-bit immediate signed byte offset value, should be an const value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>FLW and FSW operations need to make sure the address is 4 bytes aligned, otherwise it will cause exception code 4(Load address misaligned) or 6 (Store/AMO address misaligned)</li>
<li>FLW and FSW do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00124">124</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="ga2a5b820d47fe120ac23382db72f6cbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a5b820d47fe120ac23382db72f6cbb8">&#9670;&nbsp;</a></span>__set_FCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __set_FCSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gabba4da62b155cd22e3bd1a8ec402cf78">CSR_FCSR</a>, (val))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set FCSR CSR Register with val. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00067">67</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="ga5c875e72325d398dc16301eec09eec0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c875e72325d398dc16301eec09eec0d">&#9670;&nbsp;</a></span>__set_FFLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __set_FFLAGS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gaf25caf1486cedbc47afdd5afd81be307">CSR_FFLAGS</a>, (val))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set FFLAGS CSR Register with val. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00075">75</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="gaae42d30f7a65effccb13210406c69f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae42d30f7a65effccb13210406c69f6a">&#9670;&nbsp;</a></span>__set_FRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __set_FRM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="el" href="group__NMSIS__Core__CSR__Registers.html#gaab22a5666b6fd37cde09583f0ca66133">CSR_FRM</a>, (val))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set FRM CSR Register with val. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00071">71</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="ga9a78b83eedadc42478e23a10aa8ebc07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a78b83eedadc42478e23a10aa8ebc07">&#9670;&nbsp;</a></span>RESTORE_FPU_CONTEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RESTORE_FPU_CONTEXT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Restore necessary fpu registers from variables for interrupt nesting. </p>
<p>This macro is used restore necessary fpu registers from pre-defined variables in <a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga84c57d7bc6ecc4dcb457283e84636cb0">SAVE_FPU_CONTEXT</a> macro. </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>It need to be used together with <a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga84c57d7bc6ecc4dcb457283e84636cb0">SAVE_FPU_CONTEXT</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00274">274</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<a id="ga84c57d7bc6ecc4dcb457283e84636cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84c57d7bc6ecc4dcb457283e84636cb0">&#9670;&nbsp;</a></span>SAVE_FPU_CONTEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SAVE_FPU_CONTEXT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Save FPU context into variables for interrupt nesting. </p>
<p>This macro is used to declare variables which are used for saving FPU context, and it will store the nessary fpu registers into these variables, it need to be used in a interrupt when in this interrupt fpu registers are used. </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>It need to be used together with <a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga9a78b83eedadc42478e23a10aa8ebc07">RESTORE_FPU_CONTEXT</a></li>
<li>Don't use variable names __fpu_context in your ISR code</li>
<li>If you isr code will use fpu registers, and this interrupt is nested. Then you can do it like this: <div class="fragment"><div class="line"><span class="keywordtype">void</span> eclic_mtip_handler(<span class="keywordtype">void</span>)</div><div class="line">{</div><div class="line">    <span class="comment">// !!!Interrupt is enabled here!!!</span></div><div class="line">    <span class="comment">// !!!Higher priority interrupt could nest it!!!</span></div><div class="line"></div><div class="line">    <span class="comment">// Necessary only when you need to use fpu registers</span></div><div class="line">    <span class="comment">// in this isr handler functions</span></div><div class="line">    <a class="code" href="group__NMSIS__Core__FPU__Functions.html#ga84c57d7bc6ecc4dcb457283e84636cb0">SAVE_FPU_CONTEXT</a>();</div><div class="line"></div><div class="line">    <span class="comment">// put you own interrupt handling code here</span></div><div class="line"></div><div class="line">    <span class="comment">// pair of SAVE_FPU_CONTEXT()</span></div><div class="line">    <a class="code" href="group__NMSIS__Core__FPU__Functions.html#ga9a78b83eedadc42478e23a10aa8ebc07">RESTORE_FPU_CONTEXT</a>();</div><div class="line">}</div></div><!-- fragment --> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00243">243</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga2e1e58dd537699f8674a335d64c8705a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e1e58dd537699f8674a335d64c8705a">&#9670;&nbsp;</a></span>rv_fpu_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="group__NMSIS__Core__FPU__Functions.html#ga2e1e58dd537699f8674a335d64c8705a">rv_fpu_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type of FPU register, depends on the FLEN defined in RISC-V. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__fpu_8h_source.html#l00211">211</a> of file <a class="el" href="core__feature__fpu_8h_source.html">core_feature_fpu.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 9 2021 11:01:23 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
