
Practica1_Periferics.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014f4  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080016a0  080016a0  000116a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080016d8  080016d8  000116d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080016dc  080016dc  000116dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  080016e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          00000064  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000078  20000078  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   000073d7  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001468  00000000  00000000  0002741b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a00  00000000  00000000  00028888  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000928  00000000  00000000  00029288  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000035b2  00000000  00000000  00029bb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000032c7  00000000  00000000  0002d162  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00030429  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002aa0  00000000  00000000  000304a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00032f48  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000014 	.word	0x20000014
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001688 	.word	0x08001688

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000018 	.word	0x20000018
 80001e8:	08001688 	.word	0x08001688

080001ec <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b085      	sub	sp, #20
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001f4:	2300      	movs	r3, #0
 80001f6:	73fb      	strb	r3, [r7, #15]
 80001f8:	2300      	movs	r3, #0
 80001fa:	73bb      	strb	r3, [r7, #14]
 80001fc:	230f      	movs	r3, #15
 80001fe:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	78db      	ldrb	r3, [r3, #3]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d039      	beq.n	800027c <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000208:	4b27      	ldr	r3, [pc, #156]	; (80002a8 <NVIC_Init+0xbc>)
 800020a:	68db      	ldr	r3, [r3, #12]
 800020c:	43db      	mvns	r3, r3
 800020e:	0a1b      	lsrs	r3, r3, #8
 8000210:	b2db      	uxtb	r3, r3
 8000212:	f003 0307 	and.w	r3, r3, #7
 8000216:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000218:	7bfb      	ldrb	r3, [r7, #15]
 800021a:	f1c3 0304 	rsb	r3, r3, #4
 800021e:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000220:	7b7a      	ldrb	r2, [r7, #13]
 8000222:	7bfb      	ldrb	r3, [r7, #15]
 8000224:	fa42 f303 	asr.w	r3, r2, r3
 8000228:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	785b      	ldrb	r3, [r3, #1]
 800022e:	461a      	mov	r2, r3
 8000230:	7bbb      	ldrb	r3, [r7, #14]
 8000232:	fa02 f303 	lsl.w	r3, r2, r3
 8000236:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	789a      	ldrb	r2, [r3, #2]
 800023c:	7b7b      	ldrb	r3, [r7, #13]
 800023e:	4013      	ands	r3, r2
 8000240:	b2da      	uxtb	r2, r3
 8000242:	7bfb      	ldrb	r3, [r7, #15]
 8000244:	4313      	orrs	r3, r2
 8000246:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000248:	7bfb      	ldrb	r3, [r7, #15]
 800024a:	011b      	lsls	r3, r3, #4
 800024c:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800024e:	4a17      	ldr	r2, [pc, #92]	; (80002ac <NVIC_Init+0xc0>)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	4413      	add	r3, r2
 8000256:	7bfa      	ldrb	r2, [r7, #15]
 8000258:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800025c:	4a13      	ldr	r2, [pc, #76]	; (80002ac <NVIC_Init+0xc0>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	095b      	lsrs	r3, r3, #5
 8000264:	b2db      	uxtb	r3, r3
 8000266:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	f003 031f 	and.w	r3, r3, #31
 8000270:	2101      	movs	r1, #1
 8000272:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000276:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800027a:	e00f      	b.n	800029c <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800027c:	490b      	ldr	r1, [pc, #44]	; (80002ac <NVIC_Init+0xc0>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	781b      	ldrb	r3, [r3, #0]
 8000282:	095b      	lsrs	r3, r3, #5
 8000284:	b2db      	uxtb	r3, r3
 8000286:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	f003 031f 	and.w	r3, r3, #31
 8000290:	2201      	movs	r2, #1
 8000292:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000294:	f100 0320 	add.w	r3, r0, #32
 8000298:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800029c:	bf00      	nop
 800029e:	3714      	adds	r7, #20
 80002a0:	46bd      	mov	sp, r7
 80002a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a6:	4770      	bx	lr
 80002a8:	e000ed00 	.word	0xe000ed00
 80002ac:	e000e100 	.word	0xe000e100

080002b0 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
 80002b8:	460b      	mov	r3, r1
 80002ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80002bc:	78fb      	ldrb	r3, [r7, #3]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d006      	beq.n	80002d0 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	f043 0201 	orr.w	r2, r3, #1
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80002ce:	e005      	b.n	80002dc <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	f023 0201 	bic.w	r2, r3, #1
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	601a      	str	r2, [r3, #0]
}
 80002dc:	bf00      	nop
 80002de:	370c      	adds	r7, #12
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr

080002e8 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b087      	sub	sp, #28
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80002f2:	2300      	movs	r3, #0
 80002f4:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80002f6:	2300      	movs	r3, #0
 80002f8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	4a15      	ldr	r2, [pc, #84]	; (8000354 <DMA_GetFlagStatus+0x6c>)
 80002fe:	4293      	cmp	r3, r2
 8000300:	d802      	bhi.n	8000308 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000302:	4b15      	ldr	r3, [pc, #84]	; (8000358 <DMA_GetFlagStatus+0x70>)
 8000304:	613b      	str	r3, [r7, #16]
 8000306:	e001      	b.n	800030c <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000308:	4b14      	ldr	r3, [pc, #80]	; (800035c <DMA_GetFlagStatus+0x74>)
 800030a:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800030c:	683b      	ldr	r3, [r7, #0]
 800030e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000312:	2b00      	cmp	r3, #0
 8000314:	d003      	beq.n	800031e <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000316:	693b      	ldr	r3, [r7, #16]
 8000318:	685b      	ldr	r3, [r3, #4]
 800031a:	60fb      	str	r3, [r7, #12]
 800031c:	e002      	b.n	8000324 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800031e:	693b      	ldr	r3, [r7, #16]
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800032a:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800032e:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000330:	68fa      	ldr	r2, [r7, #12]
 8000332:	683b      	ldr	r3, [r7, #0]
 8000334:	4013      	ands	r3, r2
 8000336:	2b00      	cmp	r3, #0
 8000338:	d002      	beq.n	8000340 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800033a:	2301      	movs	r3, #1
 800033c:	75fb      	strb	r3, [r7, #23]
 800033e:	e001      	b.n	8000344 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000340:	2300      	movs	r3, #0
 8000342:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000344:	7dfb      	ldrb	r3, [r7, #23]
}
 8000346:	4618      	mov	r0, r3
 8000348:	371c      	adds	r7, #28
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr
 8000352:	bf00      	nop
 8000354:	4002640f 	.word	0x4002640f
 8000358:	40026000 	.word	0x40026000
 800035c:	40026400 	.word	0x40026400

08000360 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000360:	b480      	push	{r7}
 8000362:	b085      	sub	sp, #20
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
 8000368:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4a10      	ldr	r2, [pc, #64]	; (80003b0 <DMA_ClearFlag+0x50>)
 800036e:	4293      	cmp	r3, r2
 8000370:	d802      	bhi.n	8000378 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000372:	4b10      	ldr	r3, [pc, #64]	; (80003b4 <DMA_ClearFlag+0x54>)
 8000374:	60fb      	str	r3, [r7, #12]
 8000376:	e001      	b.n	800037c <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000378:	4b0f      	ldr	r3, [pc, #60]	; (80003b8 <DMA_ClearFlag+0x58>)
 800037a:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800037c:	683b      	ldr	r3, [r7, #0]
 800037e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000382:	2b00      	cmp	r3, #0
 8000384:	d007      	beq.n	8000396 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000386:	683b      	ldr	r3, [r7, #0]
 8000388:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800038c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000390:	68fa      	ldr	r2, [r7, #12]
 8000392:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000394:	e006      	b.n	80003a4 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000396:	683b      	ldr	r3, [r7, #0]
 8000398:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800039c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003a0:	68fa      	ldr	r2, [r7, #12]
 80003a2:	6093      	str	r3, [r2, #8]
}
 80003a4:	bf00      	nop
 80003a6:	3714      	adds	r7, #20
 80003a8:	46bd      	mov	sp, r7
 80003aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ae:	4770      	bx	lr
 80003b0:	4002640f 	.word	0x4002640f
 80003b4:	40026000 	.word	0x40026000
 80003b8:	40026400 	.word	0x40026400

080003bc <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 80003bc:	b480      	push	{r7}
 80003be:	b085      	sub	sp, #20
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80003c4:	2300      	movs	r3, #0
 80003c6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 80003c8:	4b34      	ldr	r3, [pc, #208]	; (800049c <EXTI_Init+0xe0>)
 80003ca:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	799b      	ldrb	r3, [r3, #6]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d04f      	beq.n	8000474 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80003d4:	4931      	ldr	r1, [pc, #196]	; (800049c <EXTI_Init+0xe0>)
 80003d6:	4b31      	ldr	r3, [pc, #196]	; (800049c <EXTI_Init+0xe0>)
 80003d8:	681a      	ldr	r2, [r3, #0]
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	43db      	mvns	r3, r3
 80003e0:	4013      	ands	r3, r2
 80003e2:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80003e4:	492d      	ldr	r1, [pc, #180]	; (800049c <EXTI_Init+0xe0>)
 80003e6:	4b2d      	ldr	r3, [pc, #180]	; (800049c <EXTI_Init+0xe0>)
 80003e8:	685a      	ldr	r2, [r3, #4]
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	43db      	mvns	r3, r3
 80003f0:	4013      	ands	r3, r2
 80003f2:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	791b      	ldrb	r3, [r3, #4]
 80003f8:	461a      	mov	r2, r3
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	4413      	add	r3, r2
 80003fe:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000400:	68fb      	ldr	r3, [r7, #12]
 8000402:	68fa      	ldr	r2, [r7, #12]
 8000404:	6811      	ldr	r1, [r2, #0]
 8000406:	687a      	ldr	r2, [r7, #4]
 8000408:	6812      	ldr	r2, [r2, #0]
 800040a:	430a      	orrs	r2, r1
 800040c:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800040e:	4923      	ldr	r1, [pc, #140]	; (800049c <EXTI_Init+0xe0>)
 8000410:	4b22      	ldr	r3, [pc, #136]	; (800049c <EXTI_Init+0xe0>)
 8000412:	689a      	ldr	r2, [r3, #8]
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	43db      	mvns	r3, r3
 800041a:	4013      	ands	r3, r2
 800041c:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800041e:	491f      	ldr	r1, [pc, #124]	; (800049c <EXTI_Init+0xe0>)
 8000420:	4b1e      	ldr	r3, [pc, #120]	; (800049c <EXTI_Init+0xe0>)
 8000422:	68da      	ldr	r2, [r3, #12]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	43db      	mvns	r3, r3
 800042a:	4013      	ands	r3, r2
 800042c:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	795b      	ldrb	r3, [r3, #5]
 8000432:	2b10      	cmp	r3, #16
 8000434:	d10e      	bne.n	8000454 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000436:	4919      	ldr	r1, [pc, #100]	; (800049c <EXTI_Init+0xe0>)
 8000438:	4b18      	ldr	r3, [pc, #96]	; (800049c <EXTI_Init+0xe0>)
 800043a:	689a      	ldr	r2, [r3, #8]
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4313      	orrs	r3, r2
 8000442:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000444:	4915      	ldr	r1, [pc, #84]	; (800049c <EXTI_Init+0xe0>)
 8000446:	4b15      	ldr	r3, [pc, #84]	; (800049c <EXTI_Init+0xe0>)
 8000448:	68da      	ldr	r2, [r3, #12]
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	4313      	orrs	r3, r2
 8000450:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000452:	e01d      	b.n	8000490 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000454:	4b11      	ldr	r3, [pc, #68]	; (800049c <EXTI_Init+0xe0>)
 8000456:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	795b      	ldrb	r3, [r3, #5]
 800045c:	461a      	mov	r2, r3
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	4413      	add	r3, r2
 8000462:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	68fa      	ldr	r2, [r7, #12]
 8000468:	6811      	ldr	r1, [r2, #0]
 800046a:	687a      	ldr	r2, [r7, #4]
 800046c:	6812      	ldr	r2, [r2, #0]
 800046e:	430a      	orrs	r2, r1
 8000470:	601a      	str	r2, [r3, #0]
}
 8000472:	e00d      	b.n	8000490 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	791b      	ldrb	r3, [r3, #4]
 8000478:	461a      	mov	r2, r3
 800047a:	68fb      	ldr	r3, [r7, #12]
 800047c:	4413      	add	r3, r2
 800047e:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	68fa      	ldr	r2, [r7, #12]
 8000484:	6811      	ldr	r1, [r2, #0]
 8000486:	687a      	ldr	r2, [r7, #4]
 8000488:	6812      	ldr	r2, [r2, #0]
 800048a:	43d2      	mvns	r2, r2
 800048c:	400a      	ands	r2, r1
 800048e:	601a      	str	r2, [r3, #0]
}
 8000490:	bf00      	nop
 8000492:	3714      	adds	r7, #20
 8000494:	46bd      	mov	sp, r7
 8000496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049a:	4770      	bx	lr
 800049c:	40013c00 	.word	0x40013c00

080004a0 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b085      	sub	sp, #20
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80004a8:	2300      	movs	r3, #0
 80004aa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 80004ac:	4b08      	ldr	r3, [pc, #32]	; (80004d0 <EXTI_GetITStatus+0x30>)
 80004ae:	695a      	ldr	r2, [r3, #20]
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	4013      	ands	r3, r2
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d002      	beq.n	80004be <EXTI_GetITStatus+0x1e>
  {
    bitstatus = SET;
 80004b8:	2301      	movs	r3, #1
 80004ba:	73fb      	strb	r3, [r7, #15]
 80004bc:	e001      	b.n	80004c2 <EXTI_GetITStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 80004be:	2300      	movs	r3, #0
 80004c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80004c2:	7bfb      	ldrb	r3, [r7, #15]
  
}
 80004c4:	4618      	mov	r0, r3
 80004c6:	3714      	adds	r7, #20
 80004c8:	46bd      	mov	sp, r7
 80004ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ce:	4770      	bx	lr
 80004d0:	40013c00 	.word	0x40013c00

080004d4 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b083      	sub	sp, #12
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80004dc:	4a04      	ldr	r2, [pc, #16]	; (80004f0 <EXTI_ClearITPendingBit+0x1c>)
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	6153      	str	r3, [r2, #20]
}
 80004e2:	bf00      	nop
 80004e4:	370c      	adds	r7, #12
 80004e6:	46bd      	mov	sp, r7
 80004e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	40013c00 	.word	0x40013c00

080004f4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b087      	sub	sp, #28
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
 80004fc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80004fe:	2300      	movs	r3, #0
 8000500:	617b      	str	r3, [r7, #20]
 8000502:	2300      	movs	r3, #0
 8000504:	613b      	str	r3, [r7, #16]
 8000506:	2300      	movs	r3, #0
 8000508:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800050a:	2300      	movs	r3, #0
 800050c:	617b      	str	r3, [r7, #20]
 800050e:	e076      	b.n	80005fe <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000510:	2201      	movs	r2, #1
 8000512:	697b      	ldr	r3, [r7, #20]
 8000514:	fa02 f303 	lsl.w	r3, r2, r3
 8000518:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	681a      	ldr	r2, [r3, #0]
 800051e:	693b      	ldr	r3, [r7, #16]
 8000520:	4013      	ands	r3, r2
 8000522:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000524:	68fa      	ldr	r2, [r7, #12]
 8000526:	693b      	ldr	r3, [r7, #16]
 8000528:	429a      	cmp	r2, r3
 800052a:	d165      	bne.n	80005f8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	697b      	ldr	r3, [r7, #20]
 8000532:	005b      	lsls	r3, r3, #1
 8000534:	2103      	movs	r1, #3
 8000536:	fa01 f303 	lsl.w	r3, r1, r3
 800053a:	43db      	mvns	r3, r3
 800053c:	401a      	ands	r2, r3
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681a      	ldr	r2, [r3, #0]
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	791b      	ldrb	r3, [r3, #4]
 800054a:	4619      	mov	r1, r3
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	fa01 f303 	lsl.w	r3, r1, r3
 8000554:	431a      	orrs	r2, r3
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	791b      	ldrb	r3, [r3, #4]
 800055e:	2b01      	cmp	r3, #1
 8000560:	d003      	beq.n	800056a <GPIO_Init+0x76>
 8000562:	683b      	ldr	r3, [r7, #0]
 8000564:	791b      	ldrb	r3, [r3, #4]
 8000566:	2b02      	cmp	r3, #2
 8000568:	d12e      	bne.n	80005c8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	689a      	ldr	r2, [r3, #8]
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	2103      	movs	r1, #3
 8000574:	fa01 f303 	lsl.w	r3, r1, r3
 8000578:	43db      	mvns	r3, r3
 800057a:	401a      	ands	r2, r3
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	689a      	ldr	r2, [r3, #8]
 8000584:	683b      	ldr	r3, [r7, #0]
 8000586:	795b      	ldrb	r3, [r3, #5]
 8000588:	4619      	mov	r1, r3
 800058a:	697b      	ldr	r3, [r7, #20]
 800058c:	005b      	lsls	r3, r3, #1
 800058e:	fa01 f303 	lsl.w	r3, r1, r3
 8000592:	431a      	orrs	r2, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	685a      	ldr	r2, [r3, #4]
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	b29b      	uxth	r3, r3
 80005a0:	4619      	mov	r1, r3
 80005a2:	2301      	movs	r3, #1
 80005a4:	408b      	lsls	r3, r1
 80005a6:	43db      	mvns	r3, r3
 80005a8:	401a      	ands	r2, r3
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	685b      	ldr	r3, [r3, #4]
 80005b2:	683a      	ldr	r2, [r7, #0]
 80005b4:	7992      	ldrb	r2, [r2, #6]
 80005b6:	4611      	mov	r1, r2
 80005b8:	697a      	ldr	r2, [r7, #20]
 80005ba:	b292      	uxth	r2, r2
 80005bc:	fa01 f202 	lsl.w	r2, r1, r2
 80005c0:	b292      	uxth	r2, r2
 80005c2:	431a      	orrs	r2, r3
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	68da      	ldr	r2, [r3, #12]
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	b29b      	uxth	r3, r3
 80005d0:	005b      	lsls	r3, r3, #1
 80005d2:	2103      	movs	r1, #3
 80005d4:	fa01 f303 	lsl.w	r3, r1, r3
 80005d8:	43db      	mvns	r3, r3
 80005da:	401a      	ands	r2, r3
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	68da      	ldr	r2, [r3, #12]
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	79db      	ldrb	r3, [r3, #7]
 80005e8:	4619      	mov	r1, r3
 80005ea:	697b      	ldr	r3, [r7, #20]
 80005ec:	005b      	lsls	r3, r3, #1
 80005ee:	fa01 f303 	lsl.w	r3, r1, r3
 80005f2:	431a      	orrs	r2, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	3301      	adds	r3, #1
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	2b0f      	cmp	r3, #15
 8000602:	d985      	bls.n	8000510 <GPIO_Init+0x1c>
    }
  }
}
 8000604:	bf00      	nop
 8000606:	371c      	adds	r7, #28
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr

08000610 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	460b      	mov	r3, r1
 800061a:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 800061c:	2300      	movs	r3, #0
 800061e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	691a      	ldr	r2, [r3, #16]
 8000624:	887b      	ldrh	r3, [r7, #2]
 8000626:	4013      	ands	r3, r2
 8000628:	2b00      	cmp	r3, #0
 800062a:	d002      	beq.n	8000632 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 800062c:	2301      	movs	r3, #1
 800062e:	73fb      	strb	r3, [r7, #15]
 8000630:	e001      	b.n	8000636 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000632:	2300      	movs	r3, #0
 8000634:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000636:	7bfb      	ldrb	r3, [r7, #15]
}
 8000638:	4618      	mov	r0, r3
 800063a:	3714      	adds	r7, #20
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr

08000644 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	460b      	mov	r3, r1
 800064e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000650:	78fb      	ldrb	r3, [r7, #3]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d008      	beq.n	8000668 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	881b      	ldrh	r3, [r3, #0]
 800065a:	b29b      	uxth	r3, r3
 800065c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000660:	b29a      	uxth	r2, r3
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
  }
}
 8000666:	e007      	b.n	8000678 <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	881b      	ldrh	r3, [r3, #0]
 800066c:	b29b      	uxth	r3, r3
 800066e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000672:	b29a      	uxth	r2, r3
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	801a      	strh	r2, [r3, #0]
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr

08000684 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8000684:	b480      	push	{r7}
 8000686:	b087      	sub	sp, #28
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800068e:	2300      	movs	r3, #0
 8000690:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8000692:	2300      	movs	r3, #0
 8000694:	613b      	str	r3, [r7, #16]
 8000696:	2300      	movs	r3, #0
 8000698:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	0f1b      	lsrs	r3, r3, #28
 80006a2:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80006aa:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 80006ac:	693b      	ldr	r3, [r7, #16]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d003      	beq.n	80006ba <I2C_GetFlagStatus+0x36>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	3314      	adds	r3, #20
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	e005      	b.n	80006c6 <I2C_GetFlagStatus+0x42>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	0c1b      	lsrs	r3, r3, #16
 80006be:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	3318      	adds	r3, #24
 80006c4:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	683b      	ldr	r3, [r7, #0]
 80006cc:	4013      	ands	r3, r2
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d002      	beq.n	80006d8 <I2C_GetFlagStatus+0x54>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 80006d2:	2301      	movs	r3, #1
 80006d4:	75fb      	strb	r3, [r7, #23]
 80006d6:	e001      	b.n	80006dc <I2C_GetFlagStatus+0x58>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 80006d8:	2300      	movs	r3, #0
 80006da:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 80006dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80006de:	4618      	mov	r0, r3
 80006e0:	371c      	adds	r7, #28
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
	...

080006ec <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
 80006f4:	460b      	mov	r3, r1
 80006f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006f8:	78fb      	ldrb	r3, [r7, #3]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d006      	beq.n	800070c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80006fe:	490a      	ldr	r1, [pc, #40]	; (8000728 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000700:	4b09      	ldr	r3, [pc, #36]	; (8000728 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000702:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	4313      	orrs	r3, r2
 8000708:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800070a:	e006      	b.n	800071a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800070c:	4906      	ldr	r1, [pc, #24]	; (8000728 <RCC_AHB1PeriphClockCmd+0x3c>)
 800070e:	4b06      	ldr	r3, [pc, #24]	; (8000728 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000710:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	43db      	mvns	r3, r3
 8000716:	4013      	ands	r3, r2
 8000718:	630b      	str	r3, [r1, #48]	; 0x30
}
 800071a:	bf00      	nop
 800071c:	370c      	adds	r7, #12
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800

0800072c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
 8000734:	460b      	mov	r3, r1
 8000736:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000738:	78fb      	ldrb	r3, [r7, #3]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d006      	beq.n	800074c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800073e:	490a      	ldr	r1, [pc, #40]	; (8000768 <RCC_APB1PeriphClockCmd+0x3c>)
 8000740:	4b09      	ldr	r3, [pc, #36]	; (8000768 <RCC_APB1PeriphClockCmd+0x3c>)
 8000742:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4313      	orrs	r3, r2
 8000748:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800074a:	e006      	b.n	800075a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800074c:	4906      	ldr	r1, [pc, #24]	; (8000768 <RCC_APB1PeriphClockCmd+0x3c>)
 800074e:	4b06      	ldr	r3, [pc, #24]	; (8000768 <RCC_APB1PeriphClockCmd+0x3c>)
 8000750:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	43db      	mvns	r3, r3
 8000756:	4013      	ands	r3, r2
 8000758:	640b      	str	r3, [r1, #64]	; 0x40
}
 800075a:	bf00      	nop
 800075c:	370c      	adds	r7, #12
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	40023800 	.word	0x40023800

0800076c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	460b      	mov	r3, r1
 8000776:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000778:	78fb      	ldrb	r3, [r7, #3]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d006      	beq.n	800078c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800077e:	490a      	ldr	r1, [pc, #40]	; (80007a8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000780:	4b09      	ldr	r3, [pc, #36]	; (80007a8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000782:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	4313      	orrs	r3, r2
 8000788:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800078a:	e006      	b.n	800079a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800078c:	4906      	ldr	r1, [pc, #24]	; (80007a8 <RCC_APB2PeriphClockCmd+0x3c>)
 800078e:	4b06      	ldr	r3, [pc, #24]	; (80007a8 <RCC_APB2PeriphClockCmd+0x3c>)
 8000790:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	43db      	mvns	r3, r3
 8000796:	4013      	ands	r3, r2
 8000798:	644b      	str	r3, [r1, #68]	; 0x44
}
 800079a:	bf00      	nop
 800079c:	370c      	adds	r7, #12
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	40023800 	.word	0x40023800

080007ac <SYSCFG_EXTILineConfig>:
  *           be (0..7) for STM32F42xxx/43xxx devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80007ac:	b490      	push	{r4, r7}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	4603      	mov	r3, r0
 80007b4:	460a      	mov	r2, r1
 80007b6:	71fb      	strb	r3, [r7, #7]
 80007b8:	4613      	mov	r3, r2
 80007ba:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80007bc:	2300      	movs	r3, #0
 80007be:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80007c0:	79bb      	ldrb	r3, [r7, #6]
 80007c2:	f003 0303 	and.w	r3, r3, #3
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	220f      	movs	r2, #15
 80007ca:	fa02 f303 	lsl.w	r3, r2, r3
 80007ce:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80007d0:	4916      	ldr	r1, [pc, #88]	; (800082c <SYSCFG_EXTILineConfig+0x80>)
 80007d2:	79bb      	ldrb	r3, [r7, #6]
 80007d4:	089b      	lsrs	r3, r3, #2
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	4618      	mov	r0, r3
 80007da:	4a14      	ldr	r2, [pc, #80]	; (800082c <SYSCFG_EXTILineConfig+0x80>)
 80007dc:	79bb      	ldrb	r3, [r7, #6]
 80007de:	089b      	lsrs	r3, r3, #2
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	3302      	adds	r3, #2
 80007e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	43db      	mvns	r3, r3
 80007ec:	401a      	ands	r2, r3
 80007ee:	1c83      	adds	r3, r0, #2
 80007f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80007f4:	480d      	ldr	r0, [pc, #52]	; (800082c <SYSCFG_EXTILineConfig+0x80>)
 80007f6:	79bb      	ldrb	r3, [r7, #6]
 80007f8:	089b      	lsrs	r3, r3, #2
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	461c      	mov	r4, r3
 80007fe:	4a0b      	ldr	r2, [pc, #44]	; (800082c <SYSCFG_EXTILineConfig+0x80>)
 8000800:	79bb      	ldrb	r3, [r7, #6]
 8000802:	089b      	lsrs	r3, r3, #2
 8000804:	b2db      	uxtb	r3, r3
 8000806:	3302      	adds	r3, #2
 8000808:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800080c:	79f9      	ldrb	r1, [r7, #7]
 800080e:	79bb      	ldrb	r3, [r7, #6]
 8000810:	f003 0303 	and.w	r3, r3, #3
 8000814:	009b      	lsls	r3, r3, #2
 8000816:	fa01 f303 	lsl.w	r3, r1, r3
 800081a:	431a      	orrs	r2, r3
 800081c:	1ca3      	adds	r3, r4, #2
 800081e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000822:	bf00      	nop
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bc90      	pop	{r4, r7}
 800082a:	4770      	bx	lr
 800082c:	40013800 	.word	0x40013800

08000830 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000830:	b480      	push	{r7}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	881b      	ldrh	r3, [r3, #0]
 8000842:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	4a29      	ldr	r2, [pc, #164]	; (80008ec <TIM_TimeBaseInit+0xbc>)
 8000848:	4293      	cmp	r3, r2
 800084a:	d013      	beq.n	8000874 <TIM_TimeBaseInit+0x44>
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	4a28      	ldr	r2, [pc, #160]	; (80008f0 <TIM_TimeBaseInit+0xc0>)
 8000850:	4293      	cmp	r3, r2
 8000852:	d00f      	beq.n	8000874 <TIM_TimeBaseInit+0x44>
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800085a:	d00b      	beq.n	8000874 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	4a25      	ldr	r2, [pc, #148]	; (80008f4 <TIM_TimeBaseInit+0xc4>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d007      	beq.n	8000874 <TIM_TimeBaseInit+0x44>
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	4a24      	ldr	r2, [pc, #144]	; (80008f8 <TIM_TimeBaseInit+0xc8>)
 8000868:	4293      	cmp	r3, r2
 800086a:	d003      	beq.n	8000874 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	4a23      	ldr	r2, [pc, #140]	; (80008fc <TIM_TimeBaseInit+0xcc>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d108      	bne.n	8000886 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000874:	89fb      	ldrh	r3, [r7, #14]
 8000876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800087a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	885a      	ldrh	r2, [r3, #2]
 8000880:	89fb      	ldrh	r3, [r7, #14]
 8000882:	4313      	orrs	r3, r2
 8000884:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	4a1d      	ldr	r2, [pc, #116]	; (8000900 <TIM_TimeBaseInit+0xd0>)
 800088a:	4293      	cmp	r3, r2
 800088c:	d00c      	beq.n	80008a8 <TIM_TimeBaseInit+0x78>
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	4a1c      	ldr	r2, [pc, #112]	; (8000904 <TIM_TimeBaseInit+0xd4>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d008      	beq.n	80008a8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000896:	89fb      	ldrh	r3, [r7, #14]
 8000898:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800089c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	891a      	ldrh	r2, [r3, #8]
 80008a2:	89fb      	ldrh	r3, [r7, #14]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	89fa      	ldrh	r2, [r7, #14]
 80008ac:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	685a      	ldr	r2, [r3, #4]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	881a      	ldrh	r2, [r3, #0]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	4a0a      	ldr	r2, [pc, #40]	; (80008ec <TIM_TimeBaseInit+0xbc>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d003      	beq.n	80008ce <TIM_TimeBaseInit+0x9e>
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	4a09      	ldr	r2, [pc, #36]	; (80008f0 <TIM_TimeBaseInit+0xc0>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d104      	bne.n	80008d8 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	7a9b      	ldrb	r3, [r3, #10]
 80008d2:	b29a      	uxth	r2, r3
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	2201      	movs	r2, #1
 80008dc:	829a      	strh	r2, [r3, #20]
}
 80008de:	bf00      	nop
 80008e0:	3714      	adds	r7, #20
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	40010000 	.word	0x40010000
 80008f0:	40010400 	.word	0x40010400
 80008f4:	40000400 	.word	0x40000400
 80008f8:	40000800 	.word	0x40000800
 80008fc:	40000c00 	.word	0x40000c00
 8000900:	40001000 	.word	0x40001000
 8000904:	40001400 	.word	0x40001400

08000908 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	f04f 32ff 	mov.w	r2, #4294967295
 8000916:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2200      	movs	r2, #0
 800091c:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2200      	movs	r2, #0
 8000922:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2200      	movs	r2, #0
 8000928:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	2200      	movs	r2, #0
 800092e:	729a      	strb	r2, [r3, #10]
}
 8000930:	bf00      	nop
 8000932:	370c      	adds	r7, #12
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr

0800093c <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
 8000944:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	683a      	ldr	r2, [r7, #0]
 800094a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr

08000958 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8000964:	4618      	mov	r0, r3
 8000966:	370c      	adds	r7, #12
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	460b      	mov	r3, r1
 800097a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800097c:	78fb      	ldrb	r3, [r7, #3]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d008      	beq.n	8000994 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	881b      	ldrh	r3, [r3, #0]
 8000986:	b29b      	uxth	r3, r3
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	b29a      	uxth	r2, r3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000992:	e007      	b.n	80009a4 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	881b      	ldrh	r3, [r3, #0]
 8000998:	b29b      	uxth	r3, r3
 800099a:	f023 0301 	bic.w	r3, r3, #1
 800099e:	b29a      	uxth	r2, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	801a      	strh	r2, [r3, #0]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	460b      	mov	r3, r1
 80009ba:	807b      	strh	r3, [r7, #2]
 80009bc:	4613      	mov	r3, r2
 80009be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80009c0:	787b      	ldrb	r3, [r7, #1]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d008      	beq.n	80009d8 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	899b      	ldrh	r3, [r3, #12]
 80009ca:	b29a      	uxth	r2, r3
 80009cc:	887b      	ldrh	r3, [r7, #2]
 80009ce:	4313      	orrs	r3, r2
 80009d0:	b29a      	uxth	r2, r3
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80009d6:	e009      	b.n	80009ec <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	899b      	ldrh	r3, [r3, #12]
 80009dc:	b29a      	uxth	r2, r3
 80009de:	887b      	ldrh	r3, [r7, #2]
 80009e0:	43db      	mvns	r3, r3
 80009e2:	b29b      	uxth	r3, r3
 80009e4:	4013      	ands	r3, r2
 80009e6:	b29a      	uxth	r2, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	819a      	strh	r2, [r3, #12]
}
 80009ec:	bf00      	nop
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr

080009f8 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b085      	sub	sp, #20
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	460b      	mov	r3, r1
 8000a02:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000a04:	2300      	movs	r3, #0
 8000a06:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	81bb      	strh	r3, [r7, #12]
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	8a1b      	ldrh	r3, [r3, #16]
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	887b      	ldrh	r3, [r7, #2]
 8000a18:	4013      	ands	r3, r2
 8000a1a:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	899b      	ldrh	r3, [r3, #12]
 8000a20:	b29a      	uxth	r2, r3
 8000a22:	887b      	ldrh	r3, [r7, #2]
 8000a24:	4013      	ands	r3, r2
 8000a26:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000a28:	89bb      	ldrh	r3, [r7, #12]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d005      	beq.n	8000a3a <TIM_GetITStatus+0x42>
 8000a2e:	897b      	ldrh	r3, [r7, #10]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d002      	beq.n	8000a3a <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000a34:	2301      	movs	r3, #1
 8000a36:	73fb      	strb	r3, [r7, #15]
 8000a38:	e001      	b.n	8000a3e <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	3714      	adds	r7, #20
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr

08000a4c <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	460b      	mov	r3, r1
 8000a56:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000a58:	887b      	ldrh	r3, [r7, #2]
 8000a5a:	43db      	mvns	r3, r3
 8000a5c:	b29a      	uxth	r2, r3
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	821a      	strh	r2, [r3, #16]
}
 8000a62:	bf00      	nop
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
	...

08000a70 <STM_EVAL_LEDInit>:
  *     @arg LED3
  *     @arg LED4
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	4a10      	ldr	r2, [pc, #64]	; (8000ac0 <STM_EVAL_LEDInit+0x50>)
 8000a7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a82:	2101      	movs	r1, #1
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff fe31 	bl	80006ec <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	4a0d      	ldr	r2, [pc, #52]	; (8000ac4 <STM_EVAL_LEDInit+0x54>)
 8000a8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000a94:	2301      	movs	r3, #1
 8000a96:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	4a08      	ldr	r2, [pc, #32]	; (8000ac8 <STM_EVAL_LEDInit+0x58>)
 8000aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aac:	f107 0208 	add.w	r2, r7, #8
 8000ab0:	4611      	mov	r1, r2
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff fd1e 	bl	80004f4 <GPIO_Init>
}
 8000ab8:	bf00      	nop
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	080016d0 	.word	0x080016d0
 8000ac4:	080016cc 	.word	0x080016cc
 8000ac8:	20000000 	.word	0x20000000

08000acc <STM_EVAL_LEDOff>:
  *     @arg LED3
  *     @arg LED4
  * @retval None
  */
void STM_EVAL_LEDOff(Led_TypeDef Led)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRH = GPIO_PIN[Led];  
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	4a06      	ldr	r2, [pc, #24]	; (8000af4 <STM_EVAL_LEDOff+0x28>)
 8000ada:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ade:	79fa      	ldrb	r2, [r7, #7]
 8000ae0:	4905      	ldr	r1, [pc, #20]	; (8000af8 <STM_EVAL_LEDOff+0x2c>)
 8000ae2:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000ae6:	835a      	strh	r2, [r3, #26]
}
 8000ae8:	bf00      	nop
 8000aea:	370c      	adds	r7, #12
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	20000000 	.word	0x20000000
 8000af8:	080016cc 	.word	0x080016cc

08000afc <STM_EVAL_LEDToggle>:
  *     @arg LED3
  *     @arg LED4  
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	4a09      	ldr	r2, [pc, #36]	; (8000b30 <STM_EVAL_LEDToggle+0x34>)
 8000b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0e:	79fa      	ldrb	r2, [r7, #7]
 8000b10:	4907      	ldr	r1, [pc, #28]	; (8000b30 <STM_EVAL_LEDToggle+0x34>)
 8000b12:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000b16:	6952      	ldr	r2, [r2, #20]
 8000b18:	79f9      	ldrb	r1, [r7, #7]
 8000b1a:	4806      	ldr	r0, [pc, #24]	; (8000b34 <STM_EVAL_LEDToggle+0x38>)
 8000b1c:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8000b20:	404a      	eors	r2, r1
 8000b22:	615a      	str	r2, [r3, #20]
}
 8000b24:	bf00      	nop
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr
 8000b30:	20000000 	.word	0x20000000
 8000b34:	080016cc 	.word	0x080016cc

08000b38 <DMA1_Stream4_IRQHandler>:
  * @brief  This function handles the DMA Tx Channel interrupt Handler.
  * @param  None
  * @retval None
  */
void sEE_I2C_DMA_TX_IRQHandler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* Check if the DMA transfer is complete */
  if(DMA_GetFlagStatus(sEE_I2C_DMA_STREAM_TX, sEE_TX_DMA_FLAG_TCIF) != RESET)
 8000b3c:	4916      	ldr	r1, [pc, #88]	; (8000b98 <DMA1_Stream4_IRQHandler+0x60>)
 8000b3e:	4817      	ldr	r0, [pc, #92]	; (8000b9c <DMA1_Stream4_IRQHandler+0x64>)
 8000b40:	f7ff fbd2 	bl	80002e8 <DMA_GetFlagStatus>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d024      	beq.n	8000b94 <DMA1_Stream4_IRQHandler+0x5c>
  {  
    /* Disable the DMA Tx Stream and Clear TC flag */  
    DMA_Cmd(sEE_I2C_DMA_STREAM_TX, DISABLE);
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	4813      	ldr	r0, [pc, #76]	; (8000b9c <DMA1_Stream4_IRQHandler+0x64>)
 8000b4e:	f7ff fbaf 	bl	80002b0 <DMA_Cmd>
    DMA_ClearFlag(sEE_I2C_DMA_STREAM_TX, sEE_TX_DMA_FLAG_TCIF);
 8000b52:	4911      	ldr	r1, [pc, #68]	; (8000b98 <DMA1_Stream4_IRQHandler+0x60>)
 8000b54:	4811      	ldr	r0, [pc, #68]	; (8000b9c <DMA1_Stream4_IRQHandler+0x64>)
 8000b56:	f7ff fc03 	bl	8000360 <DMA_ClearFlag>

    /*!< Wait till all data have been physically transferred on the bus */
    sEETimeout = sEE_LONG_TIMEOUT;
 8000b5a:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <DMA1_Stream4_IRQHandler+0x68>)
 8000b5c:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8000b60:	601a      	str	r2, [r3, #0]
    while(!I2C_GetFlagStatus(sEE_I2C, I2C_FLAG_BTF))
 8000b62:	e008      	b.n	8000b76 <DMA1_Stream4_IRQHandler+0x3e>
    {
      if((sEETimeout--) == 0) sEE_TIMEOUT_UserCallback();
 8000b64:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <DMA1_Stream4_IRQHandler+0x68>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	1e5a      	subs	r2, r3, #1
 8000b6a:	490d      	ldr	r1, [pc, #52]	; (8000ba0 <DMA1_Stream4_IRQHandler+0x68>)
 8000b6c:	600a      	str	r2, [r1, #0]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d101      	bne.n	8000b76 <DMA1_Stream4_IRQHandler+0x3e>
 8000b72:	f000 fc58 	bl	8001426 <sEE_TIMEOUT_UserCallback>
    while(!I2C_GetFlagStatus(sEE_I2C, I2C_FLAG_BTF))
 8000b76:	490b      	ldr	r1, [pc, #44]	; (8000ba4 <DMA1_Stream4_IRQHandler+0x6c>)
 8000b78:	480b      	ldr	r0, [pc, #44]	; (8000ba8 <DMA1_Stream4_IRQHandler+0x70>)
 8000b7a:	f7ff fd83 	bl	8000684 <I2C_GetFlagStatus>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d0ef      	beq.n	8000b64 <DMA1_Stream4_IRQHandler+0x2c>
    }
    
    /*!< Send STOP condition */
    I2C_GenerateSTOP(sEE_I2C, ENABLE);
 8000b84:	2101      	movs	r1, #1
 8000b86:	4808      	ldr	r0, [pc, #32]	; (8000ba8 <DMA1_Stream4_IRQHandler+0x70>)
 8000b88:	f7ff fd5c 	bl	8000644 <I2C_GenerateSTOP>
    
    /* Reset the variable holding the number of data to be written */
    *sEEDataWritePointer = 0;  
 8000b8c:	4b07      	ldr	r3, [pc, #28]	; (8000bac <DMA1_Stream4_IRQHandler+0x74>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2200      	movs	r2, #0
 8000b92:	701a      	strb	r2, [r3, #0]
  }
}
 8000b94:	bf00      	nop
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20000020 	.word	0x20000020
 8000b9c:	40026070 	.word	0x40026070
 8000ba0:	20000008 	.word	0x20000008
 8000ba4:	10000004 	.word	0x10000004
 8000ba8:	40005c00 	.word	0x40005c00
 8000bac:	20000064 	.word	0x20000064

08000bb0 <DMA1_Stream2_IRQHandler>:
  * @brief  This function handles the DMA Rx Channel interrupt Handler.
  * @param  None
  * @retval None
  */
void sEE_I2C_DMA_RX_IRQHandler(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* Check if the DMA transfer is complete */
  if(DMA_GetFlagStatus(sEE_I2C_DMA_STREAM_RX, sEE_RX_DMA_FLAG_TCIF) != RESET)
 8000bb4:	f04f 5181 	mov.w	r1, #270532608	; 0x10200000
 8000bb8:	480c      	ldr	r0, [pc, #48]	; (8000bec <DMA1_Stream2_IRQHandler+0x3c>)
 8000bba:	f7ff fb95 	bl	80002e8 <DMA_GetFlagStatus>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d010      	beq.n	8000be6 <DMA1_Stream2_IRQHandler+0x36>
  {      
    /*!< Send STOP Condition */
    I2C_GenerateSTOP(sEE_I2C, ENABLE);    
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	480a      	ldr	r0, [pc, #40]	; (8000bf0 <DMA1_Stream2_IRQHandler+0x40>)
 8000bc8:	f7ff fd3c 	bl	8000644 <I2C_GenerateSTOP>
    
    /* Disable the DMA Rx Stream and Clear TC Flag */  
    DMA_Cmd(sEE_I2C_DMA_STREAM_RX, DISABLE);
 8000bcc:	2100      	movs	r1, #0
 8000bce:	4807      	ldr	r0, [pc, #28]	; (8000bec <DMA1_Stream2_IRQHandler+0x3c>)
 8000bd0:	f7ff fb6e 	bl	80002b0 <DMA_Cmd>
    DMA_ClearFlag(sEE_I2C_DMA_STREAM_RX, sEE_RX_DMA_FLAG_TCIF);
 8000bd4:	f04f 5181 	mov.w	r1, #270532608	; 0x10200000
 8000bd8:	4804      	ldr	r0, [pc, #16]	; (8000bec <DMA1_Stream2_IRQHandler+0x3c>)
 8000bda:	f7ff fbc1 	bl	8000360 <DMA_ClearFlag>
    
    /* Reset the variable holding the number of data to be read */
    *sEEDataReadPointer = 0;
 8000bde:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <DMA1_Stream2_IRQHandler+0x44>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2200      	movs	r2, #0
 8000be4:	801a      	strh	r2, [r3, #0]
  }
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40026040 	.word	0x40026040
 8000bf0:	40005c00 	.word	0x40005c00
 8000bf4:	2000006c 	.word	0x2000006c

08000bf8 <TIM5_IRQHandler>:

int right_wheel_signal_period_us;
int left_wheel_signal_period_us;

// Executes the TIM5 RSI
void TIM5_IRQHandler(void) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM5, TIM_IT_Update) != 0) {
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	4812      	ldr	r0, [pc, #72]	; (8000c48 <TIM5_IRQHandler+0x50>)
 8000c00:	f7ff fefa 	bl	80009f8 <TIM_GetITStatus>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d01b      	beq.n	8000c42 <TIM5_IRQHandler+0x4a>

		tim5_interrupts++;
 8000c0a:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <TIM5_IRQHandler+0x54>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	4a0e      	ldr	r2, [pc, #56]	; (8000c4c <TIM5_IRQHandler+0x54>)
 8000c12:	6013      	str	r3, [r2, #0]
		if (tim5_interrupts == (right_wheel_signal_period_us / 2) || tim5_interrupts == right_wheel_signal_period_us) {
 8000c14:	4b0e      	ldr	r3, [pc, #56]	; (8000c50 <TIM5_IRQHandler+0x58>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	0fda      	lsrs	r2, r3, #31
 8000c1a:	4413      	add	r3, r2
 8000c1c:	105b      	asrs	r3, r3, #1
 8000c1e:	461a      	mov	r2, r3
 8000c20:	4b0a      	ldr	r3, [pc, #40]	; (8000c4c <TIM5_IRQHandler+0x54>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d005      	beq.n	8000c34 <TIM5_IRQHandler+0x3c>
 8000c28:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <TIM5_IRQHandler+0x54>)
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	4b08      	ldr	r3, [pc, #32]	; (8000c50 <TIM5_IRQHandler+0x58>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d102      	bne.n	8000c3a <TIM5_IRQHandler+0x42>
			//TOGGLE PIN PG0
			tim5_interrupts = 0;
 8000c34:	4b05      	ldr	r3, [pc, #20]	; (8000c4c <TIM5_IRQHandler+0x54>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
		}
		//TIM_SetCounter(TIM5, 0);

		TIM_ClearITPendingBit(TIM5, TIM_IT_Update);
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	4802      	ldr	r0, [pc, #8]	; (8000c48 <TIM5_IRQHandler+0x50>)
 8000c3e:	f7ff ff05 	bl	8000a4c <TIM_ClearITPendingBit>
	}
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40000c00 	.word	0x40000c00
 8000c4c:	20000060 	.word	0x20000060
 8000c50:	20000074 	.word	0x20000074

08000c54 <init_TIM5>:

// Inits TIM5 for 1us interrupts
void init_TIM5(void){
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_TimerConfig;
	NVIC_InitTypeDef NVIC_TimerConfig;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	2008      	movs	r0, #8
 8000c5e:	f7ff fd65 	bl	800072c <RCC_APB1PeriphClockCmd>

	TIM_TimerConfig.TIM_Prescaler = 5;
 8000c62:	2305      	movs	r3, #5
 8000c64:	80bb      	strh	r3, [r7, #4]
	TIM_TimerConfig.TIM_CounterMode = TIM_CounterMode_Up;
 8000c66:	2300      	movs	r3, #0
 8000c68:	80fb      	strh	r3, [r7, #6]
	TIM_TimerConfig.TIM_Period = 14;
 8000c6a:	230e      	movs	r3, #14
 8000c6c:	60bb      	str	r3, [r7, #8]
	TIM_TimerConfig.TIM_ClockDivision = TIM_CKD_DIV1;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	81bb      	strh	r3, [r7, #12]
    TIM_TimeBaseInit(TIM5, &TIM_TimerConfig);
 8000c72:	1d3b      	adds	r3, r7, #4
 8000c74:	4619      	mov	r1, r3
 8000c76:	480e      	ldr	r0, [pc, #56]	; (8000cb0 <init_TIM5+0x5c>)
 8000c78:	f7ff fdda 	bl	8000830 <TIM_TimeBaseInit>

    TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	2101      	movs	r1, #1
 8000c80:	480b      	ldr	r0, [pc, #44]	; (8000cb0 <init_TIM5+0x5c>)
 8000c82:	f7ff fe95 	bl	80009b0 <TIM_ITConfig>

    NVIC_TimerConfig.NVIC_IRQChannel = TIM5_IRQn;
 8000c86:	2332      	movs	r3, #50	; 0x32
 8000c88:	703b      	strb	r3, [r7, #0]
    NVIC_TimerConfig.NVIC_IRQChannelCmd = ENABLE;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	70fb      	strb	r3, [r7, #3]
    // TODO: Check priorities
    NVIC_TimerConfig.NVIC_IRQChannelPreemptionPriority = 0x08;
 8000c8e:	2308      	movs	r3, #8
 8000c90:	707b      	strb	r3, [r7, #1]
    NVIC_TimerConfig.NVIC_IRQChannelSubPriority = 0x01;
 8000c92:	2301      	movs	r3, #1
 8000c94:	70bb      	strb	r3, [r7, #2]
    NVIC_Init(&NVIC_TimerConfig);
 8000c96:	463b      	mov	r3, r7
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff faa7 	bl	80001ec <NVIC_Init>

    TIM_Cmd(TIM5, ENABLE);
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	4803      	ldr	r0, [pc, #12]	; (8000cb0 <init_TIM5+0x5c>)
 8000ca2:	f7ff fe65 	bl	8000970 <TIM_Cmd>
}
 8000ca6:	bf00      	nop
 8000ca8:	3710      	adds	r7, #16
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40000c00 	.word	0x40000c00

08000cb4 <EXTI0_IRQHandler>:

}


//User PB RSI
void EXTI0_IRQHandler(void) {
 8000cb4:	b5b0      	push	{r4, r5, r7, lr}
 8000cb6:	b092      	sub	sp, #72	; 0x48
 8000cb8:	af00      	add	r7, sp, #0
	//float left;
	//float right;
	int vehicle_speeds[6] = {0,10,35,45,100,270};
 8000cba:	4b93      	ldr	r3, [pc, #588]	; (8000f08 <EXTI0_IRQHandler+0x254>)
 8000cbc:	f107 0418 	add.w	r4, r7, #24
 8000cc0:	461d      	mov	r5, r3
 8000cc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cc4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cc6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000cca:	e884 0003 	stmia.w	r4, {r0, r1}

	float wheel_speed_difference_factor[5] = {1, 1.25, 1.35, 1.8, 2.2};
 8000cce:	4b8f      	ldr	r3, [pc, #572]	; (8000f0c <EXTI0_IRQHandler+0x258>)
 8000cd0:	1d3c      	adds	r4, r7, #4
 8000cd2:	461d      	mov	r5, r3
 8000cd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cd8:	682b      	ldr	r3, [r5, #0]
 8000cda:	6023      	str	r3, [r4, #0]

	if(EXTI_GetITStatus(EXTI_Line0) != 0) {
 8000cdc:	2001      	movs	r0, #1
 8000cde:	f7ff fbdf 	bl	80004a0 <EXTI_GetITStatus>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	f000 8198 	beq.w	800101a <EXTI0_IRQHandler+0x366>

		if (GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_15) == 0) {
 8000cea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cee:	4888      	ldr	r0, [pc, #544]	; (8000f10 <EXTI0_IRQHandler+0x25c>)
 8000cf0:	f7ff fc8e 	bl	8000610 <GPIO_ReadInputDataBit>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d13f      	bne.n	8000d7a <EXTI0_IRQHandler+0xc6>

			//CASE GPIO AUX C15 LOW
			if (vehicle_speeds[i] == 0) {
 8000cfa:	4b86      	ldr	r3, [pc, #536]	; (8000f14 <EXTI0_IRQHandler+0x260>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000d04:	4413      	add	r3, r2
 8000d06:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d103      	bne.n	8000d16 <EXTI0_IRQHandler+0x62>
				vehicle_speed_ascendent = 1;
 8000d0e:	4b82      	ldr	r3, [pc, #520]	; (8000f18 <EXTI0_IRQHandler+0x264>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	e00d      	b.n	8000d32 <EXTI0_IRQHandler+0x7e>
			} else if (vehicle_speeds[i] == 270) {
 8000d16:	4b7f      	ldr	r3, [pc, #508]	; (8000f14 <EXTI0_IRQHandler+0x260>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	009b      	lsls	r3, r3, #2
 8000d1c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000d20:	4413      	add	r3, r2
 8000d22:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000d26:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8000d2a:	d102      	bne.n	8000d32 <EXTI0_IRQHandler+0x7e>
				vehicle_speed_ascendent = 0;
 8000d2c:	4b7a      	ldr	r3, [pc, #488]	; (8000f18 <EXTI0_IRQHandler+0x264>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
			}

			if (vehicle_speed_ascendent == 1) {
 8000d32:	4b79      	ldr	r3, [pc, #484]	; (8000f18 <EXTI0_IRQHandler+0x264>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d10f      	bne.n	8000d5a <EXTI0_IRQHandler+0xa6>
				vehicle_speed = vehicle_speeds[i];
 8000d3a:	4b76      	ldr	r3, [pc, #472]	; (8000f14 <EXTI0_IRQHandler+0x260>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000d44:	4413      	add	r3, r2
 8000d46:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000d4a:	4a74      	ldr	r2, [pc, #464]	; (8000f1c <EXTI0_IRQHandler+0x268>)
 8000d4c:	6013      	str	r3, [r2, #0]
				i++;
 8000d4e:	4b71      	ldr	r3, [pc, #452]	; (8000f14 <EXTI0_IRQHandler+0x260>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	3301      	adds	r3, #1
 8000d54:	4a6f      	ldr	r2, [pc, #444]	; (8000f14 <EXTI0_IRQHandler+0x260>)
 8000d56:	6013      	str	r3, [r2, #0]
 8000d58:	e102      	b.n	8000f60 <EXTI0_IRQHandler+0x2ac>
			} else {
				vehicle_speed = vehicle_speeds[i];
 8000d5a:	4b6e      	ldr	r3, [pc, #440]	; (8000f14 <EXTI0_IRQHandler+0x260>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000d64:	4413      	add	r3, r2
 8000d66:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8000d6a:	4a6c      	ldr	r2, [pc, #432]	; (8000f1c <EXTI0_IRQHandler+0x268>)
 8000d6c:	6013      	str	r3, [r2, #0]
				i--;
 8000d6e:	4b69      	ldr	r3, [pc, #420]	; (8000f14 <EXTI0_IRQHandler+0x260>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	4a67      	ldr	r2, [pc, #412]	; (8000f14 <EXTI0_IRQHandler+0x260>)
 8000d76:	6013      	str	r3, [r2, #0]
 8000d78:	e0f2      	b.n	8000f60 <EXTI0_IRQHandler+0x2ac>
			}
			/////////////////////////

		} else {

			STM_EVAL_LEDOff(LED4);
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	f7ff fea6 	bl	8000acc <STM_EVAL_LEDOff>
			//CASE GPIO AUX C15 HIGH
			if (vehicle_speed != 0) {
 8000d80:	4b66      	ldr	r3, [pc, #408]	; (8000f1c <EXTI0_IRQHandler+0x268>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	f000 80d9 	beq.w	8000f3c <EXTI0_IRQHandler+0x288>

				if (wheel_speed_difference_factor[j] == 1) {
 8000d8a:	4b65      	ldr	r3, [pc, #404]	; (8000f20 <EXTI0_IRQHandler+0x26c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	009b      	lsls	r3, r3, #2
 8000d90:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000d94:	4413      	add	r3, r2
 8000d96:	3b44      	subs	r3, #68	; 0x44
 8000d98:	edd3 7a00 	vldr	s15, [r3]
 8000d9c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000da0:	eef4 7a47 	vcmp.f32	s15, s14
 8000da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000da8:	d119      	bne.n	8000dde <EXTI0_IRQHandler+0x12a>
					difference_factor_ascendent = 1;
 8000daa:	4b5e      	ldr	r3, [pc, #376]	; (8000f24 <EXTI0_IRQHandler+0x270>)
 8000dac:	2201      	movs	r2, #1
 8000dae:	601a      	str	r2, [r3, #0]
					num_cycles++;
 8000db0:	4b5d      	ldr	r3, [pc, #372]	; (8000f28 <EXTI0_IRQHandler+0x274>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	3301      	adds	r3, #1
 8000db6:	4a5c      	ldr	r2, [pc, #368]	; (8000f28 <EXTI0_IRQHandler+0x274>)
 8000db8:	6013      	str	r3, [r2, #0]

					if (num_cycles == 2) {
 8000dba:	4b5b      	ldr	r3, [pc, #364]	; (8000f28 <EXTI0_IRQHandler+0x274>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	d120      	bne.n	8000e04 <EXTI0_IRQHandler+0x150>
						num_cycles = 1;
 8000dc2:	4b59      	ldr	r3, [pc, #356]	; (8000f28 <EXTI0_IRQHandler+0x274>)
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	601a      	str	r2, [r3, #0]
						calculating_right_speed = !calculating_right_speed;
 8000dc8:	4b58      	ldr	r3, [pc, #352]	; (8000f2c <EXTI0_IRQHandler+0x278>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	bf0c      	ite	eq
 8000dd0:	2301      	moveq	r3, #1
 8000dd2:	2300      	movne	r3, #0
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	4b54      	ldr	r3, [pc, #336]	; (8000f2c <EXTI0_IRQHandler+0x278>)
 8000dda:	601a      	str	r2, [r3, #0]
 8000ddc:	e012      	b.n	8000e04 <EXTI0_IRQHandler+0x150>
					}
				} else if (wheel_speed_difference_factor[j] == (float) 2.2) {
 8000dde:	4b50      	ldr	r3, [pc, #320]	; (8000f20 <EXTI0_IRQHandler+0x26c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000de8:	4413      	add	r3, r2
 8000dea:	3b44      	subs	r3, #68	; 0x44
 8000dec:	edd3 7a00 	vldr	s15, [r3]
 8000df0:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8000f30 <EXTI0_IRQHandler+0x27c>
 8000df4:	eef4 7a47 	vcmp.f32	s15, s14
 8000df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dfc:	d102      	bne.n	8000e04 <EXTI0_IRQHandler+0x150>
					difference_factor_ascendent = 0;
 8000dfe:	4b49      	ldr	r3, [pc, #292]	; (8000f24 <EXTI0_IRQHandler+0x270>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
				}

				if (difference_factor_ascendent == 1) {
 8000e04:	4b47      	ldr	r3, [pc, #284]	; (8000f24 <EXTI0_IRQHandler+0x270>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d13e      	bne.n	8000e8a <EXTI0_IRQHandler+0x1d6>

					if (calculating_right_speed) {
 8000e0c:	4b47      	ldr	r3, [pc, #284]	; (8000f2c <EXTI0_IRQHandler+0x278>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d01a      	beq.n	8000e4a <EXTI0_IRQHandler+0x196>
						left_wheel_speed = vehicle_speed;
 8000e14:	4b41      	ldr	r3, [pc, #260]	; (8000f1c <EXTI0_IRQHandler+0x268>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	ee07 3a90 	vmov	s15, r3
 8000e1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e20:	4b44      	ldr	r3, [pc, #272]	; (8000f34 <EXTI0_IRQHandler+0x280>)
 8000e22:	edc3 7a00 	vstr	s15, [r3]
						right_wheel_speed = wheel_speed_difference_factor[j] * left_wheel_speed;
 8000e26:	4b3e      	ldr	r3, [pc, #248]	; (8000f20 <EXTI0_IRQHandler+0x26c>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000e30:	4413      	add	r3, r2
 8000e32:	3b44      	subs	r3, #68	; 0x44
 8000e34:	ed93 7a00 	vldr	s14, [r3]
 8000e38:	4b3e      	ldr	r3, [pc, #248]	; (8000f34 <EXTI0_IRQHandler+0x280>)
 8000e3a:	edd3 7a00 	vldr	s15, [r3]
 8000e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e42:	4b3d      	ldr	r3, [pc, #244]	; (8000f38 <EXTI0_IRQHandler+0x284>)
 8000e44:	edc3 7a00 	vstr	s15, [r3]
 8000e48:	e019      	b.n	8000e7e <EXTI0_IRQHandler+0x1ca>
					} else {
						right_wheel_speed = vehicle_speed;
 8000e4a:	4b34      	ldr	r3, [pc, #208]	; (8000f1c <EXTI0_IRQHandler+0x268>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	ee07 3a90 	vmov	s15, r3
 8000e52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e56:	4b38      	ldr	r3, [pc, #224]	; (8000f38 <EXTI0_IRQHandler+0x284>)
 8000e58:	edc3 7a00 	vstr	s15, [r3]
						left_wheel_speed = wheel_speed_difference_factor[j] * right_wheel_speed;
 8000e5c:	4b30      	ldr	r3, [pc, #192]	; (8000f20 <EXTI0_IRQHandler+0x26c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000e66:	4413      	add	r3, r2
 8000e68:	3b44      	subs	r3, #68	; 0x44
 8000e6a:	ed93 7a00 	vldr	s14, [r3]
 8000e6e:	4b32      	ldr	r3, [pc, #200]	; (8000f38 <EXTI0_IRQHandler+0x284>)
 8000e70:	edd3 7a00 	vldr	s15, [r3]
 8000e74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e78:	4b2e      	ldr	r3, [pc, #184]	; (8000f34 <EXTI0_IRQHandler+0x280>)
 8000e7a:	edc3 7a00 	vstr	s15, [r3]
					}
					//left = left_wheel_speed;
					//right = right_wheel_speed;
					j++;
 8000e7e:	4b28      	ldr	r3, [pc, #160]	; (8000f20 <EXTI0_IRQHandler+0x26c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	3301      	adds	r3, #1
 8000e84:	4a26      	ldr	r2, [pc, #152]	; (8000f20 <EXTI0_IRQHandler+0x26c>)
 8000e86:	6013      	str	r3, [r2, #0]
 8000e88:	e06a      	b.n	8000f60 <EXTI0_IRQHandler+0x2ac>

				} else {

					if (calculating_right_speed) {
 8000e8a:	4b28      	ldr	r3, [pc, #160]	; (8000f2c <EXTI0_IRQHandler+0x278>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d01a      	beq.n	8000ec8 <EXTI0_IRQHandler+0x214>
						left_wheel_speed = vehicle_speed;
 8000e92:	4b22      	ldr	r3, [pc, #136]	; (8000f1c <EXTI0_IRQHandler+0x268>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	ee07 3a90 	vmov	s15, r3
 8000e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e9e:	4b25      	ldr	r3, [pc, #148]	; (8000f34 <EXTI0_IRQHandler+0x280>)
 8000ea0:	edc3 7a00 	vstr	s15, [r3]
						right_wheel_speed = wheel_speed_difference_factor[j] * left_wheel_speed;
 8000ea4:	4b1e      	ldr	r3, [pc, #120]	; (8000f20 <EXTI0_IRQHandler+0x26c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000eae:	4413      	add	r3, r2
 8000eb0:	3b44      	subs	r3, #68	; 0x44
 8000eb2:	ed93 7a00 	vldr	s14, [r3]
 8000eb6:	4b1f      	ldr	r3, [pc, #124]	; (8000f34 <EXTI0_IRQHandler+0x280>)
 8000eb8:	edd3 7a00 	vldr	s15, [r3]
 8000ebc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ec0:	4b1d      	ldr	r3, [pc, #116]	; (8000f38 <EXTI0_IRQHandler+0x284>)
 8000ec2:	edc3 7a00 	vstr	s15, [r3]
 8000ec6:	e019      	b.n	8000efc <EXTI0_IRQHandler+0x248>
					} else {
						right_wheel_speed = vehicle_speed;
 8000ec8:	4b14      	ldr	r3, [pc, #80]	; (8000f1c <EXTI0_IRQHandler+0x268>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	ee07 3a90 	vmov	s15, r3
 8000ed0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ed4:	4b18      	ldr	r3, [pc, #96]	; (8000f38 <EXTI0_IRQHandler+0x284>)
 8000ed6:	edc3 7a00 	vstr	s15, [r3]
						left_wheel_speed = wheel_speed_difference_factor[j] * right_wheel_speed;
 8000eda:	4b11      	ldr	r3, [pc, #68]	; (8000f20 <EXTI0_IRQHandler+0x26c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000ee4:	4413      	add	r3, r2
 8000ee6:	3b44      	subs	r3, #68	; 0x44
 8000ee8:	ed93 7a00 	vldr	s14, [r3]
 8000eec:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <EXTI0_IRQHandler+0x284>)
 8000eee:	edd3 7a00 	vldr	s15, [r3]
 8000ef2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ef6:	4b0f      	ldr	r3, [pc, #60]	; (8000f34 <EXTI0_IRQHandler+0x280>)
 8000ef8:	edc3 7a00 	vstr	s15, [r3]
					}

					//left = left_wheel_speed;
					//right = right_wheel_speed;
					j--;
 8000efc:	4b08      	ldr	r3, [pc, #32]	; (8000f20 <EXTI0_IRQHandler+0x26c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	3b01      	subs	r3, #1
 8000f02:	4a07      	ldr	r2, [pc, #28]	; (8000f20 <EXTI0_IRQHandler+0x26c>)
 8000f04:	6013      	str	r3, [r2, #0]
 8000f06:	e02b      	b.n	8000f60 <EXTI0_IRQHandler+0x2ac>
 8000f08:	080016a0 	.word	0x080016a0
 8000f0c:	080016b8 	.word	0x080016b8
 8000f10:	40020800 	.word	0x40020800
 8000f14:	20000048 	.word	0x20000048
 8000f18:	2000000c 	.word	0x2000000c
 8000f1c:	20000044 	.word	0x20000044
 8000f20:	2000005c 	.word	0x2000005c
 8000f24:	20000010 	.word	0x20000010
 8000f28:	2000004c 	.word	0x2000004c
 8000f2c:	20000050 	.word	0x20000050
 8000f30:	400ccccd 	.word	0x400ccccd
 8000f34:	20000058 	.word	0x20000058
 8000f38:	20000054 	.word	0x20000054

			} else {
				//left = vehicle_speed;
				//right = vehicle_speed;

				right_wheel_speed = vehicle_speed;
 8000f3c:	4b39      	ldr	r3, [pc, #228]	; (8001024 <EXTI0_IRQHandler+0x370>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	ee07 3a90 	vmov	s15, r3
 8000f44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f48:	4b37      	ldr	r3, [pc, #220]	; (8001028 <EXTI0_IRQHandler+0x374>)
 8000f4a:	edc3 7a00 	vstr	s15, [r3]
				left_wheel_speed = vehicle_speed;
 8000f4e:	4b35      	ldr	r3, [pc, #212]	; (8001024 <EXTI0_IRQHandler+0x370>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	ee07 3a90 	vmov	s15, r3
 8000f56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f5a:	4b34      	ldr	r3, [pc, #208]	; (800102c <EXTI0_IRQHandler+0x378>)
 8000f5c:	edc3 7a00 	vstr	s15, [r3]

			//////////////////
		}

		//We convert km/h to m/s
		float right_wheel_speed_meters_per_second = (right_wheel_speed * 1000) / 3600;
 8000f60:	4b31      	ldr	r3, [pc, #196]	; (8001028 <EXTI0_IRQHandler+0x374>)
 8000f62:	edd3 7a00 	vldr	s15, [r3]
 8000f66:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001030 <EXTI0_IRQHandler+0x37c>
 8000f6a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f6e:	eddf 6a31 	vldr	s13, [pc, #196]	; 8001034 <EXTI0_IRQHandler+0x380>
 8000f72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f76:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		float left_wheel_speed_meters_per_second = (left_wheel_speed * 1000) / 3600;
 8000f7a:	4b2c      	ldr	r3, [pc, #176]	; (800102c <EXTI0_IRQHandler+0x378>)
 8000f7c:	edd3 7a00 	vldr	s15, [r3]
 8000f80:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001030 <EXTI0_IRQHandler+0x37c>
 8000f84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f88:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8001034 <EXTI0_IRQHandler+0x380>
 8000f8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f90:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

		//We convert from m/s to rev/s
		float right_wheel_speed_rev_per_second = right_wheel_speed_meters_per_second / 2;
 8000f94:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8000f98:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000f9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fa0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		float left_wheel_speed_rev_per_second = left_wheel_speed_meters_per_second / 2;
 8000fa4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000fa8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000fac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fb0:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

		//We convert rev/s to signal period
		float right_wheel_signal_period_seconds = 1 / (32 * right_wheel_speed_rev_per_second);
 8000fb4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000fb8:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001038 <EXTI0_IRQHandler+0x384>
 8000fbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fc0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000fc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fc8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		float left_wheel_signal_period_seconds = 1 / (32 * left_wheel_speed_rev_per_second);
 8000fcc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000fd0:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001038 <EXTI0_IRQHandler+0x384>
 8000fd4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fd8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000fdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fe0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

		//We convert to signal period from s to us
		right_wheel_signal_period_us = right_wheel_signal_period_seconds * 1000000;
 8000fe4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000fe8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800103c <EXTI0_IRQHandler+0x388>
 8000fec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ff0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ff4:	ee17 2a90 	vmov	r2, s15
 8000ff8:	4b11      	ldr	r3, [pc, #68]	; (8001040 <EXTI0_IRQHandler+0x38c>)
 8000ffa:	601a      	str	r2, [r3, #0]
		left_wheel_signal_period_us = left_wheel_signal_period_seconds * 1000000;
 8000ffc:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001000:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800103c <EXTI0_IRQHandler+0x388>
 8001004:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001008:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800100c:	ee17 2a90 	vmov	r2, s15
 8001010:	4b0c      	ldr	r3, [pc, #48]	; (8001044 <EXTI0_IRQHandler+0x390>)
 8001012:	601a      	str	r2, [r3, #0]
		//generateRightWheelSignal(right_wheel_signal_period_us);
		//TODO: generate left wheel signal


		//STM_EVAL_LEDToggle(LED4);
		EXTI_ClearITPendingBit(EXTI_Line0);
 8001014:	2001      	movs	r0, #1
 8001016:	f7ff fa5d 	bl	80004d4 <EXTI_ClearITPendingBit>
	}
}
 800101a:	bf00      	nop
 800101c:	3748      	adds	r7, #72	; 0x48
 800101e:	46bd      	mov	sp, r7
 8001020:	bdb0      	pop	{r4, r5, r7, pc}
 8001022:	bf00      	nop
 8001024:	20000044 	.word	0x20000044
 8001028:	20000054 	.word	0x20000054
 800102c:	20000058 	.word	0x20000058
 8001030:	447a0000 	.word	0x447a0000
 8001034:	45610000 	.word	0x45610000
 8001038:	42000000 	.word	0x42000000
 800103c:	49742400 	.word	0x49742400
 8001040:	20000074 	.word	0x20000074
 8001044:	20000070 	.word	0x20000070

08001048 <init_PB_user>:

void init_PB_user(void){
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_config;
	EXTI_InitTypeDef EXTI_config;
	NVIC_InitTypeDef NVIC_config;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800104e:	2101      	movs	r1, #1
 8001050:	2001      	movs	r0, #1
 8001052:	f7ff fb4b 	bl	80006ec <RCC_AHB1PeriphClockCmd>
	//RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);	//TODO: Check if yes or no

	GPIO_config.GPIO_Mode = GPIO_Mode_IN;
 8001056:	2300      	movs	r3, #0
 8001058:	753b      	strb	r3, [r7, #20]
	GPIO_config.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	75fb      	strb	r3, [r7, #23]
	GPIO_config.GPIO_Pin = GPIO_Pin_0;
 800105e:	2301      	movs	r3, #1
 8001060:	613b      	str	r3, [r7, #16]
	GPIO_Init(GPIOA, &GPIO_config);
 8001062:	f107 0310 	add.w	r3, r7, #16
 8001066:	4619      	mov	r1, r3
 8001068:	481a      	ldr	r0, [pc, #104]	; (80010d4 <init_PB_user+0x8c>)
 800106a:	f7ff fa43 	bl	80004f4 <GPIO_Init>

	//For PC15 AUX INPUT
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800106e:	2101      	movs	r1, #1
 8001070:	2004      	movs	r0, #4
 8001072:	f7ff fb3b 	bl	80006ec <RCC_AHB1PeriphClockCmd>
	//RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
	GPIO_config.GPIO_Mode = GPIO_Mode_IN;
 8001076:	2300      	movs	r3, #0
 8001078:	753b      	strb	r3, [r7, #20]
	GPIO_config.GPIO_PuPd = GPIO_PuPd_UP;
 800107a:	2301      	movs	r3, #1
 800107c:	75fb      	strb	r3, [r7, #23]
	GPIO_config.GPIO_Pin = GPIO_Pin_15;
 800107e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001082:	613b      	str	r3, [r7, #16]
	GPIO_Init(GPIOC, &GPIO_config);
 8001084:	f107 0310 	add.w	r3, r7, #16
 8001088:	4619      	mov	r1, r3
 800108a:	4813      	ldr	r0, [pc, #76]	; (80010d8 <init_PB_user+0x90>)
 800108c:	f7ff fa32 	bl	80004f4 <GPIO_Init>
	////

	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA, EXTI_PinSource0);
 8001090:	2100      	movs	r1, #0
 8001092:	2000      	movs	r0, #0
 8001094:	f7ff fb8a 	bl	80007ac <SYSCFG_EXTILineConfig>

	EXTI_config.EXTI_Line = EXTI_Line0;
 8001098:	2301      	movs	r3, #1
 800109a:	60bb      	str	r3, [r7, #8]
	EXTI_config.EXTI_Mode = EXTI_Mode_Interrupt;
 800109c:	2300      	movs	r3, #0
 800109e:	733b      	strb	r3, [r7, #12]
	EXTI_config.EXTI_Trigger = EXTI_Trigger_Rising;
 80010a0:	2308      	movs	r3, #8
 80010a2:	737b      	strb	r3, [r7, #13]
	EXTI_config.EXTI_LineCmd = ENABLE;
 80010a4:	2301      	movs	r3, #1
 80010a6:	73bb      	strb	r3, [r7, #14]
	EXTI_Init(&EXTI_config);
 80010a8:	f107 0308 	add.w	r3, r7, #8
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff f985 	bl	80003bc <EXTI_Init>

	NVIC_config.NVIC_IRQChannel = EXTI0_IRQn;
 80010b2:	2306      	movs	r3, #6
 80010b4:	713b      	strb	r3, [r7, #4]
	NVIC_config.NVIC_IRQChannelPreemptionPriority = 0x07;
 80010b6:	2307      	movs	r3, #7
 80010b8:	717b      	strb	r3, [r7, #5]
	NVIC_config.NVIC_IRQChannelSubPriority = 0x01;
 80010ba:	2301      	movs	r3, #1
 80010bc:	71bb      	strb	r3, [r7, #6]
	NVIC_config.NVIC_IRQChannelCmd = ENABLE;
 80010be:	2301      	movs	r3, #1
 80010c0:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_config);
 80010c2:	1d3b      	adds	r3, r7, #4
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff f891 	bl	80001ec <NVIC_Init>
}
 80010ca:	bf00      	nop
 80010cc:	3718      	adds	r7, #24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40020000 	.word	0x40020000
 80010d8:	40020800 	.word	0x40020800

080010dc <init_wheels_inputs>:

// Inits the input for each wheel
void init_wheels_inputs(void){
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_config;
	EXTI_InitTypeDef EXTI_config;
	NVIC_InitTypeDef NVIC_config;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80010e2:	2101      	movs	r1, #1
 80010e4:	2004      	movs	r0, #4
 80010e6:	f7ff fb01 	bl	80006ec <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80010ea:	2101      	movs	r1, #1
 80010ec:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80010f0:	f7ff fb3c 	bl	800076c <RCC_APB2PeriphClockCmd>

	GPIO_config.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_14;
 80010f4:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80010f8:	613b      	str	r3, [r7, #16]
	GPIO_config.GPIO_PuPd = GPIO_PuPd_UP;	// TODO: Check if pullups yes or no
 80010fa:	2301      	movs	r3, #1
 80010fc:	75fb      	strb	r3, [r7, #23]
	GPIO_config.GPIO_Mode = GPIO_Mode_IN;
 80010fe:	2300      	movs	r3, #0
 8001100:	753b      	strb	r3, [r7, #20]
	//GPIO_config.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(GPIOC, &GPIO_config);
 8001102:	f107 0310 	add.w	r3, r7, #16
 8001106:	4619      	mov	r1, r3
 8001108:	4818      	ldr	r0, [pc, #96]	; (800116c <init_wheels_inputs+0x90>)
 800110a:	f7ff f9f3 	bl	80004f4 <GPIO_Init>

    SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC, EXTI_PinSource13);
 800110e:	210d      	movs	r1, #13
 8001110:	2002      	movs	r0, #2
 8001112:	f7ff fb4b 	bl	80007ac <SYSCFG_EXTILineConfig>
    SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC, EXTI_PinSource14);
 8001116:	210e      	movs	r1, #14
 8001118:	2002      	movs	r0, #2
 800111a:	f7ff fb47 	bl	80007ac <SYSCFG_EXTILineConfig>

	EXTI_config.EXTI_Line = EXTI_Line13;
 800111e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001122:	60bb      	str	r3, [r7, #8]
	EXTI_config.EXTI_Mode = EXTI_Mode_Interrupt;
 8001124:	2300      	movs	r3, #0
 8001126:	733b      	strb	r3, [r7, #12]
	EXTI_config.EXTI_Trigger = EXTI_Trigger_Rising;
 8001128:	2308      	movs	r3, #8
 800112a:	737b      	strb	r3, [r7, #13]
	EXTI_config.EXTI_LineCmd = ENABLE;
 800112c:	2301      	movs	r3, #1
 800112e:	73bb      	strb	r3, [r7, #14]
	EXTI_Init(&EXTI_config);
 8001130:	f107 0308 	add.w	r3, r7, #8
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff f941 	bl	80003bc <EXTI_Init>
	EXTI_config.EXTI_Line = EXTI_Line14;
 800113a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800113e:	60bb      	str	r3, [r7, #8]
	EXTI_Init(&EXTI_config);
 8001140:	f107 0308 	add.w	r3, r7, #8
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff f939 	bl	80003bc <EXTI_Init>

	NVIC_config.NVIC_IRQChannel = EXTI15_10_IRQn;
 800114a:	2328      	movs	r3, #40	; 0x28
 800114c:	713b      	strb	r3, [r7, #4]
	NVIC_config.NVIC_IRQChannelPreemptionPriority = 0x02;
 800114e:	2302      	movs	r3, #2
 8001150:	717b      	strb	r3, [r7, #5]
	NVIC_config.NVIC_IRQChannelSubPriority = 0x01;
 8001152:	2301      	movs	r3, #1
 8001154:	71bb      	strb	r3, [r7, #6]
	NVIC_config.NVIC_IRQChannelCmd = ENABLE;
 8001156:	2301      	movs	r3, #1
 8001158:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_config);
 800115a:	1d3b      	adds	r3, r7, #4
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff f845 	bl	80001ec <NVIC_Init>

}
 8001162:	bf00      	nop
 8001164:	3718      	adds	r7, #24
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40020800 	.word	0x40020800

08001170 <init_TIM3_TIM4>:

// Inits TIM3 and TIM4 for 1us free-running counters that interrupts when overflowing
void init_TIM3_TIM4(void){
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_TimerConfig;
	NVIC_InitTypeDef NVIC_TimerConfig;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8001176:	2101      	movs	r1, #1
 8001178:	2002      	movs	r0, #2
 800117a:	f7ff fad7 	bl	800072c <RCC_APB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 800117e:	2101      	movs	r1, #1
 8001180:	2004      	movs	r0, #4
 8001182:	f7ff fad3 	bl	800072c <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseStructInit(&TIM_TimerConfig);	//TODO: Check if yes or no
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fbbd 	bl	8000908 <TIM_TimeBaseStructInit>
	TIM_TimerConfig.TIM_Prescaler = 94;	// Now we get 1 Tic every 1us
 800118e:	235e      	movs	r3, #94	; 0x5e
 8001190:	80bb      	strh	r3, [r7, #4]
	TIM_TimerConfig.TIM_CounterMode = TIM_CounterMode_Up;
 8001192:	2300      	movs	r3, #0
 8001194:	80fb      	strh	r3, [r7, #6]
	TIM_TimerConfig.TIM_Period = 0xFFFFFFFF;
 8001196:	f04f 33ff 	mov.w	r3, #4294967295
 800119a:	60bb      	str	r3, [r7, #8]
	TIM_TimerConfig.TIM_ClockDivision = TIM_CKD_DIV1;
 800119c:	2300      	movs	r3, #0
 800119e:	81bb      	strh	r3, [r7, #12]
    TIM_TimeBaseInit(TIM3, &TIM_TimerConfig);
 80011a0:	1d3b      	adds	r3, r7, #4
 80011a2:	4619      	mov	r1, r3
 80011a4:	4817      	ldr	r0, [pc, #92]	; (8001204 <init_TIM3_TIM4+0x94>)
 80011a6:	f7ff fb43 	bl	8000830 <TIM_TimeBaseInit>
    TIM_TimeBaseInit(TIM4, &TIM_TimerConfig);
 80011aa:	1d3b      	adds	r3, r7, #4
 80011ac:	4619      	mov	r1, r3
 80011ae:	4816      	ldr	r0, [pc, #88]	; (8001208 <init_TIM3_TIM4+0x98>)
 80011b0:	f7ff fb3e 	bl	8000830 <TIM_TimeBaseInit>

    TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 80011b4:	2201      	movs	r2, #1
 80011b6:	2101      	movs	r1, #1
 80011b8:	4812      	ldr	r0, [pc, #72]	; (8001204 <init_TIM3_TIM4+0x94>)
 80011ba:	f7ff fbf9 	bl	80009b0 <TIM_ITConfig>
    TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 80011be:	2201      	movs	r2, #1
 80011c0:	2101      	movs	r1, #1
 80011c2:	4811      	ldr	r0, [pc, #68]	; (8001208 <init_TIM3_TIM4+0x98>)
 80011c4:	f7ff fbf4 	bl	80009b0 <TIM_ITConfig>

    NVIC_TimerConfig.NVIC_IRQChannel = TIM3_IRQn;
 80011c8:	231d      	movs	r3, #29
 80011ca:	703b      	strb	r3, [r7, #0]
    NVIC_TimerConfig.NVIC_IRQChannelCmd = ENABLE;
 80011cc:	2301      	movs	r3, #1
 80011ce:	70fb      	strb	r3, [r7, #3]
    // TODO: Check priorities
    NVIC_TimerConfig.NVIC_IRQChannelPreemptionPriority = 0x04;
 80011d0:	2304      	movs	r3, #4
 80011d2:	707b      	strb	r3, [r7, #1]
    NVIC_TimerConfig.NVIC_IRQChannelSubPriority = 0x01;
 80011d4:	2301      	movs	r3, #1
 80011d6:	70bb      	strb	r3, [r7, #2]
    NVIC_Init(&NVIC_TimerConfig);
 80011d8:	463b      	mov	r3, r7
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff f806 	bl	80001ec <NVIC_Init>
    NVIC_TimerConfig.NVIC_IRQChannel = TIM4_IRQn;
 80011e0:	231e      	movs	r3, #30
 80011e2:	703b      	strb	r3, [r7, #0]
    NVIC_Init(&NVIC_TimerConfig);
 80011e4:	463b      	mov	r3, r7
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff f800 	bl	80001ec <NVIC_Init>

    TIM_Cmd(TIM3, ENABLE);
 80011ec:	2101      	movs	r1, #1
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <init_TIM3_TIM4+0x94>)
 80011f0:	f7ff fbbe 	bl	8000970 <TIM_Cmd>
    TIM_Cmd(TIM4, ENABLE);
 80011f4:	2101      	movs	r1, #1
 80011f6:	4804      	ldr	r0, [pc, #16]	; (8001208 <init_TIM3_TIM4+0x98>)
 80011f8:	f7ff fbba 	bl	8000970 <TIM_Cmd>
}
 80011fc:	bf00      	nop
 80011fe:	3710      	adds	r7, #16
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40000400 	.word	0x40000400
 8001208:	40000800 	.word	0x40000800

0800120c <init_TIM2>:

// Inits TIM2 for 1ms interrupts
void init_TIM2(void){
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_TimerConfig;
	NVIC_InitTypeDef NVIC_TimerConfig;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001212:	2101      	movs	r1, #1
 8001214:	2001      	movs	r0, #1
 8001216:	f7ff fa89 	bl	800072c <RCC_APB1PeriphClockCmd>

	TIM_TimerConfig.TIM_Prescaler = 17;
 800121a:	2311      	movs	r3, #17
 800121c:	80bb      	strh	r3, [r7, #4]
	TIM_TimerConfig.TIM_CounterMode = TIM_CounterMode_Up;
 800121e:	2300      	movs	r3, #0
 8001220:	80fb      	strh	r3, [r7, #6]
	TIM_TimerConfig.TIM_Period = 4999;
 8001222:	f241 3387 	movw	r3, #4999	; 0x1387
 8001226:	60bb      	str	r3, [r7, #8]
	TIM_TimerConfig.TIM_ClockDivision = TIM_CKD_DIV1;
 8001228:	2300      	movs	r3, #0
 800122a:	81bb      	strh	r3, [r7, #12]
    TIM_TimeBaseInit(TIM2, &TIM_TimerConfig);
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	4619      	mov	r1, r3
 8001230:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001234:	f7ff fafc 	bl	8000830 <TIM_TimeBaseInit>

    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8001238:	2201      	movs	r2, #1
 800123a:	2101      	movs	r1, #1
 800123c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001240:	f7ff fbb6 	bl	80009b0 <TIM_ITConfig>

    NVIC_TimerConfig.NVIC_IRQChannel = TIM2_IRQn;
 8001244:	231c      	movs	r3, #28
 8001246:	703b      	strb	r3, [r7, #0]
    NVIC_TimerConfig.NVIC_IRQChannelCmd = ENABLE;
 8001248:	2301      	movs	r3, #1
 800124a:	70fb      	strb	r3, [r7, #3]
    // TODO: Check priorities
    NVIC_TimerConfig.NVIC_IRQChannelPreemptionPriority = 0x03;
 800124c:	2303      	movs	r3, #3
 800124e:	707b      	strb	r3, [r7, #1]
    NVIC_TimerConfig.NVIC_IRQChannelSubPriority = 0x01;
 8001250:	2301      	movs	r3, #1
 8001252:	70bb      	strb	r3, [r7, #2]
    NVIC_Init(&NVIC_TimerConfig);
 8001254:	463b      	mov	r3, r7
 8001256:	4618      	mov	r0, r3
 8001258:	f7fe ffc8 	bl	80001ec <NVIC_Init>

    TIM_Cmd(TIM2, ENABLE);
 800125c:	2101      	movs	r1, #1
 800125e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001262:	f7ff fb85 	bl	8000970 <TIM_Cmd>
}
 8001266:	bf00      	nop
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <TIM2_IRQHandler>:

// Executes the TIM2 RSI
void TIM2_IRQHandler(void) {
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != 0) {
 8001274:	2101      	movs	r1, #1
 8001276:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800127a:	f7ff fbbd 	bl	80009f8 <TIM_GetITStatus>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d014      	beq.n	80012ae <TIM2_IRQHandler+0x3e>

		counter_led++;
 8001284:	4b0b      	ldr	r3, [pc, #44]	; (80012b4 <TIM2_IRQHandler+0x44>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	3301      	adds	r3, #1
 800128a:	4a0a      	ldr	r2, [pc, #40]	; (80012b4 <TIM2_IRQHandler+0x44>)
 800128c:	6013      	str	r3, [r2, #0]
		if(counter_led >= 2000){
 800128e:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <TIM2_IRQHandler+0x44>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001296:	db05      	blt.n	80012a4 <TIM2_IRQHandler+0x34>
			counter_led = 0;
 8001298:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <TIM2_IRQHandler+0x44>)
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
			STM_EVAL_LEDToggle(LED3);
 800129e:	2000      	movs	r0, #0
 80012a0:	f7ff fc2c 	bl	8000afc <STM_EVAL_LEDToggle>
		}

		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 80012a4:	2101      	movs	r1, #1
 80012a6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80012aa:	f7ff fbcf 	bl	8000a4c <TIM_ClearITPendingBit>
	}
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20000030 	.word	0x20000030

080012b8 <TIM3_IRQHandler>:

// Executes the TIM3 RSI
void TIM3_IRQHandler(void) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM3, TIM_IT_Update) != 0) {
 80012bc:	2101      	movs	r1, #1
 80012be:	480a      	ldr	r0, [pc, #40]	; (80012e8 <TIM3_IRQHandler+0x30>)
 80012c0:	f7ff fb9a 	bl	80009f8 <TIM_GetITStatus>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d00c      	beq.n	80012e4 <TIM3_IRQHandler+0x2c>
		num_overflows_right++;
 80012ca:	4b08      	ldr	r3, [pc, #32]	; (80012ec <TIM3_IRQHandler+0x34>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	3301      	adds	r3, #1
 80012d0:	4a06      	ldr	r2, [pc, #24]	; (80012ec <TIM3_IRQHandler+0x34>)
 80012d2:	6013      	str	r3, [r2, #0]
		TIM_SetCounter(TIM3, 0);
 80012d4:	2100      	movs	r1, #0
 80012d6:	4804      	ldr	r0, [pc, #16]	; (80012e8 <TIM3_IRQHandler+0x30>)
 80012d8:	f7ff fb30 	bl	800093c <TIM_SetCounter>
		TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 80012dc:	2101      	movs	r1, #1
 80012de:	4802      	ldr	r0, [pc, #8]	; (80012e8 <TIM3_IRQHandler+0x30>)
 80012e0:	f7ff fbb4 	bl	8000a4c <TIM_ClearITPendingBit>
	}
}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40000400 	.word	0x40000400
 80012ec:	20000034 	.word	0x20000034

080012f0 <TIM4_IRQHandler>:

// Executes the TIM4 RSI
void TIM4_IRQHandler(void) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM4, TIM_IT_Update) != 0) {
 80012f4:	2101      	movs	r1, #1
 80012f6:	480a      	ldr	r0, [pc, #40]	; (8001320 <TIM4_IRQHandler+0x30>)
 80012f8:	f7ff fb7e 	bl	80009f8 <TIM_GetITStatus>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d00c      	beq.n	800131c <TIM4_IRQHandler+0x2c>
		num_overflows_left++;
 8001302:	4b08      	ldr	r3, [pc, #32]	; (8001324 <TIM4_IRQHandler+0x34>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	3301      	adds	r3, #1
 8001308:	4a06      	ldr	r2, [pc, #24]	; (8001324 <TIM4_IRQHandler+0x34>)
 800130a:	6013      	str	r3, [r2, #0]
		TIM_SetCounter(TIM4, 0);
 800130c:	2100      	movs	r1, #0
 800130e:	4804      	ldr	r0, [pc, #16]	; (8001320 <TIM4_IRQHandler+0x30>)
 8001310:	f7ff fb14 	bl	800093c <TIM_SetCounter>
		TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 8001314:	2101      	movs	r1, #1
 8001316:	4802      	ldr	r0, [pc, #8]	; (8001320 <TIM4_IRQHandler+0x30>)
 8001318:	f7ff fb98 	bl	8000a4c <TIM_ClearITPendingBit>
	}
}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40000800 	.word	0x40000800
 8001324:	20000038 	.word	0x20000038

08001328 <_calculate_rotation_speed>:

unsigned int _calculate_rotation_speed(unsigned int timer_count, unsigned long overflow_count){
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
	return 10*10*10*10*10*10*10*10/(32 * (timer_count +  65535 * overflow_count));
 8001332:	683a      	ldr	r2, [r7, #0]
 8001334:	4613      	mov	r3, r2
 8001336:	041b      	lsls	r3, r3, #16
 8001338:	1a9a      	subs	r2, r3, r2
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	015b      	lsls	r3, r3, #5
 8001340:	4a04      	ldr	r2, [pc, #16]	; (8001354 <_calculate_rotation_speed+0x2c>)
 8001342:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001346:	4618      	mov	r0, r3
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	05f5e100 	.word	0x05f5e100

08001358 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void) {
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
    if (EXTI_GetITStatus(EXTI_Line13) != 0) {
 800135c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001360:	f7ff f89e 	bl	80004a0 <EXTI_GetITStatus>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d01a      	beq.n	80013a0 <EXTI15_10_IRQHandler+0x48>

    	right_speed = _calculate_rotation_speed(TIM_GetCounter(TIM3), num_overflows_right);
 800136a:	481f      	ldr	r0, [pc, #124]	; (80013e8 <EXTI15_10_IRQHandler+0x90>)
 800136c:	f7ff faf4 	bl	8000958 <TIM_GetCounter>
 8001370:	4602      	mov	r2, r0
 8001372:	4b1e      	ldr	r3, [pc, #120]	; (80013ec <EXTI15_10_IRQHandler+0x94>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4619      	mov	r1, r3
 8001378:	4610      	mov	r0, r2
 800137a:	f7ff ffd5 	bl	8001328 <_calculate_rotation_speed>
 800137e:	4602      	mov	r2, r0
 8001380:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <EXTI15_10_IRQHandler+0x98>)
 8001382:	601a      	str	r2, [r3, #0]

    	TIM_SetCounter(TIM3, 0);
 8001384:	2100      	movs	r1, #0
 8001386:	4818      	ldr	r0, [pc, #96]	; (80013e8 <EXTI15_10_IRQHandler+0x90>)
 8001388:	f7ff fad8 	bl	800093c <TIM_SetCounter>
    	num_overflows_right = 0;
 800138c:	4b17      	ldr	r3, [pc, #92]	; (80013ec <EXTI15_10_IRQHandler+0x94>)
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]

    	STM_EVAL_LEDToggle(LED3); //TODO: Debug
 8001392:	2000      	movs	r0, #0
 8001394:	f7ff fbb2 	bl	8000afc <STM_EVAL_LEDToggle>
        EXTI_ClearITPendingBit(EXTI_Line13);
 8001398:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800139c:	f7ff f89a 	bl	80004d4 <EXTI_ClearITPendingBit>
    }
    if (EXTI_GetITStatus(EXTI_Line14) != 0) {
 80013a0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80013a4:	f7ff f87c 	bl	80004a0 <EXTI_GetITStatus>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d01a      	beq.n	80013e4 <EXTI15_10_IRQHandler+0x8c>

    	left_speed = _calculate_rotation_speed(TIM_GetCounter(TIM4), num_overflows_left);
 80013ae:	4811      	ldr	r0, [pc, #68]	; (80013f4 <EXTI15_10_IRQHandler+0x9c>)
 80013b0:	f7ff fad2 	bl	8000958 <TIM_GetCounter>
 80013b4:	4602      	mov	r2, r0
 80013b6:	4b10      	ldr	r3, [pc, #64]	; (80013f8 <EXTI15_10_IRQHandler+0xa0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4619      	mov	r1, r3
 80013bc:	4610      	mov	r0, r2
 80013be:	f7ff ffb3 	bl	8001328 <_calculate_rotation_speed>
 80013c2:	4602      	mov	r2, r0
 80013c4:	4b0d      	ldr	r3, [pc, #52]	; (80013fc <EXTI15_10_IRQHandler+0xa4>)
 80013c6:	601a      	str	r2, [r3, #0]

    	TIM_SetCounter(TIM4, 0);
 80013c8:	2100      	movs	r1, #0
 80013ca:	480a      	ldr	r0, [pc, #40]	; (80013f4 <EXTI15_10_IRQHandler+0x9c>)
 80013cc:	f7ff fab6 	bl	800093c <TIM_SetCounter>
    	num_overflows_left = 0;
 80013d0:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <EXTI15_10_IRQHandler+0xa0>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]

    	STM_EVAL_LEDToggle(LED4); //TODO: Debug
 80013d6:	2001      	movs	r0, #1
 80013d8:	f7ff fb90 	bl	8000afc <STM_EVAL_LEDToggle>
        EXTI_ClearITPendingBit(EXTI_Line14);
 80013dc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80013e0:	f7ff f878 	bl	80004d4 <EXTI_ClearITPendingBit>
    }
}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40000400 	.word	0x40000400
 80013ec:	20000034 	.word	0x20000034
 80013f0:	2000003c 	.word	0x2000003c
 80013f4:	40000800 	.word	0x40000800
 80013f8:	20000038 	.word	0x20000038
 80013fc:	20000040 	.word	0x20000040

08001400 <main>:

int main(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
	init_TIM2();
 8001404:	f7ff ff02 	bl	800120c <init_TIM2>
	init_TIM3_TIM4();
 8001408:	f7ff feb2 	bl	8001170 <init_TIM3_TIM4>
	init_TIM5();
 800140c:	f7ff fc22 	bl	8000c54 <init_TIM5>
	init_wheels_inputs();
 8001410:	f7ff fe64 	bl	80010dc <init_wheels_inputs>
	init_PB_user();
 8001414:	f7ff fe18 	bl	8001048 <init_PB_user>
	STM_EVAL_LEDInit(LED3);
 8001418:	2000      	movs	r0, #0
 800141a:	f7ff fb29 	bl	8000a70 <STM_EVAL_LEDInit>
	STM_EVAL_LEDInit(LED4);
 800141e:	2001      	movs	r0, #1
 8001420:	f7ff fb26 	bl	8000a70 <STM_EVAL_LEDInit>


	/* Infinite loop */
	while (1){
 8001424:	e7fe      	b.n	8001424 <main+0x24>

08001426 <sEE_TIMEOUT_UserCallback>:
/*
 * Callback used by stm324xg_eval_i2c_ee.c.
 * Refer to stm324xg_eval_i2c_ee.h for more info.
 */
uint32_t sEE_TIMEOUT_UserCallback(void)
{
 8001426:	b480      	push	{r7}
 8001428:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  while (1){
 800142a:	e7fe      	b.n	800142a <sEE_TIMEOUT_UserCallback+0x4>

0800142c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800142c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001464 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001430:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001432:	e003      	b.n	800143c <LoopCopyDataInit>

08001434 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001434:	4b0c      	ldr	r3, [pc, #48]	; (8001468 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001436:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001438:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800143a:	3104      	adds	r1, #4

0800143c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800143c:	480b      	ldr	r0, [pc, #44]	; (800146c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800143e:	4b0c      	ldr	r3, [pc, #48]	; (8001470 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001440:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001442:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001444:	d3f6      	bcc.n	8001434 <CopyDataInit>
  ldr  r2, =_sbss
 8001446:	4a0b      	ldr	r2, [pc, #44]	; (8001474 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001448:	e002      	b.n	8001450 <LoopFillZerobss>

0800144a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800144a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800144c:	f842 3b04 	str.w	r3, [r2], #4

08001450 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001450:	4b09      	ldr	r3, [pc, #36]	; (8001478 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001452:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001454:	d3f9      	bcc.n	800144a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001456:	f000 f841 	bl	80014dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800145a:	f000 f8f1 	bl	8001640 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800145e:	f7ff ffcf 	bl	8001400 <main>
  bx  lr    
 8001462:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001464:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001468:	080016e0 	.word	0x080016e0
  ldr  r0, =_sdata
 800146c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001470:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 8001474:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 8001478:	20000078 	.word	0x20000078

0800147c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800147c:	e7fe      	b.n	800147c <ADC_IRQHandler>

0800147e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001490:	e7fe      	b.n	8001490 <HardFault_Handler+0x4>

08001492 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001496:	e7fe      	b.n	8001496 <MemManage_Handler+0x4>

08001498 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800149c:	e7fe      	b.n	800149c <BusFault_Handler+0x4>

0800149e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80014a2:	e7fe      	b.n	80014a2 <UsageFault_Handler+0x4>

080014a4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
}
 80014a8:	bf00      	nop
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr

080014b2 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80014b2:	b480      	push	{r7}
 80014b4:	af00      	add	r7, sp, #0
}
 80014b6:	bf00      	nop
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr

080014ce <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80014d2:	bf00      	nop
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014e0:	4a16      	ldr	r2, [pc, #88]	; (800153c <SystemInit+0x60>)
 80014e2:	4b16      	ldr	r3, [pc, #88]	; (800153c <SystemInit+0x60>)
 80014e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014f0:	4a13      	ldr	r2, [pc, #76]	; (8001540 <SystemInit+0x64>)
 80014f2:	4b13      	ldr	r3, [pc, #76]	; (8001540 <SystemInit+0x64>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f043 0301 	orr.w	r3, r3, #1
 80014fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80014fc:	4b10      	ldr	r3, [pc, #64]	; (8001540 <SystemInit+0x64>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001502:	4a0f      	ldr	r2, [pc, #60]	; (8001540 <SystemInit+0x64>)
 8001504:	4b0e      	ldr	r3, [pc, #56]	; (8001540 <SystemInit+0x64>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800150c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001510:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001512:	4b0b      	ldr	r3, [pc, #44]	; (8001540 <SystemInit+0x64>)
 8001514:	4a0b      	ldr	r2, [pc, #44]	; (8001544 <SystemInit+0x68>)
 8001516:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001518:	4a09      	ldr	r2, [pc, #36]	; (8001540 <SystemInit+0x64>)
 800151a:	4b09      	ldr	r3, [pc, #36]	; (8001540 <SystemInit+0x64>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001522:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001524:	4b06      	ldr	r3, [pc, #24]	; (8001540 <SystemInit+0x64>)
 8001526:	2200      	movs	r2, #0
 8001528:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800152a:	f000 f80d 	bl	8001548 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800152e:	4b03      	ldr	r3, [pc, #12]	; (800153c <SystemInit+0x60>)
 8001530:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001534:	609a      	str	r2, [r3, #8]
#endif
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	e000ed00 	.word	0xe000ed00
 8001540:	40023800 	.word	0x40023800
 8001544:	24003010 	.word	0x24003010

08001548 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	607b      	str	r3, [r7, #4]
 8001552:	2300      	movs	r3, #0
 8001554:	603b      	str	r3, [r7, #0]
                   (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

#else /* PLL_SOURCE_HSE_BYPASS or PLL_SOURCE_HSE */

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001556:	4a36      	ldr	r2, [pc, #216]	; (8001630 <SetSysClock+0xe8>)
 8001558:	4b35      	ldr	r3, [pc, #212]	; (8001630 <SetSysClock+0xe8>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001560:	6013      	str	r3, [r2, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEBYP);
#endif   /* PLL_SOURCE_HSE_BYPASS */
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001562:	4b33      	ldr	r3, [pc, #204]	; (8001630 <SetSysClock+0xe8>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3301      	adds	r3, #1
 8001570:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d103      	bne.n	8001580 <SetSysClock+0x38>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800157e:	d1f0      	bne.n	8001562 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001580:	4b2b      	ldr	r3, [pc, #172]	; (8001630 <SetSysClock+0xe8>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d002      	beq.n	8001592 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800158c:	2301      	movs	r3, #1
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	e001      	b.n	8001596 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001592:	2300      	movs	r3, #0
 8001594:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	2b01      	cmp	r3, #1
 800159a:	d102      	bne.n	80015a2 <SetSysClock+0x5a>
  {
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800159c:	4b24      	ldr	r3, [pc, #144]	; (8001630 <SetSysClock+0xe8>)
 800159e:	4a25      	ldr	r2, [pc, #148]	; (8001634 <SetSysClock+0xec>)
 80015a0:	605a      	str	r2, [r3, #4]
         configuration. User can add here some code to deal with this error */
  }
#endif /*PLL_SOURCE_HSI*/
  
      /* Select regulator voltage output Scale 1 mode, System frequency up to 180 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80015a2:	4a23      	ldr	r2, [pc, #140]	; (8001630 <SetSysClock+0xe8>)
 80015a4:	4b22      	ldr	r3, [pc, #136]	; (8001630 <SetSysClock+0xe8>)
 80015a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015ac:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80015ae:	4a22      	ldr	r2, [pc, #136]	; (8001638 <SetSysClock+0xf0>)
 80015b0:	4b21      	ldr	r3, [pc, #132]	; (8001638 <SetSysClock+0xf0>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80015b8:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80015ba:	4a1d      	ldr	r2, [pc, #116]	; (8001630 <SetSysClock+0xe8>)
 80015bc:	4b1c      	ldr	r3, [pc, #112]	; (8001630 <SetSysClock+0xe8>)
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80015c2:	4a1b      	ldr	r2, [pc, #108]	; (8001630 <SetSysClock+0xe8>)
 80015c4:	4b1a      	ldr	r3, [pc, #104]	; (8001630 <SetSysClock+0xe8>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015cc:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80015ce:	4a18      	ldr	r2, [pc, #96]	; (8001630 <SetSysClock+0xe8>)
 80015d0:	4b17      	ldr	r3, [pc, #92]	; (8001630 <SetSysClock+0xe8>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80015d8:	6093      	str	r3, [r2, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80015da:	4a15      	ldr	r2, [pc, #84]	; (8001630 <SetSysClock+0xe8>)
 80015dc:	4b14      	ldr	r3, [pc, #80]	; (8001630 <SetSysClock+0xe8>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015e4:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80015e6:	bf00      	nop
 80015e8:	4b11      	ldr	r3, [pc, #68]	; (8001630 <SetSysClock+0xe8>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d0f9      	beq.n	80015e8 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80015f4:	4b11      	ldr	r3, [pc, #68]	; (800163c <SetSysClock+0xf4>)
 80015f6:	f240 7205 	movw	r2, #1797	; 0x705
 80015fa:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80015fc:	4a0c      	ldr	r2, [pc, #48]	; (8001630 <SetSysClock+0xe8>)
 80015fe:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <SetSysClock+0xe8>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	f023 0303 	bic.w	r3, r3, #3
 8001606:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001608:	4a09      	ldr	r2, [pc, #36]	; (8001630 <SetSysClock+0xe8>)
 800160a:	4b09      	ldr	r3, [pc, #36]	; (8001630 <SetSysClock+0xe8>)
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f043 0302 	orr.w	r3, r3, #2
 8001612:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001614:	bf00      	nop
 8001616:	4b06      	ldr	r3, [pc, #24]	; (8001630 <SetSysClock+0xe8>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f003 030c 	and.w	r3, r3, #12
 800161e:	2b08      	cmp	r3, #8
 8001620:	d1f9      	bne.n	8001616 <SetSysClock+0xce>
    {
    }
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	40023800 	.word	0x40023800
 8001634:	07405a08 	.word	0x07405a08
 8001638:	40007000 	.word	0x40007000
 800163c:	40023c00 	.word	0x40023c00

08001640 <__libc_init_array>:
 8001640:	b570      	push	{r4, r5, r6, lr}
 8001642:	4e0d      	ldr	r6, [pc, #52]	; (8001678 <__libc_init_array+0x38>)
 8001644:	4c0d      	ldr	r4, [pc, #52]	; (800167c <__libc_init_array+0x3c>)
 8001646:	1ba4      	subs	r4, r4, r6
 8001648:	10a4      	asrs	r4, r4, #2
 800164a:	2500      	movs	r5, #0
 800164c:	42a5      	cmp	r5, r4
 800164e:	d109      	bne.n	8001664 <__libc_init_array+0x24>
 8001650:	4e0b      	ldr	r6, [pc, #44]	; (8001680 <__libc_init_array+0x40>)
 8001652:	4c0c      	ldr	r4, [pc, #48]	; (8001684 <__libc_init_array+0x44>)
 8001654:	f000 f818 	bl	8001688 <_init>
 8001658:	1ba4      	subs	r4, r4, r6
 800165a:	10a4      	asrs	r4, r4, #2
 800165c:	2500      	movs	r5, #0
 800165e:	42a5      	cmp	r5, r4
 8001660:	d105      	bne.n	800166e <__libc_init_array+0x2e>
 8001662:	bd70      	pop	{r4, r5, r6, pc}
 8001664:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001668:	4798      	blx	r3
 800166a:	3501      	adds	r5, #1
 800166c:	e7ee      	b.n	800164c <__libc_init_array+0xc>
 800166e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001672:	4798      	blx	r3
 8001674:	3501      	adds	r5, #1
 8001676:	e7f2      	b.n	800165e <__libc_init_array+0x1e>
 8001678:	080016d8 	.word	0x080016d8
 800167c:	080016d8 	.word	0x080016d8
 8001680:	080016d8 	.word	0x080016d8
 8001684:	080016dc 	.word	0x080016dc

08001688 <_init>:
 8001688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800168a:	bf00      	nop
 800168c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800168e:	bc08      	pop	{r3}
 8001690:	469e      	mov	lr, r3
 8001692:	4770      	bx	lr

08001694 <_fini>:
 8001694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001696:	bf00      	nop
 8001698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800169a:	bc08      	pop	{r3}
 800169c:	469e      	mov	lr, r3
 800169e:	4770      	bx	lr
