{
	"cts__timing__setup__tns__pre_repair": -25805.1,
	"cts__timing__setup__ws__pre_repair": -154.554,
	"cts__clock__skew__setup__pre_repair": 16.1827,
	"cts__clock__skew__hold__pre_repair": 16.1827,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.396489,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.700653,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 366,
	"cts__timing__drv__hold_violation_count__pre_repair": 260,
	"cts__design__io__pre_repair": 388,
	"cts__design__die__area__pre_repair": 6214.96,
	"cts__design__core__area__pre_repair": 5569.33,
	"cts__design__instance__count__pre_repair": 22657,
	"cts__design__instance__area__pre_repair": 2521.95,
	"cts__design__instance__count__stdcell__pre_repair": 22657,
	"cts__design__instance__area__stdcell__pre_repair": 2521.95,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.452828,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.452828,
	"cts__timing__setup__tns__post_repair": -25805.1,
	"cts__timing__setup__ws__post_repair": -154.554,
	"cts__clock__skew__setup__post_repair": 16.1827,
	"cts__clock__skew__hold__post_repair": 16.1827,
	"cts__timing__drv__max_slew_limit__post_repair": 0.396489,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.700653,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 366,
	"cts__timing__drv__hold_violation_count__post_repair": 260,
	"cts__design__io__post_repair": 388,
	"cts__design__die__area__post_repair": 6214.96,
	"cts__design__core__area__post_repair": 5569.33,
	"cts__design__instance__count__post_repair": 22657,
	"cts__design__instance__area__post_repair": 2521.95,
	"cts__design__instance__count__stdcell__post_repair": 22657,
	"cts__design__instance__area__stdcell__post_repair": 2521.95,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.452828,
	"cts__design__instance__utilization__stdcell__post_repair": 0.452828,
	"cts__design__instance__displacement__total": 254.673,
	"cts__design__instance__displacement__mean": 0.011,
	"cts__design__instance__displacement__max": 3.726,
	"cts__route__wirelength__estimated": 74140.8,
	"cts__design__instance__count__setup_buffer": 2598,
	"cts__design__instance__count__hold_buffer": 671,
	"cts__design__instance__displacement__total": 5328.95,
	"cts__design__instance__displacement__mean": 0.205,
	"cts__design__instance__displacement__max": 9.075,
	"cts__route__wirelength__estimated": 91242.7,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -1899.22,
	"cts__timing__setup__ws": -31.3465,
	"cts__clock__skew__setup": 15.5339,
	"cts__clock__skew__hold": 15.5339,
	"cts__timing__drv__max_slew_limit": 0.441885,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.700014,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 126,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 388,
	"cts__design__die__area": 6214.96,
	"cts__design__core__area": 5569.33,
	"cts__design__instance__count": 25926,
	"cts__design__instance__area": 2844.24,
	"cts__design__instance__count__stdcell": 25926,
	"cts__design__instance__area__stdcell": 2844.24,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.510697,
	"cts__design__instance__utilization__stdcell": 0.510697
}