// Seed: 2938306528
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd30,
    parameter id_3 = 32'd78
) (
    input wand id_0,
    input uwire id_1,
    input tri1 _id_2,
    input supply1 _id_3
);
  wire [-1 : 1] id_5;
  parameter integer id_6 = 1;
  wire id_7;
  tri1 [id_3 : 1] id_8;
  assign id_8 = -1;
  logic [1  +  -1 : -1  -  1 'd0] id_9, id_10, id_11;
  wire id_12;
  ;
  wor [id_2 : 1] id_13;
  wire id_14;
  logic id_15 = 1;
  assign id_15 = -1'b0;
  assign id_13 = -1'b0;
  assign id_14 = id_5;
  assign {id_15, -1, -1, id_14} = id_14;
  wire id_16;
  ;
  logic id_17 = -1 - -1, id_18 = -1, id_19;
  module_0 modCall_1 (
      id_6,
      id_11
  );
endmodule
