Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c0f32034c6724ed8aa72a34cb54781c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port sw [C:/Users/chris/Documents/Lab_6/Lab_6.srcs/sources_1/new/topmodule.v:224]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port sw [C:/Users/chris/Documents/Lab_6/Lab_6.srcs/sources_1/new/topmodule.v:234]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
