

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_77_2'
================================================================
* Date:           Tue Nov 25 01:19:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.201 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_2  |       10|       10|         2|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_val_1 = alloca i32 1" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 5 'alloca' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_idx = alloca i32 1" [mlp.cpp:75->mlp.cpp:95]   --->   Operation 6 'alloca' 'max_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %max_val"   --->   Operation 8 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln77 = store i4 1, i4 %i" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 9 'store' 'store_ln77' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln75 = store i32 0, i32 %max_idx" [mlp.cpp:75->mlp.cpp:95]   --->   Operation 10 'store' 'store_ln75' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln76 = store i16 %max_val_read, i16 %max_val_1" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 11 'store' 'store_ln76' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.77ns)   --->   "%icmp_ln77 = icmp_eq  i4 %i_1, i4 10" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 14 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.body13.i.split, void %_Z16mlp_demo_predicti.exit.exitStub" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 15 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %i_1" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 16 'zext' 'zext_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln77" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 17 'getelementptr' 'output_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.15ns)   --->   "%output_load = load i4 %output_addr" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 18 'load' 'output_load' <Predicate = (!icmp_ln77)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (1.77ns)   --->   "%add_ln77 = add i4 %i_1, i4 1" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 19 'add' 'add_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln77 = store i4 %add_ln77, i4 %i" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 20 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.20>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%max_idx_2 = load i32 %max_idx" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 21 'load' 'max_idx_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %max_idx_2" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 22 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%max_val_1_load = load i16 %max_val_1" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 23 'load' 'max_val_1_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 24 'specpipeline' 'specpipeline_ln76' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln76 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln76' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 26 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:2.15ns O:2.15ns )   --->   "%output_load = load i4 %output_addr" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 27 'load' 'output_load' <Predicate = (!icmp_ln77)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 28 [1/1] (2.14ns)   --->   "%icmp_ln78 = icmp_sgt  i16 %output_load, i16 %max_val_1_load" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 28 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln77)> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.29ns)   --->   "%max_val_2 = select i1 %icmp_ln78, i16 %output_load, i16 %max_val_1_load" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 29 'select' 'max_val_2' <Predicate = (!icmp_ln77)> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i4 %i_1" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 30 'zext' 'zext_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.79ns)   --->   "%max_idx_3 = select i1 %icmp_ln78, i32 %zext_ln78, i32 %max_idx_2" [mlp.cpp:78->mlp.cpp:95]   --->   Operation 31 'select' 'max_idx_3' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln75 = store i32 %max_idx_3, i32 %max_idx" [mlp.cpp:75->mlp.cpp:95]   --->   Operation 32 'store' 'store_ln75' <Predicate = (!icmp_ln77)> <Delay = 1.61>
ST_2 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln76 = store i16 %max_val_2, i16 %max_val_1" [mlp.cpp:76->mlp.cpp:95]   --->   Operation 33 'store' 'store_ln76' <Predicate = (!icmp_ln77)> <Delay = 1.61>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.body13.i" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 34 'br' 'br_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %max_idx_out, i4 %trunc_ln77" [mlp.cpp:77->mlp.cpp:95]   --->   Operation 35 'write' 'write_ln77' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.997ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln77', mlp.cpp:77->mlp.cpp:95) of constant 1 on local variable 'i', mlp.cpp:77->mlp.cpp:95 [8]  (1.610 ns)
	'load' operation 4 bit ('i', mlp.cpp:77->mlp.cpp:95) on local variable 'i', mlp.cpp:77->mlp.cpp:95 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', mlp.cpp:77->mlp.cpp:95) [16]  (1.777 ns)
	'store' operation 0 bit ('store_ln77', mlp.cpp:77->mlp.cpp:95) of variable 'add_ln77', mlp.cpp:77->mlp.cpp:95 on local variable 'i', mlp.cpp:77->mlp.cpp:95 [31]  (1.610 ns)

 <State 2>: 7.201ns
The critical path consists of the following:
	'load' operation 16 bit ('output_load', mlp.cpp:78->mlp.cpp:95) on array 'output_r' [25]  (2.152 ns)
	'icmp' operation 1 bit ('icmp_ln78', mlp.cpp:78->mlp.cpp:95) [26]  (2.146 ns)
	'select' operation 16 bit ('max_val', mlp.cpp:78->mlp.cpp:95) [27]  (1.293 ns)
	'store' operation 0 bit ('store_ln76', mlp.cpp:76->mlp.cpp:95) of variable 'max_val', mlp.cpp:78->mlp.cpp:95 on local variable 'max_val', mlp.cpp:76->mlp.cpp:95 [33]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
