<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml xilinx_pcie_2_1_ep_7x.twx xilinx_pcie_2_1_ep_7x.ncd -o
xilinx_pcie_2_1_ep_7x.twr xilinx_pcie_2_1_ep_7x.pcf

</twCmdLine><twDesign>xilinx_pcie_2_1_ep_7x.ncd</twDesign><twDesignPath>xilinx_pcie_2_1_ep_7x.ncd</twDesignPath><twPCF>xilinx_pcie_2_1_ep_7x.pcf</twPCF><twPcfPath>xilinx_pcie_2_1_ep_7x.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y1.GTREFCLK1" clockNet="sys_clk"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tgtxper_GTNORTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y4.GTNORTHREFCLK1" clockNet="sys_clk"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y3.GTREFCLK1" clockNet="sys_clk"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>28718</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11995</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.781</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_8 (SLICE_X1Y27.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.219</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_8</twDest><twTotPathDel>6.549</twTotPathDel><twClkSkew dest = "1.534" src = "1.575">0.041</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT&lt;0&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>775</twFanCnt><twDelInfo twEdge="twRising">5.874</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt&lt;11&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_8</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>5.874</twRouteDel><twTotDel>6.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_9 (SLICE_X1Y27.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.219</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_9</twDest><twTotPathDel>6.549</twTotPathDel><twClkSkew dest = "1.534" src = "1.575">0.041</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT&lt;0&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>775</twFanCnt><twDelInfo twEdge="twRising">5.874</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt&lt;11&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_9</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>5.874</twRouteDel><twTotDel>6.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_10 (SLICE_X1Y27.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.219</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_10</twDest><twTotPathDel>6.549</twTotPathDel><twClkSkew dest = "1.534" src = "1.575">0.041</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT&lt;0&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>775</twFanCnt><twDelInfo twEdge="twRising">5.874</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt&lt;11&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_10</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>5.874</twRouteDel><twTotDel>6.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_10 (SLICE_X53Y151.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/fsm_tx_FSM_FFd4</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_10</twDest><twTotPathDel>0.301</twTotPathDel><twClkSkew dest = "0.763" src = "0.466">-0.297</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/fsm_tx_FSM_FFd4</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X53Y148.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/fsm_tx_FSM_FFd6</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/fsm_tx_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y151.D6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/fsm_tx_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y151.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff&lt;10&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/fsm_tx[5]_txeq_control_reg2[1]_select_60_OUT&lt;10&gt;</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff_10</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.234</twRouteDel><twTotDel>0.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1 (SLICE_X13Y159.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1</twDest><twTotPathDel>0.365</twTotPathDel><twClkSkew dest = "1.461" src = "1.172">-0.289</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X18Y159.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/fsm_FSM_FFd2</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y159.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.036</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/fsm_fsm[4]_GND_232_o_equal_38_o1</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_DCLK_IN</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y0.DRPDI11), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_11</twSrc><twDest BELType="HSIO">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>0.360</twTotPathDel><twClkSkew dest = "0.926" src = "0.573">-0.353</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_11</twSrc><twDest BELType='HSIO'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X55Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg&lt;13&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_11</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y0.DRPDI11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>GTXE2_CHANNEL_X0Y0.DRPCLK</twSite><twDelType>Tgtxckc_DI</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>0.008</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_DCLK_IN</twDestClk><twPctLog>2.2</twPctLog><twPctRoute>97.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="1.600" period="8.000" constraintValue="8.000" deviceLimit="6.400" freqLimit="156.250" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y1.DRPCLK" clockNet="PIPE_DCLK_IN"/><twPinLimit anchorID="26" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="1.600" period="8.000" constraintValue="8.000" deviceLimit="6.400" freqLimit="156.250" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" locationPin="GTXE2_COMMON_X0Y1.DRPCLK" clockNet="PIPE_DCLK_IN"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="1.600" period="8.000" constraintValue="8.000" deviceLimit="6.400" freqLimit="156.250" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y4.DRPCLK" clockNet="PIPE_DCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>1409</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1120</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y17.DIADI7), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.757</twTotPathDel><twClkSkew dest = "1.308" src = "1.374">0.066</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA52</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y17.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.583</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y17.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.583</twRouteDel><twTotDel>3.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y18.DIPADIP1), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.196</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.675</twTotPathDel><twClkSkew dest = "1.310" src = "1.374">0.064</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA62</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y18.DIPADIP1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y18.CLKARDCLKU</twSite><twDelType>Trdck_DIPA</twDelType><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.185</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>3.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y27.ADDRARDADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.676</twTotPathDel><twClkSkew dest = "1.188" src = "1.247">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWADDR7</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y27.ADDRARDADDRL10</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.616</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_rx_waddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y27.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>2.616</twRouteDel><twTotDel>3.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y18.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.784" src = "0.521">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA30</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.537</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y18.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.273</twLogDel><twRouteDel>0.537</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>-103.4</twPctLog><twPctRoute>203.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X2Y17.DIADI4), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.256</twTotPathDel><twClkSkew dest = "0.776" src = "0.521">-0.255</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA49</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y17.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.519</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;49&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y17.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.263</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>0.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>-102.7</twPctLog><twPctRoute>202.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y26.DIPADIP0), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.236</twTotPathDel><twClkSkew dest = "0.696" src = "0.461">-0.235</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWDATA44</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twFalling">0.014</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y26.DIPADIP0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.518</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_rx_wdata&lt;44&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y26.CLKARDCLKL</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.282</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>0.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>-119.5</twPctLog><twPctRoute>219.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="PIPE_USERCLK1_IN"/><twPinLimit anchorID="43" type="MINPERIOD" name="Trper_CLKA" slack="1.817" period="4.000" constraintValue="4.000" deviceLimit="2.183" freqLimit="458.085" physResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" logResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" locationPin="RAMB36_X2Y14.CLKARDCLKL" clockNet="PIPE_USERCLK1_IN"/><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA" slack="1.817" period="4.000" constraintValue="4.000" deviceLimit="2.183" freqLimit="458.085" physResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" logResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" locationPin="RAMB36_X2Y14.CLKARDCLKU" clockNet="PIPE_USERCLK1_IN"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>68546</twItemCnt><twErrCntSetup>264</twErrCntSetup><twErrCntEndPt>264</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13851</twEndPtCnt><twPathErrCnt>955</twPathErrCnt><twMinPer>5.095</twMinPer></twConstHead><twPathRptBanner iPaths="74" iCriticalPaths="4" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev_61 (SLICE_X18Y54.CX), 74 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.095</twSlack><twSrc BELType="RAM">app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev_61</twDest><twTotPathDel>4.700</twTotPathDel><twClkSkew dest = "1.171" src = "1.501">0.330</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev_61</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X0Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>RAMB36_X0Y2.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/dw1_data_reg&lt;29&gt;</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>app/dout_b_dpram&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>app/Mmux_s_axis_tx_tdata101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>s_axis_tx_tdata&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.004</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev&lt;28&gt;</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev_61</twBEL></twPathDel><twLogDel>2.182</twLogDel><twRouteDel>2.518</twRouteDel><twTotDel>4.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.095</twSlack><twSrc BELType="RAM">app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev_61</twDest><twTotPathDel>4.700</twTotPathDel><twClkSkew dest = "1.171" src = "1.501">0.330</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev_61</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X0Y2.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>RAMB36_X0Y2.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/dw1_data_reg&lt;29&gt;</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>app/dout_b_dpram&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>app/Mmux_s_axis_tx_tdata101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>s_axis_tx_tdata&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.004</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev&lt;28&gt;</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev_61</twBEL></twPathDel><twLogDel>2.182</twLogDel><twRouteDel>2.518</twRouteDel><twTotDel>4.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.008</twSlack><twSrc BELType="RAM">app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev_61</twDest><twTotPathDel>4.620</twTotPathDel><twClkSkew dest = "1.171" src = "1.494">0.323</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev_61</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X1Y3.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>RAMB36_X1Y3.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/dw1_data_reg&lt;29&gt;</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>app/dout_b_dpram&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>app/Mmux_s_axis_tx_tdata101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>s_axis_tx_tdata&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.004</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev&lt;28&gt;</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tdata_prev_61</twBEL></twPathDel><twLogDel>2.182</twLogDel><twRouteDel>2.438</twRouteDel><twTotDel>4.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="74" iCriticalPaths="4" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata_61 (SLICE_X20Y54.D4), 74 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.060</twSlack><twSrc BELType="RAM">app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata_61</twDest><twTotPathDel>4.664</twTotPathDel><twClkSkew dest = "1.170" src = "1.501">0.331</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata_61</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X0Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>RAMB36_X0Y2.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/dw1_data_reg&lt;29&gt;</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>app/dout_b_dpram&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>app/Mmux_s_axis_tx_tdata101</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>s_axis_tx_tdata&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/Mmux_S_AXIS_TX_TDATA[63]_tdata_prev[63]_mux_10_OUT581</twBEL><twBEL>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata_61</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>2.498</twRouteDel><twTotDel>4.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.060</twSlack><twSrc BELType="RAM">app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata_61</twDest><twTotPathDel>4.664</twTotPathDel><twClkSkew dest = "1.170" src = "1.501">0.331</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata_61</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X0Y2.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>RAMB36_X0Y2.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/dw1_data_reg&lt;29&gt;</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>app/dout_b_dpram&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>app/Mmux_s_axis_tx_tdata101</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>s_axis_tx_tdata&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/Mmux_S_AXIS_TX_TDATA[63]_tdata_prev[63]_mux_10_OUT581</twBEL><twBEL>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata_61</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>2.498</twRouteDel><twTotDel>4.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.973</twSlack><twSrc BELType="RAM">app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata_61</twDest><twTotPathDel>4.584</twTotPathDel><twClkSkew dest = "1.170" src = "1.494">0.324</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata_61</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y3.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>RAMB36_X1Y3.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/dw1_data_reg&lt;29&gt;</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>app/dout_b_dpram&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>app/Mmux_s_axis_tx_tdata101</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>s_axis_tx_tdata&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/Mmux_S_AXIS_TX_TDATA[63]_tdata_prev[63]_mux_10_OUT581</twBEL><twBEL>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata_61</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>2.418</twRouteDel><twTotDel>4.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="74" iCriticalPaths="4" sType="EndPoint">Paths for end point app/debug_ila/U0/I_DQ.G_DW[89].U_DQ (SLICE_X21Y54.AX), 74 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.030</twSlack><twSrc BELType="RAM">app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">app/debug_ila/U0/I_DQ.G_DW[89].U_DQ</twDest><twTotPathDel>4.634</twTotPathDel><twClkSkew dest = "1.170" src = "1.501">0.331</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>app/debug_ila/U0/I_DQ.G_DW[89].U_DQ</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X0Y2.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>RAMB36_X0Y2.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/dw1_data_reg&lt;29&gt;</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>app/dout_b_dpram&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>app/Mmux_s_axis_tx_tdata101</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>s_axis_tx_tdata&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;91&gt;</twComp><twBEL>app/debug_ila/U0/I_DQ.G_DW[89].U_DQ</twBEL></twPathDel><twLogDel>2.220</twLogDel><twRouteDel>2.414</twRouteDel><twTotDel>4.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.030</twSlack><twSrc BELType="RAM">app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">app/debug_ila/U0/I_DQ.G_DW[89].U_DQ</twDest><twTotPathDel>4.634</twTotPathDel><twClkSkew dest = "1.170" src = "1.501">0.331</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>app/debug_ila/U0/I_DQ.G_DW[89].U_DQ</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X0Y2.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>RAMB36_X0Y2.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/dw1_data_reg&lt;29&gt;</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>app/dout_b_dpram&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>app/Mmux_s_axis_tx_tdata101</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>s_axis_tx_tdata&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;91&gt;</twComp><twBEL>app/debug_ila/U0/I_DQ.G_DW[89].U_DQ</twBEL></twPathDel><twLogDel>2.220</twLogDel><twRouteDel>2.414</twRouteDel><twTotDel>4.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.943</twSlack><twSrc BELType="RAM">app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">app/debug_ila/U0/I_DQ.G_DW[89].U_DQ</twDest><twTotPathDel>4.554</twTotPathDel><twClkSkew dest = "1.170" src = "1.494">0.324</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>app/debug_ila/U0/I_DQ.G_DW[89].U_DQ</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X1Y3.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>RAMB36_X1Y3.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/dw1_data_reg&lt;29&gt;</twComp><twBEL>app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux221</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>app/dout_b_dpram&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tdata&lt;61&gt;</twComp><twBEL>app/Mmux_s_axis_tx_tdata101</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>s_axis_tx_tdata&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;91&gt;</twComp><twBEL>app/debug_ila/U0/I_DQ.G_DW[89].U_DQ</twBEL></twPathDel><twLogDel>2.220</twLogDel><twRouteDel>2.334</twRouteDel><twTotDel>4.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 (RAMB36_X1Y38.DIBDI22), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1175].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.065</twTotPathDel><twClkSkew dest = "0.361" src = "0.296">-0.065</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1175].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X18Y190.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;1179&gt;</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1175].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y38.DIBDI22</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;1175&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y38.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.145</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>-223.1</twPctLog><twPctRoute>323.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 (RAMB36_X0Y27.DIBDI31), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1113].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.070</twTotPathDel><twClkSkew dest = "0.359" src = "0.289">-0.070</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1113].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X10Y129.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;1111&gt;</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1113].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y27.DIBDI31</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;1113&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y27.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.178</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>-254.3</twPctLog><twPctRoute>354.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 (RAMB36_X0Y30.DIPBDIP3), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[988].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.333</twTotPathDel><twClkSkew dest = "0.807" src = "0.474">-0.333</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[988].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X10Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;985&gt;</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[988].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y30.DIPBDIP3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;988&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y30.CLKBWRCLKU</twSite><twDelType>Trckd_DIPB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.178</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>-53.5</twPctLog><twPctRoute>153.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="PIPE_USERCLK2_IN"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB" slack="1.817" period="4.000" constraintValue="4.000" deviceLimit="2.183" freqLimit="458.085" physResource="app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X1Y10.CLKBWRCLKL" clockNet="PIPE_USERCLK2_IN"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="1.817" period="4.000" constraintValue="4.000" deviceLimit="2.183" freqLimit="458.085" physResource="app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="app/uut_CircularBuffer/uut_dpram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X1Y10.CLKBWRCLKU" clockNet="PIPE_USERCLK2_IN"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>3499</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1471</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.800</twMaxDel></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2 (SLICE_X10Y124.C5), 27 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>4.200</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twDest><twTotPathDel>3.581</twTotPathDel><twClkSkew dest = "0.646" src = "0.674">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X22Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y125.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_phy_status_q</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT411</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT481</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT48</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y124.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y124.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT37</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>3.081</twRouteDel><twTotDel>3.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>4.427</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/ratedone</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twDest><twTotPathDel>3.358</twTotPathDel><twClkSkew dest = "0.646" src = "0.670">0.024</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/ratedone</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X20Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/txratedone</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/ratedone</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y125.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/ratedone</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_phy_status_q</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT411</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT481</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT48</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y124.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y124.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT37</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>2.858</twRouteDel><twTotDel>3.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>4.789</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twDest><twTotPathDel>2.992</twTotPathDel><twClkSkew dest = "0.646" src = "0.674">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X22Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y125.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_phy_status_q</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT411</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT481</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y124.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT48</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y124.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT37</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twBEL></twPathDel><twLogDel>0.447</twLogDel><twRouteDel>2.545</twRouteDel><twTotDel>2.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_2 (SLICE_X7Y147.C5), 27 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathFromToDelay"><twSlack>4.395</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/ratedone</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_2</twDest><twTotPathDel>3.183</twTotPathDel><twClkSkew dest = "1.219" src = "1.450">0.231</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/ratedone</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y153.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/ratedone</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/ratedone</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y151.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/ratedone</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT411</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y148.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_233</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT481</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y148.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT48</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_233</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y147.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y147.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y147.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y147.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT37</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_2</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.645</twRouteDel><twTotDel>3.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>4.430</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/gen3_exit</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_2</twDest><twTotPathDel>3.411</twTotPathDel><twClkSkew dest = "0.721" src = "0.689">-0.032</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/gen3_exit</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X20Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/gen3_exit</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/gen3_exit</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y151.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/gen3_exit</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT411</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y148.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_233</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT481</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y148.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT48</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_233</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y147.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y147.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y147.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y147.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT37</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_2</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.873</twRouteDel><twTotDel>3.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>5.014</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/ratedone</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_2</twDest><twTotPathDel>2.564</twTotPathDel><twClkSkew dest = "1.219" src = "1.450">0.231</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/ratedone</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y153.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/ratedone</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/ratedone</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y151.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/ratedone</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT411</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y148.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_233</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT481</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y147.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT48</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y147.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y147.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT33</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y147.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT37</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_2</twBEL></twPathDel><twLogDel>0.485</twLogDel><twRouteDel>2.079</twRouteDel><twTotDel>2.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0 (SLICE_X10Y124.A2), 22 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathFromToDelay"><twSlack>4.462</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twDest><twTotPathDel>3.319</twTotPathDel><twClkSkew dest = "0.646" src = "0.674">0.028</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X22Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y125.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_exit</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_phy_status_q</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT411</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT481</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT48</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT1</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT13</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT113</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>2.870</twRouteDel><twTotDel>3.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathFromToDelay"><twSlack>4.689</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/ratedone</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twDest><twTotPathDel>3.096</twTotPathDel><twClkSkew dest = "0.646" src = "0.670">0.024</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/ratedone</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X20Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/txratedone</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/ratedone</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y125.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/ratedone</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y125.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_phy_status_q</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT411</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT41</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT32</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT481</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_wide_mux_75_OUT48</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT1</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT13</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT113</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>2.647</twRouteDel><twTotDel>3.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathFromToDelay"><twSlack>5.141</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/txsync_done_reg2</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twDest><twTotPathDel>2.642</twTotPathDel><twClkSkew dest = "0.646" src = "0.672">0.026</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/txsync_done_reg2</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X23Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/txratedone_reg2</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/txsync_done_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/txsync_done_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT1</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT13</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT12</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT1</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT13</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT113</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twBEL></twPathDel><twLogDel>0.357</twLogDel><twRouteDel>2.285</twRouteDel><twTotDel>2.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1 (SLICE_X40Y179.A2), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="93"><twSlack>0.000</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1</twDest><twClkSkew dest = "1.438" src = "1.152">0.286</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X40Y180.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y179.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y179.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.044</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg2</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/Mmux_DRP_X16X20_MODE_GND_237_o_MUX_551_o11</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_DCLK_IN</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1 (SLICE_X48Y138.A5), 1 path
</twPathRptBanner><twRacePath anchorID="94"><twSlack>0.016</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1</twDest><twClkSkew dest = "1.350" src = "1.078">0.272</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X36Y138.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y138.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y138.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg2</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/Mmux_DRP_X16_GND_237_o_MUX_552_o11</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_DCLK_IN</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txratedone (SLICE_X12Y152.A6), 1 path
</twPathRptBanner><twRacePath anchorID="95"><twSlack>0.022</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txratedone</twDest><twClkSkew dest = "0.773" src = "0.476">0.297</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txratedone</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X9Y147.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y152.A6</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y152.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rxratedone</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txratedone_glue_set</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/txratedone</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="96" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="97" slack="0.100" skew="0.560" arrv1name="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv1="1.349" arrv2name="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.080" uncert="0.191"/><twClkSkewLimit anchorID="98" slack="0.108" skew="0.560" arrv1name="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" arrv1="1.347" arrv2name="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.080" uncert="0.185"/></twConst><twConstRollupTable uID="1" anchorID="99"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="12.738" errors="0" errorRollup="264" items="0" itemsRollup="102172"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.781" actualRollup="N/A" errors="0" errorRollup="0" items="28718" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="1.900" errors="0" errorRollup="0" items="1409" itemsRollup="3499"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="8.000" prefType="maxdelay" actual="3.800" actualRollup="N/A" errors="0" errorRollup="0" items="3499" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="5.095" actualRollup="N/A" errors="264" errorRollup="0" items="68546" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="100">1</twUnmetConstCnt><twDataSheet anchorID="101" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="102"><twErrCnt>264</twErrCnt><twScore>87845</twScore><twSetupScore>87845</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>102172</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>32613</twConnCnt></twConstCov><twStats anchorID="103"><twMinPer>6.781</twMinPer><twFootnote number="1" /><twMaxFreq>147.471</twMaxFreq><twMaxFromToDel>3.800</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Oct 14 17:21:31 2014 </twTimestamp></twFoot><twClientInfo anchorID="104"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 472 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
