NDSummary.OnToolTipsLoaded("File18:uvm_reg_mem_hdl_paths_seq.svh",{344:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype344\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_mem_hdl_paths_seq</div></div></div><div class=\"TTSummary\">Verify the correctness of HDL paths specified for registers and memories.</div></div>",346:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype346\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">string</span> abstractions[$]</div></div><div class=\"TTSummary\">If set, check the HDL paths for the specified design abstractions.&nbsp; If empty, check the HDL path for the default design abstraction, as specified with uvm_reg_block::set_default_hdl_path()</div></div>"});