

================================================================
== Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_189_4'
================================================================
* Date:           Sun May  7 10:30:15 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.612 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_189_4  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.05>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln188_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %add_ln188"   --->   Operation 7 'read' 'add_ln188_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln188_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln188"   --->   Operation 8 'read' 'zext_ln188_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [src/deBin.cpp:193]   --->   Operation 11 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.13ns)   --->   "%icmp_ln189 = icmp_eq  i3 %i_3, i3 4" [src/deBin.cpp:189]   --->   Operation 13 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.65ns)   --->   "%add_ln193 = add i3 %i_3, i3 1" [src/deBin.cpp:193]   --->   Operation 15 'add' 'add_ln193' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %icmp_ln189, void %.split16, void %.exitStub" [src/deBin.cpp:189]   --->   Operation 16 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i3 %i_3" [src/deBin.cpp:193]   --->   Operation 17 'zext' 'zext_ln193' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln193_1 = add i4 %zext_ln188_read, i4 %zext_ln193" [src/deBin.cpp:193]   --->   Operation 18 'add' 'add_ln193_1' <Predicate = (!icmp_ln189)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln193_1 = zext i4 %add_ln193_1" [src/deBin.cpp:193]   --->   Operation 19 'zext' 'zext_ln193_1' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sao_offset_abs_addr = getelementptr i8 %sao_offset_abs, i64 0, i64 %zext_ln193_1" [src/deBin.cpp:193]   --->   Operation 20 'getelementptr' 'sao_offset_abs_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%sao_offset_abs_load = load i4 %sao_offset_abs_addr" [src/deBin.cpp:193]   --->   Operation 21 'load' 'sao_offset_abs_load' <Predicate = (!icmp_ln189)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln193 = store i3 %add_ln193, i3 %i" [src/deBin.cpp:193]   --->   Operation 22 'store' 'store_ln193' <Predicate = (!icmp_ln189)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sao_offset_sign_addr = getelementptr i1 %sao_offset_sign, i64 0, i64 %zext_ln193_1" [src/deBin.cpp:190]   --->   Operation 23 'getelementptr' 'sao_offset_sign_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%sao_offset_sign_load = load i4 %sao_offset_sign_addr" [src/deBin.cpp:190]   --->   Operation 24 'load' 'sao_offset_sign_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%sao_offset_abs_load = load i4 %sao_offset_abs_addr" [src/deBin.cpp:193]   --->   Operation 25 'load' 'sao_offset_abs_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln189)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.61>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/deBin.cpp:189]   --->   Operation 26 'specloopname' 'specloopname_ln189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (2.32ns)   --->   "%sao_offset_sign_load = load i4 %sao_offset_sign_addr" [src/deBin.cpp:190]   --->   Operation 27 'load' 'sao_offset_sign_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 12> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln193_2 = zext i3 %add_ln193" [src/deBin.cpp:193]   --->   Operation 28 'zext' 'zext_ln193_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln193_2 = add i4 %add_ln188_read, i4 %zext_ln193_2" [src/deBin.cpp:193]   --->   Operation 29 'add' 'add_ln193_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln193_3 = zext i4 %add_ln193_2" [src/deBin.cpp:193]   --->   Operation 30 'zext' 'zext_ln193_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%out_SaoOffsetVal_addr = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln193_3" [src/deBin.cpp:193]   --->   Operation 31 'getelementptr' 'out_SaoOffsetVal_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i8 %sao_offset_abs_load" [src/deBin.cpp:191]   --->   Operation 32 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.91ns)   --->   "%sub_ln191 = sub i9 0, i9 %zext_ln191" [src/deBin.cpp:191]   --->   Operation 33 'sub' 'sub_ln191' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.96ns)   --->   "%select_ln190 = select i1 %sao_offset_sign_load, i9 %sub_ln191, i9 %zext_ln191" [src/deBin.cpp:190]   --->   Operation 34 'select' 'select_ln190' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i9 %select_ln190" [src/deBin.cpp:191]   --->   Operation 35 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.32ns)   --->   "%store_ln191 = store i16 %sext_ln191, i4 %out_SaoOffsetVal_addr" [src/deBin.cpp:191]   --->   Operation 36 'store' 'store_ln191' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.06ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', src/deBin.cpp:193) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln193_1', src/deBin.cpp:193) [20]  (1.74 ns)
	'getelementptr' operation ('sao_offset_abs_addr', src/deBin.cpp:193) [22]  (0 ns)
	'load' operation ('sao_offset_abs_load', src/deBin.cpp:193) on array 'sao_offset_abs' [30]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('sao_offset_sign_addr', src/deBin.cpp:190) [23]  (0 ns)
	'load' operation ('sao_offset_sign_load', src/deBin.cpp:190) on array 'sao_offset_sign' [25]  (2.32 ns)

 <State 3>: 5.61ns
The critical path consists of the following:
	'load' operation ('sao_offset_sign_load', src/deBin.cpp:190) on array 'sao_offset_sign' [25]  (2.32 ns)
	'select' operation ('select_ln190', src/deBin.cpp:190) [33]  (0.968 ns)
	'store' operation ('store_ln191', src/deBin.cpp:191) of variable 'sext_ln191', src/deBin.cpp:191 on array 'out_SaoOffsetVal' [35]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
