{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650522433405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650522433412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 01:27:08 2022 " "Processing started: Thu Apr 21 01:27:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650522433412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650522433412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Module5_Sample_HW -c Module5_Sample_HW " "Command: quartus_sta Module5_Sample_HW -c Module5_Sample_HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650522433412 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650522433588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650522438331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650522438332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522438383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522438384 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650522440283 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1650522440283 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650522440409 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650522440409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1650522440410 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650522440412 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_nios_system_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650522440443 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650522440459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1650522440498 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1650522440499 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650522441414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441507 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441510 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441510 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1650522441513 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650522441517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441520 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441520 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441521 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441522 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441528 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441536 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441544 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441544 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441550 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441556 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441560 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441565 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441569 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441576 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441577 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441582 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441585 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441591 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441593 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441601 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441609 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441614 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441614 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441617 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441622 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441628 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441632 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441635 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441642 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441649 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441650 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441656 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441663 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441666 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441669 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441678 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441681 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441684 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441689 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441696 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441697 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441700 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441707 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441714 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441717 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441719 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441729 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441733 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441736 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441746 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441746 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441749 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441752 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441752 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441761 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441764 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441764 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441767 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441767 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441768 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441769 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441776 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441779 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441782 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441783 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441785 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441796 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441796 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441798 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441801 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441809 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441812 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441815 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441817 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441822 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441826 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441829 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441832 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441837 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_qsys_hps_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at top_qsys_hps_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441844 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top_qsys_hps_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at top_qsys_hps_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1650522441847 ""}  } { { "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" "" { Text "C:/Users/ASUS/OneDrive/Escritorio/Mango/project/Module5_Sample_HW/top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1650522441847 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/top_qsys_hps_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650522441851 ""}
{ "Info" "ISTA_SDC_FOUND" "top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'top_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650522441871 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522441930 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522441930 "|top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522441930 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522441930 "|top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522441930 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522441930 "|top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522441977 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650522441977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522445750 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650522445751 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522445776 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650522445776 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650522445782 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1650522445830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.574 " "Worst-case setup slack is 1.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.574               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.506               0.000 FPGA_CLK1_50  " "    7.506               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 altera_reserved_tck  " "    9.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522446329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.164               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 FPGA_CLK1_50  " "    0.266               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522446429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.040 " "Worst-case recovery slack is 3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.040               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.040               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.809               0.000 FPGA_CLK1_50  " "   12.809               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.987               0.000 altera_reserved_tck  " "   17.987               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522446461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.562               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 FPGA_CLK1_50  " "    0.587               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.116               0.000 altera_reserved_tck  " "    1.116               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522446495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.523 " "Worst-case minimum pulse width slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.523               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.540               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.824               0.000 FPGA_CLK1_50  " "    8.824               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.604               0.000 altera_reserved_tck  " "   18.604               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522446506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522446506 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 74 synchronizer chains. " "Report Metastability: Found 74 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522446656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522446656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 74 " "Number of Synchronizer Chains Found: 74" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522446656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522446656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522446656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.979 ns " "Worst Case Available Settling Time: 13.979 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522446656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522446656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522446656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522446656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522446656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522446656 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522446656 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1650522446818 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650522447505 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522448951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522448951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522448951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522448951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522448951 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522448951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522449007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449062 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449062 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522449062 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522449118 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522449118 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650522449200 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1650522449200 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" {  } {  } 0 0 "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" 0 0 "Timing Analyzer" 0 0 1650522449201 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" 0 0 "Timing Analyzer" 0 0 1650522449201 ""}
{ "Info" "0" "" "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" {  } {  } 0 0 "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" 0 0 "Timing Analyzer" 0 0 1650522449201 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" 0 0 "Timing Analyzer" 0 0 1650522449201 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" 0 0 "Timing Analyzer" 0 0 1650522449201 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" {  } {  } 0 0 "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" 0 0 "Timing Analyzer" 0 0 1650522449201 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" {  } {  } 0 0 "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" 0 0 "Timing Analyzer" 0 0 1650522449201 ""}
{ "Info" "0" "" "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" {  } {  } 0 0 "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" 0 0 "Timing Analyzer" 0 0 1650522449201 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1650522449393 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650522449468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650522463047 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522464229 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522464229 "|top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522464229 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522464229 "|top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522464229 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522464229 "|top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522464275 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650522464275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522467877 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650522467878 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522467898 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650522467898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.573 " "Worst-case setup slack is 1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.573               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.918               0.000 FPGA_CLK1_50  " "    7.918               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 altera_reserved_tck  " "    9.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522468255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 altera_reserved_tck  " "    0.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.216               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 FPGA_CLK1_50  " "    0.254               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522468381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.130 " "Worst-case recovery slack is 3.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.130               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.089               0.000 FPGA_CLK1_50  " "   13.089               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.138               0.000 altera_reserved_tck  " "   18.138               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522468439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 FPGA_CLK1_50  " "    0.485               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.590               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 altera_reserved_tck  " "    1.043               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522468496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.525 " "Worst-case minimum pulse width slack is 0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.525               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.546               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.787               0.000 FPGA_CLK1_50  " "    8.787               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.625               0.000 altera_reserved_tck  " "   18.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522468536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522468536 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 74 synchronizer chains. " "Report Metastability: Found 74 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522468682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522468682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 74 " "Number of Synchronizer Chains Found: 74" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522468682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522468682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522468682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.372 ns " "Worst Case Available Settling Time: 14.372 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522468682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522468682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522468682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522468682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522468682 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522468682 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522468682 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1650522468905 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650522469599 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522470986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522470986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522470986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522470986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522470986 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522470986 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471071 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522471071 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471155 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522471155 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522471242 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522471242 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650522471355 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1650522471355 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" {  } {  } 0 0 "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" 0 0 "Timing Analyzer" 0 0 1650522471356 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" 0 0 "Timing Analyzer" 0 0 1650522471356 ""}
{ "Info" "0" "" "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" {  } {  } 0 0 "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" 0 0 "Timing Analyzer" 0 0 1650522471356 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" 0 0 "Timing Analyzer" 0 0 1650522471356 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" {  } {  } 0 0 "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" 0 0 "Timing Analyzer" 0 0 1650522471356 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" {  } {  } 0 0 "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" 0 0 "Timing Analyzer" 0 0 1650522471356 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" {  } {  } 0 0 "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" 0 0 "Timing Analyzer" 0 0 1650522471357 ""}
{ "Info" "0" "" "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" {  } {  } 0 0 "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" 0 0 "Timing Analyzer" 0 0 1650522471357 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1650522471601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650522471999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650522481074 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522482016 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522482016 "|top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522482016 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522482016 "|top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522482017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522482017 "|top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522482062 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650522482062 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522485630 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650522485630 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522485649 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650522485649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522485828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522485828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522485828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.295               0.000 altera_reserved_tck  " "   12.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522485828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.399               0.000 FPGA_CLK1_50  " "   12.399               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522485828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522485828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.030 " "Worst-case hold slack is 0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522485979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522485979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 altera_reserved_tck  " "    0.030               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522485979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.083               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522485979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 FPGA_CLK1_50  " "    0.143               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522485979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522485979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.731 " "Worst-case recovery slack is 3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.731               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.685               0.000 FPGA_CLK1_50  " "   15.685               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.537               0.000 altera_reserved_tck  " "   19.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522486069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.384 " "Worst-case removal slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 FPGA_CLK1_50  " "    0.384               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 altera_reserved_tck  " "    0.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522486159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.493               0.000 FPGA_CLK1_50  " "    8.493               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.578               0.000 altera_reserved_tck  " "   18.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522486230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522486230 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 74 synchronizer chains. " "Report Metastability: Found 74 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522486385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522486385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 74 " "Number of Synchronizer Chains Found: 74" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522486385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522486385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522486385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.825 ns " "Worst Case Available Settling Time: 15.825 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522486385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522486385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522486385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522486385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522486385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522486385 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522486385 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1650522486733 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650522487437 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489143 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522489143 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489259 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522489259 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489376 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522489376 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522489493 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522489493 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650522489636 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1650522489636 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" {  } {  } 0 0 "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" 0 0 "Timing Analyzer" 0 0 1650522489637 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" 0 0 "Timing Analyzer" 0 0 1650522489637 ""}
{ "Info" "0" "" "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" {  } {  } 0 0 "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" 0 0 "Timing Analyzer" 0 0 1650522489637 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" 0 0 "Timing Analyzer" 0 0 1650522489637 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" 0 0 "Timing Analyzer" 0 0 1650522489637 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" {  } {  } 0 0 "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" 0 0 "Timing Analyzer" 0 0 1650522489637 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" 0 0 "Timing Analyzer" 0 0 1650522489637 ""}
{ "Info" "0" "" "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" {  } {  } 0 0 "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" 0 0 "Timing Analyzer" 0 0 1650522489637 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1650522489953 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522490771 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522490771 "|top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522490771 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522490771 "|top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650522490771 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650522490771 "|top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_system\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios_system\|nios2_gen2\|cpu\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: top_qsys:u0\|top_qsys_nios_system:nios_system\|top_qsys_nios_system_nios2_gen2:nios2_gen2\|top_qsys_nios_system_nios2_gen2_cpu:cpu\|top_qsys_nios_system_nios2_gen2_cpu_nios2_oci:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_oci\|top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem:the_top_qsys_nios_system_nios2_gen2_cpu_nios2_ocimem\|top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram_module:top_qsys_nios_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650522490814 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650522490814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522494414 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650522494414 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1650522494435 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1650522494435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.676               0.000 altera_reserved_tck  " "   12.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.952               0.000 FPGA_CLK1_50  " "   13.952               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522494645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.007 " "Worst-case hold slack is 0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 altera_reserved_tck  " "    0.007               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.076               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 FPGA_CLK1_50  " "    0.123               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522494828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.843 " "Worst-case recovery slack is 3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.843               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.390               0.000 FPGA_CLK1_50  " "   16.390               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.691               0.000 altera_reserved_tck  " "   19.691               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522494946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522494946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.215 " "Worst-case removal slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522495072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522495072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 FPGA_CLK1_50  " "    0.215               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522495072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 altera_reserved_tck  " "    0.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522495072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.463               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522495072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522495072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.895               0.000 top_qsys:u0\|top_qsys_hps_system:hps_system\|top_qsys_hps_system_hps_0:hps_0\|top_qsys_hps_system_hps_0_hps_io:hps_io\|top_qsys_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.421               0.000 FPGA_CLK1_50  " "    8.421               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522495174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.626               0.000 altera_reserved_tck  " "   18.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650522495174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650522495174 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 74 synchronizer chains. " "Report Metastability: Found 74 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522495324 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522495324 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 74 " "Number of Synchronizer Chains Found: 74" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522495324 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522495324 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.554" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522495324 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.694 ns " "Worst Case Available Settling Time: 16.694 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522495324 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522495324 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522495324 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522495324 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522495324 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650522495324 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522495324 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1650522495847 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650522496535 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522498715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522498715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522498715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522498715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522498715 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522498715 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522498861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522498861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522498861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522498861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522498861 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522498861 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522499005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522499005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522499005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522499005 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522499005 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522499005 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_system\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522499156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522499156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522499156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522499156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650522499156 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650522499156 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_system\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1650522499329 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1650522499330 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" {  } {  } 0 0 "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" 0 0 "Timing Analyzer" 0 0 1650522499330 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" 0 0 "Timing Analyzer" 0 0 1650522499330 ""}
{ "Info" "0" "" "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" {  } {  } 0 0 "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" 0 0 "Timing Analyzer" 0 0 1650522499330 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" 0 0 "Timing Analyzer" 0 0 1650522499330 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" {  } {  } 0 0 "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" 0 0 "Timing Analyzer" 0 0 1650522499330 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" {  } {  } 0 0 "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" 0 0 "Timing Analyzer" 0 0 1650522499330 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" 0 0 "Timing Analyzer" 0 0 1650522499331 ""}
{ "Info" "0" "" "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" {  } {  } 0 0 "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" 0 0 "Timing Analyzer" 0 0 1650522499331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650522503509 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650522503511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 138 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6104 " "Peak virtual memory: 6104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650522504628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 01:28:24 2022 " "Processing ended: Thu Apr 21 01:28:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650522504628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650522504628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650522504628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650522504628 ""}
