Active-HDL 15.0.261.9132 2025-02-15 18:37:55

Elaboration top modules:
Architecture                  Bloques(MAC)


-------------------------------------------------------------------------------------------------------
Entity            | Architecture | Library    | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------------------
MAC               | Bloques      | fir_filter |      | 15.0.261.9132 (Windows64) | -O3
multiplicador_n_m | aritmetica   | fir_filter |      | 15.0.261.9132 (Windows64) | -O3
sumador_n         | aritmetica   | fir_filter |      | 15.0.261.9132 (Windows64) | -O3
registro_ac       | simple       | fir_filter |      | 15.0.261.9132 (Windows64) | -O3
registro_r        | simple       | fir_filter |      | 15.0.261.9132 (Windows64) | -O3
contador_cdhb_n   | simple       | fir_filter |      | 15.0.261.9132 (Windows64) | -O3
FSM_MAC           | fsm          | fir_filter |      | 15.0.261.9132 (Windows64) | -O3
-------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------
VHDL Package                     | Library    | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------------------
standard                         | std        |      |                           | <unavailable>
TEXTIO                           | std        |      | 15.0.261.9132 (Windows64) |  -2019
std_logic_1164                   | ieee       |      | 15.0.261.9132 (Windows64) |  -2008
std_logic_arith                  | ieee       |      | 15.0.261.9132 (Windows64) | <unavailable>
STD_LOGIC_UNSIGNED               | ieee       |      | 15.0.261.9132 (Windows64) | <unavailable>
-------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------
Library                          | Comment
-------------------------------------------------------------------------------------------------------
fir_filter                       | None
ieee                             | Standard IEEE packages library
std                              | Standard VHDL library
-------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+mac mac bloques


The performance of simulation is reduced. Version Student Edition
