
---------- Begin Simulation Statistics ----------
final_tick                                14034678500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 250170                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436628                       # Number of bytes of host memory used
host_op_rate                                   420490                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    58.80                       # Real time elapsed on the host
host_tick_rate                              238673383                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14710717                       # Number of instructions simulated
sim_ops                                      24726034                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014035                       # Number of seconds simulated
sim_ticks                                 14034678500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4710717                       # Number of instructions committed
system.cpu0.committedOps                      7798103                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              5.958590                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2338597                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     807429                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2443                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     363170                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       13061367                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.167825                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2130580                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          248                       # TLB misses on write requests
system.cpu0.numCycles                        28069229                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               6408      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                6476338     83.05%     83.13% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.08%     83.21% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1571      0.02%     83.23% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      1.79%     85.02% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     85.02% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     85.02% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     85.02% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     85.02% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     85.02% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     85.02% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     85.02% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.02%     85.04% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     85.04% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.02%     85.06% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     85.06% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.02%     85.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.23%     85.31% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     85.31% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     85.31% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.01%     85.31% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     85.31% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     85.31% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     85.31% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.37%     85.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     85.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     85.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.45%     86.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     86.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     86.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.63%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     86.76% # Class of committed instruction
system.cpu0.op_class_0::MemRead                603238      7.74%     94.49% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               303330      3.89%     98.38% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      1.04%     99.42% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.58%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 7798103                       # Class of committed instruction
system.cpu0.tickCycles                       15007862                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               88                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             27                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              27                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     88                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.806936                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872036                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157456                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2427                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003176                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1714                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5141527                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.356260                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443214                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          212                       # TLB misses on write requests
system.cpu1.numCycles                        28069357                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927830                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        95649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        192323                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       427846                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          405                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       855757                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            405                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              81471                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40965                       # Transaction distribution
system.membus.trans_dist::CleanEvict            54684                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15203                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15203                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81471                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       288997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       288997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 288997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8808896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8808896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8808896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96674                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96674    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96674                       # Request fanout histogram
system.membus.reqLayer4.occupancy           389242500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          511157250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2065565                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2065565                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2065565                       # number of overall hits
system.cpu0.icache.overall_hits::total        2065565                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        64951                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         64951                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        64951                       # number of overall misses
system.cpu0.icache.overall_misses::total        64951                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1211185000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1211185000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1211185000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1211185000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2130516                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2130516                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2130516                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2130516                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.030486                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030486                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.030486                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030486                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 18647.672861                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18647.672861                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 18647.672861                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18647.672861                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        64935                       # number of writebacks
system.cpu0.icache.writebacks::total            64935                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        64951                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        64951                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        64951                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        64951                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1146234000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1146234000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1146234000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1146234000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.030486                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.030486                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.030486                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.030486                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17647.672861                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17647.672861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17647.672861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17647.672861                       # average overall mshr miss latency
system.cpu0.icache.replacements                 64935                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2065565                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2065565                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        64951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        64951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1211185000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1211185000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2130516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2130516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.030486                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030486                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 18647.672861                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18647.672861                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        64951                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        64951                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1146234000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1146234000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.030486                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.030486                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17647.672861                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17647.672861                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999020                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2130516                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            64951                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            32.801897                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999020                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17109079                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17109079                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1012507                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1012507                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1012564                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1012564                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       137437                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        137437                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       137494                       # number of overall misses
system.cpu0.dcache.overall_misses::total       137494                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   7124390500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7124390500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   7124390500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7124390500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1149944                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1149944                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1150058                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1150058                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.119516                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.119516                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.119554                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.119554                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 51837.500091                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51837.500091                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 51816.010153                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51816.010153                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        79587                       # number of writebacks
system.cpu0.dcache.writebacks::total            79587                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9764                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9764                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       127673                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       127673                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       127730                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       127730                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   6437250500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6437250500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   6438378500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6438378500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.111025                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.111025                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.111064                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.111064                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 50419.826432                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50419.826432                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 50406.157520                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50406.157520                       # average overall mshr miss latency
system.cpu0.dcache.replacements                127713                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       682782                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         682782                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       118375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       118375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5992571000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5992571000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       801157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       801157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.147755                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.147755                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 50623.619852                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50623.619852                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       116911                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       116911                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5808175500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5808175500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.145928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.145928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 49680.316651                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 49680.316651                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       329725                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        329725                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        19062                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        19062                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1131819500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1131819500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       348787                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       348787                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054652                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054652                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59375.695100                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59375.695100                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8300                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8300                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        10762                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        10762                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    629075000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    629075000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030856                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030856                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58453.354395                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58453.354395                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1128000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1128000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 19789.473684                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 19789.473684                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999076                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1140293                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           127729                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.927440                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999076                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          9328193                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         9328193                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429319                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429319                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429319                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429319                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13848                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13848                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13848                       # number of overall misses
system.cpu1.icache.overall_misses::total        13848                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    365768000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    365768000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    365768000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    365768000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443167                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443167                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443167                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443167                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005668                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005668                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005668                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005668                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26413.056037                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26413.056037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26413.056037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26413.056037                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13832                       # number of writebacks
system.cpu1.icache.writebacks::total            13832                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13848                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13848                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13848                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13848                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    351920000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    351920000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    351920000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    351920000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005668                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005668                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005668                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005668                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25413.056037                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25413.056037                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25413.056037                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25413.056037                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13832                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429319                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429319                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13848                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13848                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    365768000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    365768000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005668                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005668                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26413.056037                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26413.056037                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13848                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13848                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    351920000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    351920000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25413.056037                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25413.056037                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998974                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443167                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13848                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.427426                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998974                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559184                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559184                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861427                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861427                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861876                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861876                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226525                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226525                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233467                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233467                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4080870492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4080870492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4080870492                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4080870492                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087952                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087952                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095343                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095343                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037209                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037209                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038303                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038303                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18015.099843                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18015.099843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17479.431748                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17479.431748                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1632                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.645161                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60615                       # number of writebacks
system.cpu1.dcache.writebacks::total            60615                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8886                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8886                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217639                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221382                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221382                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3627800000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3627800000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3926860000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3926860000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16668.887470                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16668.887470                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17737.937140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17737.937140                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221366                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983146                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983146                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163117                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163117                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2437271500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2437271500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14941.860750                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14941.860750                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          480                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          480                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162637                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162637                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2252678500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2252678500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13850.959499                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13850.959499                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878281                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878281                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63408                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63408                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1643598992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1643598992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032656                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032656                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 25921.003533                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25921.003533                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8406                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8406                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1375121500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1375121500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25001.299953                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25001.299953                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          449                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          449                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         6942                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6942                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.939250                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.939250                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    299060000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    299060000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 79898.477157                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 79898.477157                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998885                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083258                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221382                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.478557                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998885                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984126                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984126                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               60637                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               53309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11310                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              205981                       # number of demand (read+write) hits
system.l2.demand_hits::total                   331237                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              60637                       # number of overall hits
system.l2.overall_hits::.cpu0.data              53309                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11310                       # number of overall hits
system.l2.overall_hits::.cpu1.data             205981                       # number of overall hits
system.l2.overall_hits::total                  331237                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             74421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2538                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             15401                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96674                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4314                       # number of overall misses
system.l2.overall_misses::.cpu0.data            74421                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2538                       # number of overall misses
system.l2.overall_misses::.cpu1.data            15401                       # number of overall misses
system.l2.overall_misses::total                 96674                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    357443000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   5678371500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    207439000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1282410000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7525663500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    357443000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   5678371500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    207439000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1282410000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7525663500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           64951                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          127730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13848                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221382                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427911                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          64951                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         127730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13848                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221382                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427911                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.066419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.582643                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.183276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.069568                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225921                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.066419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.582643                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.183276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.069568                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225921                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82856.513676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76300.661104                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81733.254531                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83267.969612                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77845.785837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82856.513676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76300.661104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81733.254531                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83267.969612                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77845.785837                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40965                       # number of writebacks
system.l2.writebacks::total                     40965                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         4314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        74421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        15401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             96674                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        74421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        15401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96674                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    314303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   4934161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    182059000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1128400000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6558923500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    314303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   4934161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    182059000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1128400000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6558923500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.066419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.582643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.183276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.069568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225921                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.066419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.582643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.183276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.069568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225921                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72856.513676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66300.661104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71733.254531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73267.969612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67845.785837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72856.513676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66300.661104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71733.254531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73267.969612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67845.785837                       # average overall mshr miss latency
system.l2.replacements                          96044                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140202                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140202                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        78767                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            78767                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        78767                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        78767                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             3195                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50561                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7636                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15203                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    577596500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    648522000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1226118500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        10762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.703122                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.138831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.231175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 76330.976609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84929.544264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80649.773071                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7567                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    501926500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    572162000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1074088500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.703122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.138831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.231175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 66330.976609                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74929.544264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70649.773071                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         60637                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71947                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6852                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    357443000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    207439000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    564882000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        64951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13848                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          78799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.066419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.183276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.086955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82856.513676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81733.254531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82440.455342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2538                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    314303000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    182059000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    496362000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.066419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.183276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.086955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72856.513676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71733.254531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72440.455342                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        50114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            208729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        66854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7765                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   5100775000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    633888000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5734663000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       116968                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.571558                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.046670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.263348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76297.229784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81633.998712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76852.584462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        66854                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   4432235000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    556238000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4988473000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.571558                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.046670                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.263348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66297.229784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71633.998712                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66852.584462                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.417384                       # Cycle average of tags in use
system.l2.tags.total_refs                      855745                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97068                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.815933                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.292714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       40.051773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      443.014783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       74.833384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      443.224731                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.432632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.073079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.432837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998454                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6943116                       # Number of tag accesses
system.l2.tags.data_accesses                  6943116                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        276096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       4762944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        162432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        985664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6187136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       276096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       162432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        438528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2621760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2621760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          74421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          15401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               96674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40965                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40965                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19672414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        339369655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         11573617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70230608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             440846294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19672414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     11573617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31246031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186805847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186805847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186805847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19672414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       339369655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        11573617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70230608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            627652140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     40764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     72550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     15256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000536180500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2420                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2420                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              230450                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38417                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40965                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40965                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2016                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   201                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5439                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    825200750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  473290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2600038250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8717.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27467.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    80235                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   36491                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40965                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    464.201447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   281.688882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.342938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4238     22.71%     22.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4292     22.99%     45.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1497      8.02%     53.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1026      5.50%     59.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1087      5.82%     65.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          570      3.05%     68.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          495      2.65%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          438      2.35%     73.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5022     26.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18665                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.102893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.069653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.310842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2013     83.18%     83.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           208      8.60%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            44      1.82%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           31      1.28%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.33%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.29%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           13      0.54%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           13      0.54%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           11      0.45%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           14      0.58%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           15      0.62%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           15      0.62%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.17%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            4      0.17%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.17%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.21%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.04%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.04%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2420                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.832645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.804055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.989657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1373     56.74%     56.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              123      5.08%     61.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              884     36.53%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      1.49%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2420                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6058112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  129024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2607040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6187136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2621760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       431.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    440.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14034610000                       # Total gap between requests
system.mem_ctrls.avgGap                     101966.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       276096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      4643200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       162432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       976384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2607040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19672413.586103878915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 330837646.191895306110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 11573617.450517302379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 69569388.425962164998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185757016.094098627567                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        74421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        15401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        40965                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    137414750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1888630000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     77904250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    496089250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 336508815500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31853.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25377.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30695.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32211.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8214544.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             71235780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             37858920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           379198260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          114949620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1107581280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5233891050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        981829440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7926544350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.782752                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2498451750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    468520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11067706750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             62046600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             32974755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           296659860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97687080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1107581280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4886782140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1274131680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7757863395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.763884                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3260394250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    468520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10305764250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            362146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       181167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        78767                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          263956                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65764                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65764                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         78799                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283348                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       194837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       383172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1283667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8312704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     13268224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1771520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18047808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41400256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           96044                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2621760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           523955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000775                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027826                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 523549     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    406      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             523955                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          646847500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332124896                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20784475                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191888908                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          97451450                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14034678500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
