Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat Dec 02 09:41:21 2023
| Host         : oager_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_controller_top_struc_cfg_timing_summary_routed.rpt -rpx vga_controller_top_struc_cfg_timing_summary_routed.rpx
| Design       : vga_controller_top_struc_cfg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 487 register/latch pins with no clock driven by root clock pin: i_src_mux/s_mc8051_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1207 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.465        0.000                      0                 1291        0.124        0.000                      0                 1291        4.500        0.000                       0                   544  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               2.465        0.000                      0                 1291        0.124        0.000                      0                 1291        4.500        0.000                       0                   544  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 i_src_mux/s_mem23_loc_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_src_mux/s_rgb_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 2.272ns (30.262%)  route 5.236ns (69.738%))
  Logic Levels:           8  (CARRY4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.559     5.080    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X45Y16         FDCE                                         r  i_src_mux/s_mem23_loc_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  i_src_mux/s_mem23_loc_y_reg[5]/Q
                         net (fo=15, routed)          1.018     6.555    i_src_mux/s_mem23_loc_y_reg[6]_0[5]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.152     6.707 r  i_src_mux/_carry__0_i_5/O
                         net (fo=3, routed)           0.464     7.170    i_src_mux/_carry__0_i_5_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.348     7.518 r  i_src_mux/_carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.518    i_src_mux/_carry__1_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.009 r  i_src_mux/_carry__1/CO[1]
                         net (fo=3, routed)           0.589     8.598    i_vga_ctrl/CO[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I2_O)        0.329     8.927 r  i_vga_ctrl/s_rgb_o[11]_i_2__2/O
                         net (fo=13, routed)          1.100    10.028    i_mem_ctrl_2/s_pixel_x_o_reg[9]
    SLICE_X46Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.152 r  i_mem_ctrl_2/s_rgb_o[11]_i_7/O
                         net (fo=1, routed)           0.575    10.727    i_mem_ctrl_3/s_pixel_x_o_reg[9]_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.851 r  i_mem_ctrl_3/s_rgb_o[11]_i_4/O
                         net (fo=12, routed)          0.832    11.683    i_mem_ctrl_3/s_rgb_o_reg[0]
    SLICE_X48Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.807 r  i_mem_ctrl_3/s_rgb_o[1]_i_2/O
                         net (fo=1, routed)           0.657    12.464    i_mem_ctrl_3/s_rgb_o[1]_i_2_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    12.588 r  i_mem_ctrl_3/s_rgb_o[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.588    i_src_mux/D[1]
    SLICE_X47Y12         FDCE                                         r  i_src_mux/s_rgb_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.444    14.785    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X47Y12         FDCE                                         r  i_src_mux/s_rgb_o_reg[1]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X47Y12         FDCE (Setup_fdce_C_D)        0.029    15.053    i_src_mux/s_rgb_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 i_src_mux/s_mem23_loc_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_src_mux/s_rgb_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 2.272ns (30.808%)  route 5.103ns (69.192%))
  Logic Levels:           8  (CARRY4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.559     5.080    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X45Y16         FDCE                                         r  i_src_mux/s_mem23_loc_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  i_src_mux/s_mem23_loc_y_reg[5]/Q
                         net (fo=15, routed)          1.018     6.555    i_src_mux/s_mem23_loc_y_reg[6]_0[5]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.152     6.707 r  i_src_mux/_carry__0_i_5/O
                         net (fo=3, routed)           0.464     7.170    i_src_mux/_carry__0_i_5_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.348     7.518 r  i_src_mux/_carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.518    i_src_mux/_carry__1_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.009 r  i_src_mux/_carry__1/CO[1]
                         net (fo=3, routed)           0.589     8.598    i_vga_ctrl/CO[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I2_O)        0.329     8.927 r  i_vga_ctrl/s_rgb_o[11]_i_2__2/O
                         net (fo=13, routed)          1.100    10.028    i_mem_ctrl_2/s_pixel_x_o_reg[9]
    SLICE_X46Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.152 r  i_mem_ctrl_2/s_rgb_o[11]_i_7/O
                         net (fo=1, routed)           0.575    10.727    i_mem_ctrl_3/s_pixel_x_o_reg[9]_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.851 r  i_mem_ctrl_3/s_rgb_o[11]_i_4/O
                         net (fo=12, routed)          0.832    11.682    i_mem_ctrl_3/s_rgb_o_reg[0]
    SLICE_X48Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.806 r  i_mem_ctrl_3/s_rgb_o[2]_i_2__0/O
                         net (fo=1, routed)           0.524    12.331    i_mem_ctrl_3/s_rgb_o[2]_i_2__0_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.455 r  i_mem_ctrl_3/s_rgb_o[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.455    i_src_mux/D[2]
    SLICE_X47Y13         FDCE                                         r  i_src_mux/s_rgb_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.443    14.784    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X47Y13         FDCE                                         r  i_src_mux/s_rgb_o_reg[2]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X47Y13         FDCE (Setup_fdce_C_D)        0.029    15.052    i_src_mux/s_rgb_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 i_src_mux/s_mem23_loc_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_src_mux/s_rgb_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 2.272ns (30.610%)  route 5.150ns (69.390%))
  Logic Levels:           8  (CARRY4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.559     5.080    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X45Y16         FDCE                                         r  i_src_mux/s_mem23_loc_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  i_src_mux/s_mem23_loc_y_reg[5]/Q
                         net (fo=15, routed)          1.018     6.555    i_src_mux/s_mem23_loc_y_reg[6]_0[5]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.152     6.707 r  i_src_mux/_carry__0_i_5/O
                         net (fo=3, routed)           0.464     7.170    i_src_mux/_carry__0_i_5_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.348     7.518 r  i_src_mux/_carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.518    i_src_mux/_carry__1_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.009 r  i_src_mux/_carry__1/CO[1]
                         net (fo=3, routed)           0.589     8.598    i_vga_ctrl/CO[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I2_O)        0.329     8.927 r  i_vga_ctrl/s_rgb_o[11]_i_2__2/O
                         net (fo=13, routed)          1.100    10.028    i_mem_ctrl_2/s_pixel_x_o_reg[9]
    SLICE_X46Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.152 r  i_mem_ctrl_2/s_rgb_o[11]_i_7/O
                         net (fo=1, routed)           0.575    10.727    i_mem_ctrl_3/s_pixel_x_o_reg[9]_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.851 r  i_mem_ctrl_3/s_rgb_o[11]_i_4/O
                         net (fo=12, routed)          0.736    11.586    i_pattern_gen_1/s_anim_reg
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124    11.710 r  i_pattern_gen_1/s_rgb_o[11]_i_3/O
                         net (fo=1, routed)           0.668    12.379    i_vga_ctrl/s_rgb_o_reg[11]_3
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124    12.503 r  i_vga_ctrl/s_rgb_o[11]_i_1__1/O
                         net (fo=1, routed)           0.000    12.503    i_src_mux/D[11]
    SLICE_X46Y12         FDCE                                         r  i_src_mux/s_rgb_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.444    14.785    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X46Y12         FDCE                                         r  i_src_mux/s_rgb_o_reg[11]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X46Y12         FDCE (Setup_fdce_C_D)        0.081    15.105    i_src_mux/s_rgb_o_reg[11]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 i_src_mux/s_mem23_loc_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_src_mux/s_rgb_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 2.272ns (30.706%)  route 5.127ns (69.294%))
  Logic Levels:           8  (CARRY4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.559     5.080    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X45Y16         FDCE                                         r  i_src_mux/s_mem23_loc_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  i_src_mux/s_mem23_loc_y_reg[5]/Q
                         net (fo=15, routed)          1.018     6.555    i_src_mux/s_mem23_loc_y_reg[6]_0[5]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.152     6.707 r  i_src_mux/_carry__0_i_5/O
                         net (fo=3, routed)           0.464     7.170    i_src_mux/_carry__0_i_5_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.348     7.518 r  i_src_mux/_carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.518    i_src_mux/_carry__1_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.009 r  i_src_mux/_carry__1/CO[1]
                         net (fo=3, routed)           0.589     8.598    i_vga_ctrl/CO[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I2_O)        0.329     8.927 r  i_vga_ctrl/s_rgb_o[11]_i_2__2/O
                         net (fo=13, routed)          1.100    10.028    i_mem_ctrl_2/s_pixel_x_o_reg[9]
    SLICE_X46Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.152 r  i_mem_ctrl_2/s_rgb_o[11]_i_7/O
                         net (fo=1, routed)           0.575    10.727    i_mem_ctrl_3/s_pixel_x_o_reg[9]_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.851 r  i_mem_ctrl_3/s_rgb_o[11]_i_4/O
                         net (fo=12, routed)          0.835    11.686    i_mem_ctrl_3/s_rgb_o_reg[0]
    SLICE_X48Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.810 r  i_mem_ctrl_3/s_rgb_o[0]_i_2/O
                         net (fo=1, routed)           0.546    12.355    i_mem_ctrl_3/s_rgb_o[0]_i_2_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.479 r  i_mem_ctrl_3/s_rgb_o[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.479    i_src_mux/D[0]
    SLICE_X46Y13         FDCE                                         r  i_src_mux/s_rgb_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.443    14.784    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X46Y13         FDCE                                         r  i_src_mux/s_rgb_o_reg[0]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.079    15.102    i_src_mux/s_rgb_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 i_src_mux/s_mem23_loc_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_src_mux/s_rgb_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 2.272ns (31.025%)  route 5.051ns (68.975%))
  Logic Levels:           8  (CARRY4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.559     5.080    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X45Y16         FDCE                                         r  i_src_mux/s_mem23_loc_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  i_src_mux/s_mem23_loc_y_reg[5]/Q
                         net (fo=15, routed)          1.018     6.555    i_src_mux/s_mem23_loc_y_reg[6]_0[5]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.152     6.707 r  i_src_mux/_carry__0_i_5/O
                         net (fo=3, routed)           0.464     7.170    i_src_mux/_carry__0_i_5_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.348     7.518 r  i_src_mux/_carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.518    i_src_mux/_carry__1_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.009 r  i_src_mux/_carry__1/CO[1]
                         net (fo=3, routed)           0.589     8.598    i_vga_ctrl/CO[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I2_O)        0.329     8.927 r  i_vga_ctrl/s_rgb_o[11]_i_2__2/O
                         net (fo=13, routed)          1.100    10.028    i_mem_ctrl_2/s_pixel_x_o_reg[9]
    SLICE_X46Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.152 r  i_mem_ctrl_2/s_rgb_o[11]_i_7/O
                         net (fo=1, routed)           0.575    10.727    i_mem_ctrl_3/s_pixel_x_o_reg[9]_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.851 r  i_mem_ctrl_3/s_rgb_o[11]_i_4/O
                         net (fo=12, routed)          0.835    11.686    i_mem_ctrl_3/s_rgb_o_reg[0]
    SLICE_X48Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.810 r  i_mem_ctrl_3/s_rgb_o[3]_i_2__0/O
                         net (fo=1, routed)           0.470    12.279    i_mem_ctrl_3/s_rgb_o[3]_i_2__0_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.403 r  i_mem_ctrl_3/s_rgb_o[3]_i_1__2/O
                         net (fo=1, routed)           0.000    12.403    i_src_mux/D[3]
    SLICE_X49Y13         FDCE                                         r  i_src_mux/s_rgb_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.446    14.787    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X49Y13         FDCE                                         r  i_src_mux/s_rgb_o_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X49Y13         FDCE (Setup_fdce_C_D)        0.029    15.041    i_src_mux/s_rgb_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 i_src_mux/counter_reg[0]__0/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_src_mux/counter_reg[29]__0/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 4.641ns (63.785%)  route 2.635ns (36.215%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.563     5.084    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  i_src_mux/counter_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  i_src_mux/counter_reg[0]__0/Q
                         net (fo=4, routed)           0.650     6.191    i_src_mux/counter_reg[0]__0_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.771 r  i_src_mux/counter1_inferred__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.771    i_src_mux/counter1_inferred__0_carry_i_7_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  i_src_mux/counter1_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    i_src_mux/counter1_inferred__0_carry_i_6_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  i_src_mux/counter1_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.999    i_src_mux/counter1_inferred__0_carry_i_5_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  i_src_mux/counter1_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.113    i_src_mux/counter1_inferred__0_carry__0_i_7_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  i_src_mux/counter1_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.227    i_src_mux/counter1_inferred__0_carry__0_i_6_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  i_src_mux/counter1_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.341    i_src_mux/counter1_inferred__0_carry__0_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  i_src_mux/counter1_inferred__0_carry__1_i_5/O[1]
                         net (fo=1, routed)           0.987     8.662    i_src_mux/counter1_inferred__0_carry__1_i_5_n_6
    SLICE_X34Y44         LUT3 (Prop_lut3_I1_O)        0.303     8.965 r  i_src_mux/counter1_inferred__0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.965    i_src_mux/counter1_inferred__0_carry__1_i_3_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.503 f  i_src_mux/counter1_inferred__0_carry__1/CO[2]
                         net (fo=34, routed)          0.998    10.500    i_src_mux/counter1_inferred__0_carry__1_n_1
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.310    10.810 r  i_src_mux/counter[0]__0_i_6/O
                         net (fo=1, routed)           0.000    10.810    i_src_mux/counter[0]__0_i_6_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.342 r  i_src_mux/counter_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    i_src_mux/counter_reg[0]__0_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  i_src_mux/counter_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    i_src_mux/counter_reg[4]__0_i_1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  i_src_mux/counter_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    i_src_mux/counter_reg[8]__0_i_1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  i_src_mux/counter_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    i_src_mux/counter_reg[12]__0_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  i_src_mux/counter_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    i_src_mux/counter_reg[16]__0_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  i_src_mux/counter_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    i_src_mux/counter_reg[20]__0_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.026 r  i_src_mux/counter_reg[24]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    i_src_mux/counter_reg[24]__0_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.360 r  i_src_mux/counter_reg[28]__0_i_1/O[1]
                         net (fo=1, routed)           0.000    12.360    i_src_mux/counter_reg[28]__0_i_1_n_6
    SLICE_X32Y47         FDCE                                         r  i_src_mux/counter_reg[29]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.446    14.787    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  i_src_mux/counter_reg[29]__0/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    i_src_mux/counter_reg[29]__0
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_src_mux/s_rgb_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 1.797ns (25.133%)  route 5.353ns (74.867%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.598     5.119    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     6.001 r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.322     8.322    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18[3]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.446 r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.446    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     8.691 r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.905     9.596    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.298     9.894 r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.675    11.569    i_mem_ctrl_3/bbstub_douta[10]_0[6]
    SLICE_X46Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.693 r  i_mem_ctrl_3/s_rgb_o[6]_i_2/O
                         net (fo=1, routed)           0.452    12.145    i_mem_ctrl_3/s_rgb_o[6]_i_2_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I5_O)        0.124    12.269 r  i_mem_ctrl_3/s_rgb_o[6]_i_1__0/O
                         net (fo=1, routed)           0.000    12.269    i_src_mux/D[6]
    SLICE_X46Y11         FDCE                                         r  i_src_mux/s_rgb_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.445    14.786    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X46Y11         FDCE                                         r  i_src_mux/s_rgb_o_reg[6]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X46Y11         FDCE (Setup_fdce_C_D)        0.077    15.016    i_src_mux/s_rgb_o_reg[6]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 i_src_mux/counter_reg[0]__0/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_src_mux/counter_reg[31]__0/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 4.620ns (63.681%)  route 2.635ns (36.319%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.563     5.084    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  i_src_mux/counter_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  i_src_mux/counter_reg[0]__0/Q
                         net (fo=4, routed)           0.650     6.191    i_src_mux/counter_reg[0]__0_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.771 r  i_src_mux/counter1_inferred__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.771    i_src_mux/counter1_inferred__0_carry_i_7_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  i_src_mux/counter1_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.885    i_src_mux/counter1_inferred__0_carry_i_6_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  i_src_mux/counter1_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.999    i_src_mux/counter1_inferred__0_carry_i_5_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  i_src_mux/counter1_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.113    i_src_mux/counter1_inferred__0_carry__0_i_7_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  i_src_mux/counter1_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.227    i_src_mux/counter1_inferred__0_carry__0_i_6_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  i_src_mux/counter1_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.341    i_src_mux/counter1_inferred__0_carry__0_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 f  i_src_mux/counter1_inferred__0_carry__1_i_5/O[1]
                         net (fo=1, routed)           0.987     8.662    i_src_mux/counter1_inferred__0_carry__1_i_5_n_6
    SLICE_X34Y44         LUT3 (Prop_lut3_I1_O)        0.303     8.965 r  i_src_mux/counter1_inferred__0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.965    i_src_mux/counter1_inferred__0_carry__1_i_3_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.503 f  i_src_mux/counter1_inferred__0_carry__1/CO[2]
                         net (fo=34, routed)          0.998    10.500    i_src_mux/counter1_inferred__0_carry__1_n_1
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.310    10.810 r  i_src_mux/counter[0]__0_i_6/O
                         net (fo=1, routed)           0.000    10.810    i_src_mux/counter[0]__0_i_6_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.342 r  i_src_mux/counter_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    i_src_mux/counter_reg[0]__0_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  i_src_mux/counter_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    i_src_mux/counter_reg[4]__0_i_1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  i_src_mux/counter_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    i_src_mux/counter_reg[8]__0_i_1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  i_src_mux/counter_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    i_src_mux/counter_reg[12]__0_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  i_src_mux/counter_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    i_src_mux/counter_reg[16]__0_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.912 r  i_src_mux/counter_reg[20]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.912    i_src_mux/counter_reg[20]__0_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.026 r  i_src_mux/counter_reg[24]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.026    i_src_mux/counter_reg[24]__0_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.339 r  i_src_mux/counter_reg[28]__0_i_1/O[3]
                         net (fo=1, routed)           0.000    12.339    i_src_mux/counter_reg[28]__0_i_1_n_4
    SLICE_X32Y47         FDCE                                         r  i_src_mux/counter_reg[31]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.446    14.787    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  i_src_mux/counter_reg[31]__0/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    i_src_mux/counter_reg[31]__0
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 i_src_mux/s_mem23_loc_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_src_mux/s_rgb_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 2.272ns (31.337%)  route 4.978ns (68.663%))
  Logic Levels:           8  (CARRY4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.559     5.080    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X45Y16         FDCE                                         r  i_src_mux/s_mem23_loc_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  i_src_mux/s_mem23_loc_y_reg[5]/Q
                         net (fo=15, routed)          1.018     6.555    i_src_mux/s_mem23_loc_y_reg[6]_0[5]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.152     6.707 r  i_src_mux/_carry__0_i_5/O
                         net (fo=3, routed)           0.464     7.170    i_src_mux/_carry__0_i_5_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.348     7.518 r  i_src_mux/_carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.518    i_src_mux/_carry__1_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.009 r  i_src_mux/_carry__1/CO[1]
                         net (fo=3, routed)           0.589     8.598    i_vga_ctrl/CO[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I2_O)        0.329     8.927 r  i_vga_ctrl/s_rgb_o[11]_i_2__2/O
                         net (fo=13, routed)          1.100    10.028    i_mem_ctrl_2/s_pixel_x_o_reg[9]
    SLICE_X46Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.152 r  i_mem_ctrl_2/s_rgb_o[11]_i_7/O
                         net (fo=1, routed)           0.575    10.727    i_mem_ctrl_3/s_pixel_x_o_reg[9]_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.851 r  i_mem_ctrl_3/s_rgb_o[11]_i_4/O
                         net (fo=12, routed)          0.707    11.557    i_mem_ctrl_3/s_rgb_o_reg[0]
    SLICE_X49Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.681 r  i_mem_ctrl_3/s_rgb_o[5]_i_2/O
                         net (fo=1, routed)           0.525    12.207    i_mem_ctrl_3/s_rgb_o[5]_i_2_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.331 r  i_mem_ctrl_3/s_rgb_o[5]_i_1__0/O
                         net (fo=1, routed)           0.000    12.331    i_src_mux/D[5]
    SLICE_X46Y13         FDCE                                         r  i_src_mux/s_rgb_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.443    14.784    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X46Y13         FDCE                                         r  i_src_mux/s_rgb_o_reg[5]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.077    15.100    i_src_mux/s_rgb_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 i_src_mux/s_mem23_loc_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_src_mux/s_rgb_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 2.272ns (31.464%)  route 4.949ns (68.536%))
  Logic Levels:           8  (CARRY4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.559     5.080    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X45Y16         FDCE                                         r  i_src_mux/s_mem23_loc_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  i_src_mux/s_mem23_loc_y_reg[5]/Q
                         net (fo=15, routed)          1.018     6.555    i_src_mux/s_mem23_loc_y_reg[6]_0[5]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.152     6.707 r  i_src_mux/_carry__0_i_5/O
                         net (fo=3, routed)           0.464     7.170    i_src_mux/_carry__0_i_5_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.348     7.518 r  i_src_mux/_carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.518    i_src_mux/_carry__1_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.009 r  i_src_mux/_carry__1/CO[1]
                         net (fo=3, routed)           0.589     8.598    i_vga_ctrl/CO[0]
    SLICE_X45Y15         LUT5 (Prop_lut5_I2_O)        0.329     8.927 r  i_vga_ctrl/s_rgb_o[11]_i_2__2/O
                         net (fo=13, routed)          1.100    10.028    i_mem_ctrl_2/s_pixel_x_o_reg[9]
    SLICE_X46Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.152 r  i_mem_ctrl_2/s_rgb_o[11]_i_7/O
                         net (fo=1, routed)           0.575    10.727    i_mem_ctrl_3/s_pixel_x_o_reg[9]_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.851 r  i_mem_ctrl_3/s_rgb_o[11]_i_4/O
                         net (fo=12, routed)          0.686    11.536    i_mem_ctrl_3/s_rgb_o_reg[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.660 r  i_mem_ctrl_3/s_rgb_o[9]_i_2/O
                         net (fo=1, routed)           0.517    12.177    i_mem_ctrl_3/s_rgb_o[9]_i_2_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.301 r  i_mem_ctrl_3/s_rgb_o[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.301    i_src_mux/D[9]
    SLICE_X46Y13         FDCE                                         r  i_src_mux/s_rgb_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.443    14.784    i_src_mux/clk_i_IBUF_BUFG
    SLICE_X46Y13         FDCE                                         r  i_src_mux/s_rgb_o_reg[9]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X46Y13         FDCE (Setup_fdce_C_D)        0.079    15.102    i_src_mux/s_rgb_o_reg[9]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                  2.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_addra_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.520%)  route 0.225ns (61.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.567     1.450    i_mem_ctrl_1/clk_i_IBUF_BUFG
    SLICE_X57Y41         FDCE                                         r  i_mem_ctrl_1/s_addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  i_mem_ctrl_1/s_addra_reg[13]/Q
                         net (fo=28, routed)          0.225     1.816    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y8          RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.879     2.007    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.497     1.510    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.693    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_addra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.272%)  route 0.190ns (59.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.566     1.449    i_mem_ctrl_1/clk_i_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  i_mem_ctrl_1/s_addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.128     1.577 r  i_mem_ctrl_1/s_addra_reg[6]/Q
                         net (fo=27, routed)          0.190     1.767    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y7          RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.497     1.508    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130     1.638    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.224%)  route 0.259ns (64.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.563     1.446    i_mem_ctrl_1/clk_i_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  i_mem_ctrl_1/s_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_mem_ctrl_1/s_addra_reg[0]/Q
                         net (fo=27, routed)          0.259     1.846    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y7          RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.710    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_addra_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.128ns (21.988%)  route 0.454ns (78.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.566     1.449    i_mem_ctrl_1/clk_i_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  i_mem_ctrl_1/s_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.128     1.577 r  i_mem_ctrl_1/s_addra_reg[1]/Q
                         net (fo=27, routed)          0.454     2.031    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y10         RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     1.890    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.119%)  route 0.208ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.566     1.449    i_mem_ctrl_1/clk_i_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  i_mem_ctrl_1/s_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.128     1.577 r  i_mem_ctrl_1/s_addra_reg[7]/Q
                         net (fo=27, routed)          0.208     1.785    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y7          RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.497     1.508    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     1.638    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_mem_ctrl_1/s_addra_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.999%)  route 0.251ns (64.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.567     1.450    i_mem_ctrl_1/clk_i_IBUF_BUFG
    SLICE_X57Y40         FDCE                                         r  i_mem_ctrl_1/s_addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  i_mem_ctrl_1/s_addra_reg[10]/Q
                         net (fo=27, routed)          0.251     1.842    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.879     2.007    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.497     1.510    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.693    i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_mem_ctrl_3/s_addra_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.917%)  route 0.275ns (66.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.566     1.449    i_mem_ctrl_3/clk_i_IBUF_BUFG
    SLICE_X51Y6          FDCE                                         r  i_mem_ctrl_3/s_addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  i_mem_ctrl_3/s_addra_reg[11]/Q
                         net (fo=7, routed)           0.275     1.865    i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y0          RAMB36E1                                     r  i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.878     2.006    i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.711    i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_mem_ctrl_3/s_addra_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.850%)  route 0.276ns (66.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.566     1.449    i_mem_ctrl_3/clk_i_IBUF_BUFG
    SLICE_X51Y4          FDCE                                         r  i_mem_ctrl_3/s_addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  i_mem_ctrl_3/s_addra_reg[3]/Q
                         net (fo=6, routed)           0.276     1.866    i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y0          RAMB36E1                                     r  i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.878     2.006    i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.711    i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_mem_ctrl_3/s_addra_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.146%)  route 0.284ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.566     1.449    i_mem_ctrl_3/clk_i_IBUF_BUFG
    SLICE_X51Y6          FDCE                                         r  i_mem_ctrl_3/s_addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  i_mem_ctrl_3/s_addra_reg[10]/Q
                         net (fo=6, routed)           0.284     1.875    i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y1          RAMB36E1                                     r  i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.878     2.006    i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.711    i_mem_ctrl_3/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_io_logic/s_1khzdb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_logic/s_pb_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.130%)  route 0.113ns (37.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.558     1.441    i_io_logic/clk_i_IBUF_BUFG
    SLICE_X37Y16         FDCE                                         r  i_io_logic/s_1khzdb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  i_io_logic/s_1khzdb_reg/Q
                         net (fo=6, routed)           0.113     1.695    i_io_logic/s_1khzdb
    SLICE_X38Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.740 r  i_io_logic/s_pb_state_i_1/O
                         net (fo=1, routed)           0.000     1.740    i_io_logic/s_pb_state_i_1_n_0
    SLICE_X38Y16         FDCE                                         r  i_io_logic/s_pb_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.825     1.952    i_io_logic/clk_i_IBUF_BUFG
    SLICE_X38Y16         FDCE                                         r  i_io_logic/s_pb_state_reg/C
                         clock pessimism             -0.497     1.455    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.120     1.575    i_io_logic/s_pb_state_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y7   i_mem_ctrl_2/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/i_mem_ctrl_2/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_86_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y11  i_prescaler/counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y11  i_prescaler/counter_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12  i_prescaler/counter_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12  i_prescaler/counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12  i_prescaler/counter_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12  i_prescaler/counter_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y7   i_mem_ctrl_2/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/i_mem_ctrl_2/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_98_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y8   i_mem_ctrl_2/s_addra_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y8   i_mem_ctrl_2/s_addra_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_38_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y32  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_47_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y29  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_56_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y42  i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/i_mem_ctrl_1/i_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_65_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y5   i_prescaler/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y5   i_prescaler/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   i_prescaler/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   i_prescaler/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   i_prescaler/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   i_prescaler/counter_reg[7]/C



