Assertion report generated on: 27-Mar-2024 09:48:31 PM

Assertion summary report for design: inputRegister
##################################################

   Target    | Total | Passed | Failed | Vacuous | Hit | Miss
------------ | ----- | ------ | ------ | ------- | --- | ----
inputReadOut |  175  |   0    |   0    |   175   | 0.0 | 1.0 


Resource usage summary report for the desing: inputRegister
###########################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:01.949372        |     904.78    
   Simulation     |       0:00:02.036555        |     968.78    
     D Parse      |       0:00:36.893827        |     973.98    
     Mining       |       0:09:20.775378        |    1037.48    
     Overall      |       0:10:07.912615        |    1037.48    
