// Seed: 2163547906
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_0 #(
    parameter id_4 = 32'd8,
    parameter id_8 = 32'd76
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  output wire id_9;
  input wire _id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
  wire module_1;
  logic [-1 : id_4] id_11;
  ;
  assign id_11[id_4 : id_8] = !id_7;
  module_0 modCall_1 (id_3);
endmodule
