<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="dut" language="c" hwCtrl="ap_ctrl_chain" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="numVert" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="numEdge" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="offset" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="100000">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem0" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="16" num_write_outstanding="1" max_read_burst_length="256" max_write_burst_length="2" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="column" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="100000">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem1" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="16" num_write_outstanding="1" max_read_burst_length="256" max_write_burst_length="2" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44"/>
        </hw>
      </arg>
      <arg id="4" access_type="w" src_name="btwn" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="100000">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem3" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="16" num_write_outstanding="1" max_read_burst_length="256" max_write_burst_length="2" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56"/>
        </hw>
      </arg>
      <arg id="5" access_type="" src_name="tmp0" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="100000">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem6" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="16" num_write_outstanding="1" max_read_burst_length="256" max_write_burst_length="2" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68"/>
        </hw>
      </arg>
      <arg id="6" access_type="" src_name="tmp1" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="100000">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem7" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="16" num_write_outstanding="1" max_read_burst_length="256" max_write_burst_length="2" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80"/>
        </hw>
      </arg>
      <arg id="7" access_type="" src_name="tmp2" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="100000">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem8" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="16" num_write_outstanding="1" max_read_burst_length="256" max_write_burst_length="2" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="92"/>
        </hw>
      </arg>
      <arg id="8" access_type="" src_name="tmp3" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="100000">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem9" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="16" num_write_outstanding="1" max_read_burst_length="256" max_write_burst_length="2" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
