$date
	Thu Oct 10 03:26:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clkdiv_tb $end
$var wire 1 ! CLK_S $end
$var wire 1 " CLK_NS $end
$var reg 1 # CLK $end
$scope module uut $end
$var wire 1 # CLK $end
$var reg 1 " CLK_NS $end
$var reg 1 ! CLK_S $end
$var reg 2 $ counter [1:0] $end
$var reg 4 % init_counter [3:0] $end
$var reg 1 & internal_reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
b0 %
bx $
0#
x"
x!
$end
#5000
b1 %
0!
0"
b0 $
1#
#10000
0#
#15000
b10 %
1#
#20000
0#
#25000
b11 %
1#
#30000
0#
#35000
b100 %
1#
#40000
0#
#45000
b101 %
1#
#50000
0#
#55000
b110 %
1#
#60000
0#
#65000
b111 %
1#
#70000
0#
#75000
b1000 %
1#
#80000
0#
#85000
b1001 %
1#
#90000
0#
#95000
b1010 %
1#
#100000
0#
#105000
b1011 %
1#
#110000
0#
#115000
b1100 %
1#
#120000
0#
#125000
b1101 %
1#
#130000
0#
#135000
b1110 %
1#
#140000
0#
#145000
b1111 %
1#
#150000
0#
#155000
0&
b0 %
1#
#160000
0#
#165000
b1 $
1#
#170000
0#
#175000
1"
b10 $
1#
#180000
0#
#185000
b11 $
1#
#190000
0#
#195000
1!
b0 $
1#
#200000
0#
#205000
b1 $
1#
#210000
0#
#215000
0"
b10 $
1#
#220000
0#
#225000
b11 $
1#
#230000
0#
#235000
0!
b0 $
1#
#240000
0#
#245000
b1 $
1#
#250000
0#
#255000
1"
b10 $
1#
#260000
0#
#265000
b11 $
1#
#270000
0#
#275000
1!
b0 $
1#
#280000
0#
#285000
b1 $
1#
#290000
0#
#295000
0"
b10 $
1#
#300000
0#
#305000
b11 $
1#
#310000
0#
#315000
0!
b0 $
1#
#320000
0#
#325000
b1 $
1#
#330000
0#
#335000
1"
b10 $
1#
#340000
0#
#345000
b11 $
1#
#350000
0#
#355000
1!
b0 $
1#
#360000
0#
#365000
b1 $
1#
#370000
0#
#375000
0"
b10 $
1#
#380000
0#
#385000
b11 $
1#
#390000
0#
#395000
0!
b0 $
1#
#400000
0#
#405000
b1 $
1#
#410000
0#
#415000
1"
b10 $
1#
#420000
0#
#425000
b11 $
1#
#430000
0#
#435000
1!
b0 $
1#
#440000
0#
#445000
b1 $
1#
#450000
0#
#455000
0"
b10 $
1#
#460000
0#
#465000
b11 $
1#
#470000
0#
#475000
0!
b0 $
1#
#480000
0#
#485000
b1 $
1#
#490000
0#
#495000
1"
b10 $
1#
#500000
0#
