<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>hw_cpu_tpiu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_dd8fa7f0a423552d37651735ac37558f.html">ti</a></li><li class="navelem"><a class="el" href="dir_15fb9a92674a5e15cac1f3112cfb19ae.html">drivers</a></li><li class="navelem"><a class="el" href="dir_88f8ae67b7f372cbc8de25b69c832970.html">itm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_cpu_tpiu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__cpu__tpiu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2018-2020, Texas Instruments Incorporated</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * *  Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * *  Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *   documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *   from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef __HW_CPU_TPIU_H__</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define __HW_CPU_TPIU_H__</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// CPU_TPIU component</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// Supported Sync Port Sizes</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ab8d99faca2b1c8f912c7b5de3f1303f6">   43</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_SSPSR 0x00000000</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// Current Sync Port Size</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ab814d9c463d3b5018d1983fb9fc14bf2">   46</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_CSPSR 0x00000004</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// Async Clock Prescaler</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#adfca6a71366fcb766b463d7e33bc2991">   49</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_ACPR 0x00000010</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// Selected Pin Protocol</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a97dfbca8a7157af5c18dd27f1bff5994">   52</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_SPPR 0x000000F0</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">// Formatter and Flush Status</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ac70bab4280c532b92c7f8fb0910af55f">   55</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_FFSR 0x00000300</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// Formatter and Flush Control</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a1af2e6a953381a65fc8441f0031cfad1">   58</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_FFCR 0x00000304</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">// Formatter Synchronization Counter</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#aa33fed74ecf50bc57a486fd2c2a116fc">   61</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_FSCR 0x00000308</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// Claim Tag Mask</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#af3f95b4871f651bfebc4f7eb9d186e3e">   64</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_CLAIMMASK 0x00000FA0</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">// Claim Tag Set</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a50582623733a1dd997bd5d1cc04b85d3">   67</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_CLAIMSET 0x00000FA0</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// Current Claim Tag</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a1b23c111878bd4ec4f0c58c984776cc6">   70</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_CLAIMTAG 0x00000FA4</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">// Claim Tag Clear</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ae57b7b06bf021b5a9010debbe5632e23">   73</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_CLAIMCLR 0x00000FA4</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// Lock Access Register</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a8823c2923122ea554720285998e60098">   76</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_LAR 0x00000FB0</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// Device ID</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a96521b62285e21f39b0049a02b96c64b">   79</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_O_DEVID 0x00000FC8</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">// Register: CPU_TPIU_O_SSPSR</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">// Field:     [3] FOUR</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// 4-bit port size support</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// 0x0: Not supported</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// 0x1: Supported</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#aaee32bc5c5bd8beba696d560fa1be167">   92</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_FOUR      0x00000008</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a262b26194e3f30dc8c69872923ee469f">   93</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_FOUR_BITN 3</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a1980c08d28690e6f8ac9ba0594f9ff45">   94</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_FOUR_M    0x00000008</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a14dae9d214bf7a24582bc8ae131726a3">   95</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_FOUR_S    3</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// Field:     [2] THREE</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// 3-bit port size support</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">// 0x0: Not supported</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">// 0x1: Supported</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ae20b9ff1a11e87eae90fbe459e8dadb8">  103</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_THREE      0x00000004</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#af6496412ec785a574f517c4a0c387796">  104</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_THREE_BITN 2</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#af5bd8a699435acd0acbf10503acbda9f">  105</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_THREE_M    0x00000004</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#abd9c37e1ced11b590a50568c9f897324">  106</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_THREE_S    2</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// Field:     [1] TWO</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// 2-bit port size support</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// 0x0: Not supported</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// 0x1: Supported</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a4523f7eaf077197987313050d78bad3a">  114</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_TWO      0x00000002</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a596bff995544935770f8a76b41d0c425">  115</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_TWO_BITN 1</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a02073af13a78e1146a0bfe7eebcf04d0">  116</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_TWO_M    0x00000002</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a4aace98cfdd6288b6bf8cec0196ad71a">  117</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_TWO_S    1</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// Field:     [0] ONE</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// 1-bit port size support</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// 0x0: Not supported</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// 0x1: Supported</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#aa7a1abfffeaa44f490e219cdbbab3521">  125</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_ONE      0x00000001</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a5c6cd174a56ea7dab85ce099189aff9b">  126</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_ONE_BITN 0</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a9366288fb9d443f3b399da76e740118a">  127</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_ONE_M    0x00000001</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a866b1de8c9776825987976903647d6f7">  128</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SSPSR_ONE_S    0</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// Register: CPU_TPIU_O_CSPSR</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// Field:     [3] FOUR</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// 4-bit port enable</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// Writing values with more than one bit set in CSPSR, or setting a bit that is</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// not indicated as supported in SSPSR can cause Unpredictable behavior.</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#afb4f90fc053aed49cd60011259fabf4b">  140</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_FOUR      0x00000008</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a04947569c4f2042d705a68d51616ebfc">  141</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_FOUR_BITN 3</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a28823cfdf1d446099ec115f71a99ba8a">  142</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_FOUR_M    0x00000008</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a76b23ba6aea56138994f3fbdb9edd941">  143</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_FOUR_S    3</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// Field:     [2] THREE</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// 3-bit port enable</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// Writing values with more than one bit set in CSPSR, or setting a bit that is</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// not indicated as supported in SSPSR can cause Unpredictable behavior.</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a7b3ebb102d7e36d821fe4b8e9597f4c2">  150</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_THREE      0x00000004</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a58e0dcf6068e7958cb2e66bc21188365">  151</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_THREE_BITN 2</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a64bc5a45e46bc5068baf939aab77d409">  152</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_THREE_M    0x00000004</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a8b15d836d0db436109a8081400fcc484">  153</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_THREE_S    2</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// Field:     [1] TWO</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// 2-bit port enable</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">// Writing values with more than one bit set in CSPSR, or setting a bit that is</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// not indicated as supported in SSPSR can cause Unpredictable behavior.</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#acd00125d189e3ec5369d5bb7451b14c1">  160</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_TWO      0x00000002</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a9f1d6fc226dad35726112ae5562b6178">  161</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_TWO_BITN 1</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a41633f36c4c50a22605a2a913c83ac2b">  162</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_TWO_M    0x00000002</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a5c4a7f4da1ce295c89d14dc863b2eae1">  163</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_TWO_S    1</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// Field:     [0] ONE</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// 1-bit port enable</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">// Writing values with more than one bit set in CSPSR, or setting a bit that is</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// not indicated as supported in SSPSR can cause Unpredictable behavior.</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a98b854893ccb605eb3d3f1d2dfec8e91">  170</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_ONE      0x00000001</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a9259fd68e9a6335655b1577f12aea471">  171</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_ONE_BITN 0</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a123b9a4ae3a80de5e83cb94acc7028d8">  172</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_ONE_M    0x00000001</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a5802e59304689a00b7d867c897e30cd8">  173</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CSPSR_ONE_S    0</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// Register: CPU_TPIU_O_ACPR</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// Field:  [12:0] PRESCALER</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">// Divisor for input trace clock is (PRESCALER + 1).</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ad93c7ebb2bc1ff944763a9b3f4d58bc0">  183</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_ACPR_PRESCALER_W 13</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a3242c0e2574015f37344b2f7b4c086d8">  184</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_ACPR_PRESCALER_M 0x00001FFF</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a4e2310237fafa9875646a962a61acbb6">  185</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_ACPR_PRESCALER_S 0</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">// Register: CPU_TPIU_O_SPPR</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// Field:   [1:0] PROTOCOL</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// Trace output protocol</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// SWO_NRZ                  SerialWire Output (NRZ)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// SWO_MANCHESTER           SerialWire Output (Manchester). This is the reset</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//                          value.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">// TRACEPORT                TracePort mode</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#aa210f48907f128bf24035d9f13541850">  200</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SPPR_PROTOCOL_W              2</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a85fc5c2b0d3c80ea3dcee1dc666facdb">  201</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SPPR_PROTOCOL_M              0x00000003</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a5f834a0f0c27dcc4b92315a3c4bc5af5">  202</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SPPR_PROTOCOL_S              0</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a2a9dac88f1ae58d5850c785f0cc80b34">  203</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SPPR_PROTOCOL_SWO_NRZ        0x00000002</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a3370b88740996446fc13af80848690ac">  204</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SPPR_PROTOCOL_SWO_MANCHESTER 0x00000001</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#abda1a1fd733eec9ad64b1209208ac84a">  205</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_SPPR_PROTOCOL_TRACEPORT      0x00000000</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// Register: CPU_TPIU_O_FFSR</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// Field:     [3] FTNONSTOP</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// 0: Formatter can be stopped</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// 1: Formatter cannot be stopped</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ab1f44bfdc0ad2776e703fbe86772dcbb">  216</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFSR_FTNONSTOP      0x00000008</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a6cae9cd5fc0209de79913f9cd6687b3b">  217</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFSR_FTNONSTOP_BITN 3</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a7c3c40a509dff764702863dc38202f89">  218</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFSR_FTNONSTOP_M    0x00000008</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a7a5df2501d95611cef4dba86a3127104">  219</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFSR_FTNONSTOP_S    3</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">// Register: CPU_TPIU_O_FFCR</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">// Field:     [8] TRIGIN</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// Indicates that triggers are inserted when a trigger pin is asserted.</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a19d04e9af82c756be2da74c9fefba7dd">  229</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFCR_TRIGIN      0x00000100</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ac5e0667cfeed958ca3b2b1dff6bd0b41">  230</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFCR_TRIGIN_BITN 8</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a8c5e1939e25c6280ec584a16c1a6e65b">  231</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFCR_TRIGIN_M    0x00000100</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a39293219d25b67f622293cd9efd483c8">  232</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFCR_TRIGIN_S    8</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">// Field:     [1] ENFCONT</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// Enable continuous formatting:</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">// 0: Continuous formatting disabled</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">// 1: Continuous formatting enabled</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a7818363e15325bbc2cbb0804f20f4552">  240</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFCR_ENFCONT      0x00000002</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a8458fc0e6f5e5baea742dbc1a657f7db">  241</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFCR_ENFCONT_BITN 1</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a5a237c4b554dceac348edbc595894ec2">  242</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFCR_ENFCONT_M    0x00000002</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a1d28dd0ecbd83f42f70c51ff38090a59">  243</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FFCR_ENFCONT_S    1</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// Register: CPU_TPIU_O_FSCR</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// Field:  [31:0] FSCR</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// The global synchronization trigger is generated by the Program Counter (PC)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// Sampler block. This means that there is no synchronization counter in the</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// TPIU.</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a2cdea9e40bb18f2357e50b550e3e986f">  255</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FSCR_FSCR_W 32</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a05f051c1b1702164f924c42f0c19a20b">  256</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FSCR_FSCR_M 0xFFFFFFFF</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a8639c88b5653fdb79e33faa4480f21bc">  257</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_FSCR_FSCR_S 0</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// Register: CPU_TPIU_O_CLAIMMASK</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// Field:  [31:0] CLAIMMASK</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// This register forms one half of the Claim Tag value. When reading this</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// register returns the number of bits that can be set (each bit is considered</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// separately):</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// 0: This claim tag bit is not implemented</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// 1: This claim tag bit is not implemented</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// The behavior when writing to this register is described in CLAIMSET.</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a09aabfde9467d534e2e49d77ebe1d3bf">  274</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMMASK_CLAIMMASK_W 32</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ae5f4c16fab0df7e0ce9dd47e7fd54af2">  275</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMMASK_CLAIMMASK_M 0xFFFFFFFF</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ade66e7dc2c694b24a93f1ffa8f555de8">  276</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMMASK_CLAIMMASK_S 0</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// Register: CPU_TPIU_O_CLAIMSET</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// Field:  [31:0] CLAIMSET</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// This register forms one half of the Claim Tag value. Writing to this</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// location allows individual bits to be set (each bit is considered</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// separately):</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// 0: No effect</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">// 1: Set this bit in the claim tag</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">// The behavior when reading from this location is described in CLAIMMASK.</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ad02a1ecfa272e1948e3e3c16b1938884">  293</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMSET_CLAIMSET_W 32</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#aee8cbc09474dc9ffbf79a1b07df7237f">  294</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMSET_CLAIMSET_M 0xFFFFFFFF</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#affe1f5ff88890444c6c56f555463bd60">  295</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMSET_CLAIMSET_S 0</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// Register: CPU_TPIU_O_CLAIMTAG</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// Field:  [31:0] CLAIMTAG</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// This register forms one half of the Claim Tag value. Reading this register</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// returns the current Claim Tag value.</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// Reading CLAIMMASK determines how many bits from this register must be used.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">// The behavior when writing to this register is described in CLAIMCLR.</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#acf27513af413d13a1f0def613fdf8679">  309</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMTAG_CLAIMTAG_W 32</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a3465000fff2653b80d29b97b1134fdcd">  310</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMTAG_CLAIMTAG_M 0xFFFFFFFF</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#aed004782a921e31bbb939743e1b1a1a3">  311</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMTAG_CLAIMTAG_S 0</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// Register: CPU_TPIU_O_CLAIMCLR</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">// Field:  [31:0] CLAIMCLR</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// This register forms one half of the Claim Tag value. Writing to this</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">// location enables individual bits to be cleared (each bit is considered</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// separately):</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">// 0: No effect</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">// 1: Clear this bit in the claim tag.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// The behavior when reading from this location is described in CLAIMTAG.</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#afaae88a7a8899ccebf75c5bd9e506b01">  328</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMCLR_CLAIMCLR_W 32</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ade7c8a7188edc57dad0568c52f33cbfa">  329</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMCLR_CLAIMCLR_M 0xFFFFFFFF</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a1e74b7dc90a4ce2a2e25381d664dffbf">  330</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_CLAIMCLR_CLAIMCLR_S 0</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// Register: CPU_TPIU_O_DEVID</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// The definition of this register&#39;s fields can be found here:</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// https://developer.arm.com/docs/100165/0201/trace-port-interface-unit/tpiu-programmers-model/tpiu_devid</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">// Field:     [11] NRZ_SWO</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// This bit Reads-As-One (RAO), indicating that the output is supported.</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ae19f5b3342390d9b2184b6ae6b5a503b">  342</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_NRZ_SWO      0x00000400</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a5f2bfdfa165c588278ae6ff3901694e0">  343</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_NRZ_SWO_BITN 11</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a3ee2fc436b13f41270b8b83447680233">  344</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_NRZ_SWO_M    0x00000400</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a3c457df16536a5c25054de487ccf6dbc">  345</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_NRZ_SWO_S    11</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">// Field:     [10] MANCHESTER_SWO</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// This bit Reads-As-One (RAO), indicating that the output is supported.</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a18dca12f7e2b7b8d68ef441f436828eb">  350</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_MANCHESTER_SWO      0x00000200</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#aade86b3caa2b3f71c74c5f25bd542eba">  351</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_MANCHESTER_SWO_BITN 10</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a74e1e100ea9c7c0ce689e153981119b4">  352</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_MANCHESTER_SWO_M    0x00000200</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a0047b4830b7615840d423fd689dc780b">  353</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_MANCHESTER_SWO_S    10</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// Field:     [9] PARALLEL_TRACE</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">// This bit Reads-As-Zero (RAZ), indicating that parallel trace port mode is</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">// not supported.</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a4a03ffbf805732cb280826db0fbe6e77">  359</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_PARALLEL_TRACE      0x00000100</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a3d796b9bb110d1382709e6b04fb87de8">  360</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_PARALLEL_TRACE_BITN 9</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ac49f1bafc285d9af9dc70912d06b183e">  361</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_PARALLEL_TRACE_M    0x00000100</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a39ab93c38b6bc859cd71bf67f1f8c205">  362</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_PARALLEL_TRACE_S    9</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">// Field:     [8:6] FIFO_SIZE</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// Specifies the minimum TPIU buffer size</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a5b3f7981da2bbfe874ecb4d4dfde685e">  367</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_FIFO_SIZE_W 2</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a53d4c3cb259b311e52a580616ecb3e94">  368</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_FIFO_SIZE_M 0x000001C0</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a93f3b63ce40dccf5fcb63a9a75f83b5c">  369</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_FIFO_SIZE_S 6</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// Field:     [5] ASYNC_TRACECLKIN</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">// Specifies whether TRACECLKIN can be asynchronous to CLK:</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">// 0b1 = TRACECLKIN can be asynchronous to CLK.</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#afd0cef66ad1477e1ae4e4cdb164ffb8b">  375</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_ASYNC_TRACECLKIN      0x00000020</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a1d040b65f86fff055ba6c75a1e298bc4">  376</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_ASYNC_TRACECLKIN_BITN 5</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a0498000b36f26cdddbe02be93e3533e2">  377</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_ASYNC_TRACECLKIN_M    0x00000020</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a0a53d3195d0f5b479732365f0be2c4d7">  378</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_ASYNC_TRACECLKIN_S    5</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// Field:     [4:0] NUM_INPUTS</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">// Numer of trace inputs</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// Specifies the number of trace inputs:</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">// 0b00000 = 1 input</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// 0b00001 = 2 inputs</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// If the implementation includes an ETM, the value of this field is 0b00001.</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#ab81a770391b742d194308269010bc10d">  387</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_NUM_INPUTS_W   5</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a57b70f61a3d7ba678e0841663d901d81">  388</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_NUM_INPUTS_M   0x0000001F</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a5bc83c57532ecc5716bceab7f50e61fd">  389</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_NUM_INPUTS_S   0</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#abb27ee0e36b3034f1f75f6902de7912d">  390</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_NUM_INPUTS_ONE 0x00000000</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="hw__cpu__tpiu_8h.html#a8bd1eaa8f18f9a7b42a4780403a8c344">  391</a></span>&#160;<span class="preprocessor">#define CPU_TPIU_DEVID_NUM_INPUTS_TWO 0x00000001</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#endif // __CPU_TPIU__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2023</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
