{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1724515077188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1724515077188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 12:57:57 2024 " "Processing started: Sat Aug 24 12:57:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1724515077188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1724515077188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1724515077188 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1724515077725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/decoder2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/decoder3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/full_adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8bit " "Found entity 1: full_adder_8bit" {  } { { "full_adder_8bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/full_adder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_initial_address " "Found entity 1: CPP_initial_address" {  } { { "CPP_initial_address.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/CPP_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_initial_address " "Found entity 1: LV_initial_address" {  } { { "LV_initial_address.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/LV_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mbr_extensor " "Found entity 1: mbr_extensor" {  } { { "mbr_extensor.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/mbr_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_regs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bank_regs " "Found entity 1: bank_regs" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724515077882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724515077882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bank_regs " "Elaborating entity \"bank_regs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1724515077914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst\"" {  } { { "bank_regs.bdf" "inst" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { 168 560 680 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515077930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit MAR:inst\|register_32bit:inst " "Elaborating entity \"register_32bit\" for hierarchy \"MAR:inst\|register_32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/MAR.bdf" { { 368 1424 1552 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515077930 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "register_4bit inst " "Block or symbol \"register_4bit\" of instance \"inst\" overlaps another block or symbol" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 208 600 824 336 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1724515077930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit MAR:inst\|register_32bit:inst\|register_4bit:inst18 " "Elaborating entity \"register_4bit\" for hierarchy \"MAR:inst\|register_32bit:inst\|register_4bit:inst18\"" {  } { { "register_32bit.bdf" "inst18" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 208 968 1192 336 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515077930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR MBR:inst3 " "Elaborating entity \"MBR\" for hierarchy \"MBR:inst3\"" {  } { { "bank_regs.bdf" "inst3" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { 600 552 688 728 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515077946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mbr_extensor MBR:inst3\|mbr_extensor:inst19 " "Elaborating entity \"mbr_extensor\" for hierarchy \"MBR:inst3\|mbr_extensor:inst19\"" {  } { { "MBR.bdf" "inst19" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/MBR.bdf" { { 448 1272 1400 544 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515077961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst1 " "Elaborating entity \"MDR\" for hierarchy \"MDR:inst1\"" {  } { { "bank_regs.bdf" "inst1" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { 312 560 680 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515077992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H H:inst9 " "Elaborating entity \"H\" for hierarchy \"H:inst9\"" {  } { { "bank_regs.bdf" "inst9" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { 1464 568 664 1592 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515078008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"PC:inst2\"" {  } { { "bank_regs.bdf" "inst2" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { 456 552 688 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515078023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP SP:inst4 " "Elaborating entity \"SP\" for hierarchy \"SP:inst4\"" {  } { { "bank_regs.bdf" "inst4" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { 744 568 664 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515078039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_initial_address SP:inst4\|LV_initial_address:inst " "Elaborating entity \"LV_initial_address\" for hierarchy \"SP:inst4\|LV_initial_address:inst\"" {  } { { "SP.bdf" "inst" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/SP.bdf" { { 504 616 712 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515078055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV LV:inst5 " "Elaborating entity \"LV\" for hierarchy \"LV:inst5\"" {  } { { "bank_regs.bdf" "inst5" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { 888 568 664 1016 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515078061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP CPP:inst6 " "Elaborating entity \"CPP\" for hierarchy \"CPP:inst6\"" {  } { { "bank_regs.bdf" "inst6" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { 1032 568 664 1160 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515078086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP_initial_address CPP:inst6\|CPP_initial_address:inst " "Elaborating entity \"CPP_initial_address\" for hierarchy \"CPP:inst6\|CPP_initial_address:inst\"" {  } { { "CPP.bdf" "inst" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/CPP.bdf" { { 296 512 608 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515078118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS TOS:inst7 " "Elaborating entity \"TOS\" for hierarchy \"TOS:inst7\"" {  } { { "bank_regs.bdf" "inst7" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { 1176 568 664 1304 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515078118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC OPC:inst8 " "Elaborating entity \"OPC\" for hierarchy \"OPC:inst8\"" {  } { { "bank_regs.bdf" "inst8" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { 1320 568 664 1448 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724515078133 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[31\] MAR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[31\]\" to the node \"MAR\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[30\] MAR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[30\]\" to the node \"MAR\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[29\] MAR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[29\]\" to the node \"MAR\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[28\] MAR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[28\]\" to the node \"MAR\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[27\] MAR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[27\]\" to the node \"MAR\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[26\] MAR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[26\]\" to the node \"MAR\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[25\] MAR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[25\]\" to the node \"MAR\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[24\] MAR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[24\]\" to the node \"MAR\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[23\] MAR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[23\]\" to the node \"MAR\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[22\] MAR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[22\]\" to the node \"MAR\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[21\] MAR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[21\]\" to the node \"MAR\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[20\] MAR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[20\]\" to the node \"MAR\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[19\] MAR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[19\]\" to the node \"MAR\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[18\] MAR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[18\]\" to the node \"MAR\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[17\] MAR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[17\]\" to the node \"MAR\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[16\] MAR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[16\]\" to the node \"MAR\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[15\] MAR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[15\]\" to the node \"MAR\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[14\] MAR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[14\]\" to the node \"MAR\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[13\] MAR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[13\]\" to the node \"MAR\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[12\] MAR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[12\]\" to the node \"MAR\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[11\] MAR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[11\]\" to the node \"MAR\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[10\] MAR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[10\]\" to the node \"MAR\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[9\] MAR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[9\]\" to the node \"MAR\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[8\] MAR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[8\]\" to the node \"MAR\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[7\] MAR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[7\]\" to the node \"MAR\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[6\] MAR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[6\]\" to the node \"MAR\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[5\] MAR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[5\]\" to the node \"MAR\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[4\] MAR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[4\]\" to the node \"MAR\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[3\] MAR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[3\]\" to the node \"MAR\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[2\] MAR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[2\]\" to the node \"MAR\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[1\] MAR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[1\]\" to the node \"MAR\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|register_32bit:inst\|inst10\[0\] MAR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|register_32bit:inst\|inst10\[0\]\" to the node \"MAR\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst3\|register_32bit:inst7\|inst10\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst3\|register_32bit:inst7\|inst10\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst3\|register_32bit:inst7\|inst10\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst3\|register_32bit:inst7\|inst10\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst3\|register_32bit:inst7\|inst10\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst3\|register_32bit:inst7\|inst10\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst3\|register_32bit:inst7\|inst10\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst3\|register_32bit:inst7\|inst10\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst3\|register_32bit:inst7\|inst10\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst3\|register_32bit:inst7\|inst10\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst3\|register_32bit:inst7\|inst10\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst3\|register_32bit:inst7\|inst10\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst3\|register_32bit:inst7\|inst10\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst3\|register_32bit:inst7\|inst10\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst3\|register_32bit:inst7\|inst10\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst3\|register_32bit:inst7\|inst10\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[31\] OUT_A\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[31\]\" to the node \"OUT_A\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[30\] OUT_A\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[30\]\" to the node \"OUT_A\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[29\] OUT_A\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[29\]\" to the node \"OUT_A\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[28\] OUT_A\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[28\]\" to the node \"OUT_A\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[27\] OUT_A\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[27\]\" to the node \"OUT_A\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[26\] OUT_A\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[26\]\" to the node \"OUT_A\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[25\] OUT_A\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[25\]\" to the node \"OUT_A\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[24\] OUT_A\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[24\]\" to the node \"OUT_A\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[23\] OUT_A\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[23\]\" to the node \"OUT_A\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[22\] OUT_A\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[22\]\" to the node \"OUT_A\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[21\] OUT_A\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[21\]\" to the node \"OUT_A\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[20\] OUT_A\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[20\]\" to the node \"OUT_A\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[19\] OUT_A\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[19\]\" to the node \"OUT_A\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[18\] OUT_A\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[18\]\" to the node \"OUT_A\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[17\] OUT_A\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[17\]\" to the node \"OUT_A\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[16\] OUT_A\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[16\]\" to the node \"OUT_A\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[15\] OUT_A\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[15\]\" to the node \"OUT_A\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[14\] OUT_A\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[14\]\" to the node \"OUT_A\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[13\] OUT_A\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[13\]\" to the node \"OUT_A\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[12\] OUT_A\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[12\]\" to the node \"OUT_A\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[11\] OUT_A\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[11\]\" to the node \"OUT_A\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[10\] OUT_A\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[10\]\" to the node \"OUT_A\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[9\] OUT_A\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[9\]\" to the node \"OUT_A\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[8\] OUT_A\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[8\]\" to the node \"OUT_A\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[7\] OUT_A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[7\]\" to the node \"OUT_A\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[6\] OUT_A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[6\]\" to the node \"OUT_A\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[5\] OUT_A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[5\]\" to the node \"OUT_A\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[4\] OUT_A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[4\]\" to the node \"OUT_A\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[3\] OUT_A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[3\]\" to the node \"OUT_A\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[2\] OUT_A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[2\]\" to the node \"OUT_A\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[1\] OUT_A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[1\]\" to the node \"OUT_A\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst9\|register_32bit:inst1\|inst9\[0\] OUT_A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst9\|register_32bit:inst1\|inst9\[0\]\" to the node \"OUT_A\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 384 3832 3880 416 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|register_32bit:inst6\|inst10\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|register_32bit:inst6\|inst10\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_32bit.bdf" { { 432 3784 3832 464 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724515078809 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1724515078809 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_4bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_4bit.bdf" { { 248 408 472 328 "inst" "" } } } } { "register_4bit.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/register_4bit.bdf" { { 248 864 928 328 "inst3" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1724515078826 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1724515078826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1724515079502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079502 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[35\] " "No output dependent on input pin \"MIR\[35\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[34\] " "No output dependent on input pin \"MIR\[34\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[33\] " "No output dependent on input pin \"MIR\[33\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[32\] " "No output dependent on input pin \"MIR\[32\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[31\] " "No output dependent on input pin \"MIR\[31\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[30\] " "No output dependent on input pin \"MIR\[30\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[29\] " "No output dependent on input pin \"MIR\[29\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[28\] " "No output dependent on input pin \"MIR\[28\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[27\] " "No output dependent on input pin \"MIR\[27\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[26\] " "No output dependent on input pin \"MIR\[26\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[25\] " "No output dependent on input pin \"MIR\[25\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[24\] " "No output dependent on input pin \"MIR\[24\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[23\] " "No output dependent on input pin \"MIR\[23\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[22\] " "No output dependent on input pin \"MIR\[22\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[21\] " "No output dependent on input pin \"MIR\[21\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[20\] " "No output dependent on input pin \"MIR\[20\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[19\] " "No output dependent on input pin \"MIR\[19\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[18\] " "No output dependent on input pin \"MIR\[18\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[17\] " "No output dependent on input pin \"MIR\[17\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[16\] " "No output dependent on input pin \"MIR\[16\]\"" {  } { { "bank_regs.bdf" "" { Schematic "C:/Users/dirce/Downloads/DUDA/MIC-1-main/bank_regs.bdf" { { -48 448 464 120 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724515079581 "|bank_regs|MIR[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1724515079581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "774 " "Implemented 774 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "110 " "Implemented 110 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1724515079586 ""} { "Info" "ICUT_CUT_TM_OPINS" "168 " "Implemented 168 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1724515079586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "496 " "Implemented 496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1724515079586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1724515079586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1724515079613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 24 12:57:59 2024 " "Processing ended: Sat Aug 24 12:57:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1724515079613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1724515079613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1724515079613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1724515079613 ""}
