{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626197986961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626197986962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 12:39:46 2021 " "Processing started: Tue Jul 13 12:39:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626197986962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197986962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modulos -c modulos " "Command: quartus_map --read_settings_files=on --write_settings_files=off modulos -c modulos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197986962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626197987189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626197987189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulos " "Found entity 1: modulos" {  } { { "modulos.sv" "" { Text "X:/proyectos/modulos/modulos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626197993657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197993657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modulos " "Elaborating entity \"modulos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626197993680 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q modulos.sv(13) " "Verilog HDL Always Construct warning at modulos.sv(13): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos.sv" "" { Text "X:/proyectos/modulos/modulos.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1626197993680 "|modulos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] modulos.sv(13) " "Inferred latch for \"q\[0\]\" at modulos.sv(13)" {  } { { "modulos.sv" "" { Text "X:/proyectos/modulos/modulos.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197993681 "|modulos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] modulos.sv(13) " "Inferred latch for \"q\[1\]\" at modulos.sv(13)" {  } { { "modulos.sv" "" { Text "X:/proyectos/modulos/modulos.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197993681 "|modulos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] modulos.sv(13) " "Inferred latch for \"q\[2\]\" at modulos.sv(13)" {  } { { "modulos.sv" "" { Text "X:/proyectos/modulos/modulos.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197993681 "|modulos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] modulos.sv(13) " "Inferred latch for \"q\[3\]\" at modulos.sv(13)" {  } { { "modulos.sv" "" { Text "X:/proyectos/modulos/modulos.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197993681 "|modulos"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[3\] modulos.sv(7) " "Can't resolve multiple constant drivers for net \"q\[3\]\" at modulos.sv(7)" {  } { { "modulos.sv" "" { Text "X:/proyectos/modulos/modulos.sv" 7 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197993681 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "modulos.sv(13) " "Constant driver at modulos.sv(13)" {  } { { "modulos.sv" "" { Text "X:/proyectos/modulos/modulos.sv" 13 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197993681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[2\] modulos.sv(7) " "Can't resolve multiple constant drivers for net \"q\[2\]\" at modulos.sv(7)" {  } { { "modulos.sv" "" { Text "X:/proyectos/modulos/modulos.sv" 7 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197993681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[1\] modulos.sv(7) " "Can't resolve multiple constant drivers for net \"q\[1\]\" at modulos.sv(7)" {  } { { "modulos.sv" "" { Text "X:/proyectos/modulos/modulos.sv" 7 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197993681 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "q\[0\] modulos.sv(7) " "Can't resolve multiple constant drivers for net \"q\[0\]\" at modulos.sv(7)" {  } { { "modulos.sv" "" { Text "X:/proyectos/modulos/modulos.sv" 7 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197993681 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626197993681 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626197993844 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 13 12:39:53 2021 " "Processing ended: Tue Jul 13 12:39:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626197993844 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626197993844 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626197993844 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626197993844 ""}
