
---------- Begin Simulation Statistics ----------
final_tick                                14697670500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236121                       # Simulator instruction rate (inst/s)
host_mem_usage                                4482000                       # Number of bytes of host memory used
host_op_rate                                   417335                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    61.84                       # Real time elapsed on the host
host_tick_rate                              237691591                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14600562                       # Number of instructions simulated
sim_ops                                      25805912                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014698                       # Number of seconds simulated
sim_ticks                                 14697670500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               83                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              280                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             48                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              48                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    280                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4600562                       # Number of instructions committed
system.cpu0.committedOps                      8877981                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.389511                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2302873                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1135675                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        15233                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     643366                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          495                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       12914131                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.156507                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2180170                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          613                       # TLB misses on write requests
system.cpu0.numCycles                        29395341                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             190890      2.15%      2.15% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                6947972     78.26%     80.41% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   265      0.00%     80.41% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                  61224      0.69%     81.10% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 9342      0.11%     81.21% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.21% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.02%     81.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.23% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.23% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.23% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  9214      0.10%     81.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     81.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 31007      0.35%     81.69% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                   750      0.01%     81.69% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 26436      0.30%     81.99% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                24391      0.27%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                2446      0.03%     82.29% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     82.29% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     82.29% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     82.29% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd              177      0.00%     82.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     82.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     82.30% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             2566      0.03%     82.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     82.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     82.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     82.33% # Class of committed instruction
system.cpu0.op_class_0::MemRead                902938     10.17%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               581095      6.55%     99.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            52737      0.59%     99.64% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           32353      0.36%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8877981                       # Class of committed instruction
system.cpu0.tickCycles                       16481210                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   83                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               87                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     87                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.939534                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2871717                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157345                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2428                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003144                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1720                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        6461114                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.340190                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2442973                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          222                       # TLB misses on write requests
system.cpu1.numCycles                        29395341                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22934227                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        65740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       866029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6379                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1732122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6379                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              41566                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27282                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38458                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25198                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25198                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41566                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       199268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       199268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 199268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6018944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6018944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6018944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             66764                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   66764    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               66764                       # Request fanout histogram
system.membus.reqLayer4.occupancy           258738000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          357818250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1772732                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1772732                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1772732                       # number of overall hits
system.cpu0.icache.overall_hits::total        1772732                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       407279                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        407279                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       407279                       # number of overall misses
system.cpu0.icache.overall_misses::total       407279                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5825794000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5825794000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5825794000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5825794000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2180011                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2180011                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2180011                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2180011                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.186824                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.186824                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.186824                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.186824                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14304.184601                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14304.184601                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14304.184601                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14304.184601                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       407263                       # number of writebacks
system.cpu0.icache.writebacks::total           407263                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       407279                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       407279                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       407279                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       407279                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5418515000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5418515000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5418515000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5418515000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.186824                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.186824                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.186824                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.186824                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13304.184601                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13304.184601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13304.184601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13304.184601                       # average overall mshr miss latency
system.cpu0.icache.replacements                407263                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1772732                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1772732                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       407279                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       407279                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5825794000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5825794000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2180011                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2180011                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.186824                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.186824                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14304.184601                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14304.184601                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       407279                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       407279                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5418515000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5418515000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.186824                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.186824                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13304.184601                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13304.184601                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999069                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2180011                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           407279                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.352623                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999069                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17847367                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17847367                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1436775                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1436775                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1437711                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1437711                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       272405                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        272405                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       273519                       # number of overall misses
system.cpu0.dcache.overall_misses::total       273519                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   6788984500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6788984500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   6788984500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6788984500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1709180                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1709180                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1711230                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1711230                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.159378                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.159378                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.159838                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.159838                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24922.393128                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24922.393128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24820.888128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24820.888128                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       113037                       # number of writebacks
system.cpu0.dcache.writebacks::total           113037                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        49664                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        49664                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        49664                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        49664                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       222741                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       222741                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       223777                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       223777                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   5001729000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5001729000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   5040225000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5040225000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.130320                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.130320                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.130770                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.130770                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22455.358466                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22455.358466                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22523.427341                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22523.427341                       # average overall mshr miss latency
system.cpu0.dcache.replacements                223761                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       928029                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         928029                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       167716                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       167716                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3495371500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3495371500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1095745                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1095745                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.153061                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.153061                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20841.013976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20841.013976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         5644                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5644                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162072                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162072                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3218032500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3218032500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147910                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147910                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19855.573449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19855.573449                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       508746                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        508746                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       104689                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       104689                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3293613000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3293613000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       613435                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       613435                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.170660                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.170660                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31460.927127                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31460.927127                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        44020                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        44020                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        60669                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        60669                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1783696500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1783696500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.098900                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.098900                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29400.459872                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29400.459872                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          936                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          936                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1114                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1114                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.543415                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.543415                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     38496000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     38496000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 37158.301158                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 37158.301158                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999124                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1661488                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           223777                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.424749                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999124                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999945                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13913617                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13913617                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429268                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429268                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429268                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429268                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13658                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13658                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13658                       # number of overall misses
system.cpu1.icache.overall_misses::total        13658                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    565753000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    565753000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    565753000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    565753000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2442926                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2442926                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2442926                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2442926                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005591                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005591                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005591                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005591                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 41422.829111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41422.829111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 41422.829111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41422.829111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13642                       # number of writebacks
system.cpu1.icache.writebacks::total            13642                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13658                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13658                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13658                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13658                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    552095000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    552095000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    552095000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    552095000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005591                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005591                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005591                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005591                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 40422.829111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40422.829111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 40422.829111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40422.829111                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13642                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429268                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429268                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13658                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13658                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    565753000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    565753000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2442926                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2442926                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005591                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005591                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 41422.829111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41422.829111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13658                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13658                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    552095000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    552095000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005591                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005591                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 40422.829111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40422.829111                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999026                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2442926                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13658                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           178.864109                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999026                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999939                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19557066                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19557066                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861414                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861414                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5863952                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5863952                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226434                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226434                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       231287                       # number of overall misses
system.cpu1.dcache.overall_misses::total       231287                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4767656500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4767656500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4767656500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4767656500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087848                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087848                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095239                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037194                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037194                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.037946                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.037946                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 21055.391416                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21055.391416                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20613.594798                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20613.594798                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        59561                       # number of writebacks
system.cpu1.dcache.writebacks::total            59561                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8798                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8798                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8798                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8798                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221379                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221379                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4153545500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4153545500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4451732000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4451732000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 19084.827418                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19084.827418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 20109.097972                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20109.097972                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221363                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983167                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983167                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       162992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       162992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2792309500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2792309500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146159                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146159                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039312                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039312                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 17131.573942                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17131.573942                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          362                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162630                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162630                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2611441000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2611441000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 16057.560106                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16057.560106                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878247                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878247                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63442                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63442                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1975347000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1975347000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032674                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032674                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 31136.266196                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31136.266196                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8436                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8436                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1542104500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1542104500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028329                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 28035.205250                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28035.205250                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data         2538                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2538                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         4853                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         4853                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.656609                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.656609                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    298186500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    298186500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 79665.108202                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 79665.108202                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998944                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6085331                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221379                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.488294                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998944                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999934                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48983291                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48983291                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              400671                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              192047                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8193                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              198418                       # number of demand (read+write) hits
system.l2.demand_hits::total                   799329                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             400671                       # number of overall hits
system.l2.overall_hits::.cpu0.data             192047                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8193                       # number of overall hits
system.l2.overall_hits::.cpu1.data             198418                       # number of overall hits
system.l2.overall_hits::total                  799329                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             31730                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             22961                       # number of demand (read+write) misses
system.l2.demand_misses::total                  66764                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6608                       # number of overall misses
system.l2.overall_misses::.cpu0.data            31730                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5465                       # number of overall misses
system.l2.overall_misses::.cpu1.data            22961                       # number of overall misses
system.l2.overall_misses::total                 66764                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    539010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2647711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    438853500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1881156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5506730500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    539010000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2647711000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    438853500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1881156000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5506730500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          407279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          223777                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221379                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               866093                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         407279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         223777                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221379                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              866093                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.016225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.141793                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.400132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.103718                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077086                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.016225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.141793                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.400132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.103718                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077086                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81569.309927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83445.036243                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80302.561757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81928.313227                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82480.535918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81569.309927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83445.036243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80302.561757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81928.313227                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82480.535918                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27282                       # number of writebacks
system.l2.writebacks::total                     27282                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         6608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        31730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        22961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             66764                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        31730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        22961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            66764                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    472930000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2330411000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    384203500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1651546000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4839090500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    472930000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2330411000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    384203500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1651546000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4839090500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.016225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.141793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.400132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.103718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.016225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.141793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.400132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.103718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077086                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71569.309927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73445.036243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70302.561757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71928.313227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72480.535918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71569.309927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73445.036243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70302.561757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71928.313227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72480.535918                       # average overall mshr miss latency
system.l2.replacements                          69773                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172598                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172598                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       420905                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           420905                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       420905                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       420905                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2346                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2346                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            45705                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            44803                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90508                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          14995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          10203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25198                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1194400000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    840989000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2035389000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        60700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            115706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.247035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.185489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.217776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79653.217739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82425.659120                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80775.815541                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        14995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1044450000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    738959000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1783409000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.247035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.185489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.217776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69653.217739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 72425.659120                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70775.815541                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        400671                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             408864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    539010000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    438853500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    977863500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       407279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         420937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.016225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.400132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81569.309927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80302.561757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80995.899942                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12073                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    472930000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    384203500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    857133500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.016225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.400132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.028681                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71569.309927                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70302.561757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70995.899942                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       146342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       153615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            299957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        16735                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        12758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29493                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1453311000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1040167000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2493478000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       163077                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166373                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        329450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.102620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.076683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86842.605318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81530.569055                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84544.739430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        16735                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        12758                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1285961000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    912587000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2198548000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.102620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.076683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089522                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76842.605318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71530.569055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74544.739430                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.639128                       # Cycle average of tags in use
system.l2.tags.total_refs                     1729775                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     70797                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.432886                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      48.577865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      220.358651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      542.895652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       19.237140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      190.569820                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.047439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.215194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.530172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.018786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.186103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997694                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13927765                       # Number of tag accesses
system.l2.tags.data_accesses                 13927765                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        422912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2030720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        349760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1469504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4272896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       422912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       349760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        772672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1746048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1746048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          31730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          22961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               66764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27282                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27282                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         28774084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        138166113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         23796968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         99982103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             290719267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     28774084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     23796968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52571052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118797601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118797601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118797601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        28774084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       138166113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        23796968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        99982103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            409516869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     31551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     22340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000517857750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1643                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1643                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              159794                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25566                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       66764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27282                       # Number of write requests accepted
system.mem_ctrls.readBursts                     66764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27282                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    800                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    85                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1780                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    861876750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  329820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2098701750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13065.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31815.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    42824                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22785                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 66764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27282                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.584614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.214114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.503693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14127     51.34%     51.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6884     25.02%     76.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1742      6.33%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          934      3.39%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          929      3.38%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          482      1.75%     91.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          405      1.47%     92.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          304      1.10%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1712      6.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27519                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.132075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.955342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.107764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1096     66.71%     66.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           285     17.35%     84.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           108      6.57%     90.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           77      4.69%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           29      1.77%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           18      1.10%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           13      0.79%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.24%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.24%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.24%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1643                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.535606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.511701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.908301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1203     73.22%     73.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      2.01%     75.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              374     22.76%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      2.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1643                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4221696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   51200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1738752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4272896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1746048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       287.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    290.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14695894000                       # Total gap between requests
system.mem_ctrls.avgGap                     156262.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       422912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2019264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       349760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1429760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1738752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 28774083.620938435197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 137386669.540591478348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 23796968.369919575751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 97278000.619213774800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118301196.097708135843                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        31730                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        22961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27282                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    201921750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1024403250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    160150250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    712226500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 349389686250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30557.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32285.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29304.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31018.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12806600.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             88364640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             46959330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           227937360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           70506540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1159825680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5548775010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        971253120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8113621680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.034534                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2473587000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    490620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11733463500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            108149580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57475275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           243045600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           71310420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1159825680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5641731750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        892973760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8174512065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.177393                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2269318250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    490620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11937732250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            750387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       199880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       420905                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          315017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115706                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        420937                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       329450                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1221821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       671315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        40958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2598215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52130688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     21556096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1747200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17980160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93414144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69773                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1746048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           935866                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006817                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082285                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 929486     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6380      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             935866                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1459564000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332353928                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20549874                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         335814701                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         611007821                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14697670500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
