;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SS */
SS__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
SS__0__MASK EQU 0x02
SS__0__PC EQU CYREG_PRT0_PC1
SS__0__PORT EQU 0
SS__0__SHIFT EQU 1
SS__AG EQU CYREG_PRT0_AG
SS__AMUX EQU CYREG_PRT0_AMUX
SS__BIE EQU CYREG_PRT0_BIE
SS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SS__BYP EQU CYREG_PRT0_BYP
SS__CTL EQU CYREG_PRT0_CTL
SS__DM0 EQU CYREG_PRT0_DM0
SS__DM1 EQU CYREG_PRT0_DM1
SS__DM2 EQU CYREG_PRT0_DM2
SS__DR EQU CYREG_PRT0_DR
SS__INP_DIS EQU CYREG_PRT0_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT0_LCD_EN
SS__MASK EQU 0x02
SS__PORT EQU 0
SS__PRT EQU CYREG_PRT0_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SS__PS EQU CYREG_PRT0_PS
SS__SHIFT EQU 1
SS__SLW EQU CYREG_PRT0_SLW

/* CLK */
CLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
CLK__0__MASK EQU 0x80
CLK__0__PC EQU CYREG_PRT0_PC7
CLK__0__PORT EQU 0
CLK__0__SHIFT EQU 7
CLK__AG EQU CYREG_PRT0_AG
CLK__AMUX EQU CYREG_PRT0_AMUX
CLK__BIE EQU CYREG_PRT0_BIE
CLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CLK__BYP EQU CYREG_PRT0_BYP
CLK__CTL EQU CYREG_PRT0_CTL
CLK__DM0 EQU CYREG_PRT0_DM0
CLK__DM1 EQU CYREG_PRT0_DM1
CLK__DM2 EQU CYREG_PRT0_DM2
CLK__DR EQU CYREG_PRT0_DR
CLK__INP_DIS EQU CYREG_PRT0_INP_DIS
CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CLK__LCD_EN EQU CYREG_PRT0_LCD_EN
CLK__MASK EQU 0x80
CLK__PORT EQU 0
CLK__PRT EQU CYREG_PRT0_PRT
CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CLK__PS EQU CYREG_PRT0_PS
CLK__SHIFT EQU 7
CLK__SLW EQU CYREG_PRT0_SLW

/* D_C */
D_C__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
D_C__0__MASK EQU 0x01
D_C__0__PC EQU CYREG_PRT0_PC0
D_C__0__PORT EQU 0
D_C__0__SHIFT EQU 0
D_C__AG EQU CYREG_PRT0_AG
D_C__AMUX EQU CYREG_PRT0_AMUX
D_C__BIE EQU CYREG_PRT0_BIE
D_C__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D_C__BYP EQU CYREG_PRT0_BYP
D_C__CTL EQU CYREG_PRT0_CTL
D_C__DM0 EQU CYREG_PRT0_DM0
D_C__DM1 EQU CYREG_PRT0_DM1
D_C__DM2 EQU CYREG_PRT0_DM2
D_C__DR EQU CYREG_PRT0_DR
D_C__INP_DIS EQU CYREG_PRT0_INP_DIS
D_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D_C__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D_C__LCD_EN EQU CYREG_PRT0_LCD_EN
D_C__MASK EQU 0x01
D_C__PORT EQU 0
D_C__PRT EQU CYREG_PRT0_PRT
D_C__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D_C__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D_C__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D_C__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D_C__PS EQU CYREG_PRT0_PS
D_C__SHIFT EQU 0
D_C__SLW EQU CYREG_PRT0_SLW

/* I2C */
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* IRQ */
IRQ__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
IRQ__0__MASK EQU 0x01
IRQ__0__PC EQU CYREG_IO_PC_PRT15_PC0
IRQ__0__PORT EQU 15
IRQ__0__SHIFT EQU 0
IRQ__AG EQU CYREG_PRT15_AG
IRQ__AMUX EQU CYREG_PRT15_AMUX
IRQ__BIE EQU CYREG_PRT15_BIE
IRQ__BIT_MASK EQU CYREG_PRT15_BIT_MASK
IRQ__BYP EQU CYREG_PRT15_BYP
IRQ__CTL EQU CYREG_PRT15_CTL
IRQ__DM0 EQU CYREG_PRT15_DM0
IRQ__DM1 EQU CYREG_PRT15_DM1
IRQ__DM2 EQU CYREG_PRT15_DM2
IRQ__DR EQU CYREG_PRT15_DR
IRQ__INP_DIS EQU CYREG_PRT15_INP_DIS
IRQ__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
IRQ__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
IRQ__LCD_EN EQU CYREG_PRT15_LCD_EN
IRQ__MASK EQU 0x01
IRQ__PORT EQU 15
IRQ__PRT EQU CYREG_PRT15_PRT
IRQ__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
IRQ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
IRQ__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
IRQ__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
IRQ__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
IRQ__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
IRQ__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
IRQ__PS EQU CYREG_PRT15_PS
IRQ__SHIFT EQU 0
IRQ__SLW EQU CYREG_PRT15_SLW

/* isr */
isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr__INTC_MASK EQU 0x02
isr__INTC_NUMBER EQU 1
isr__INTC_PRIOR_NUM EQU 7
isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* scl */
scl__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
scl__0__MASK EQU 0x80
scl__0__PC EQU CYREG_PRT3_PC7
scl__0__PORT EQU 3
scl__0__SHIFT EQU 7
scl__AG EQU CYREG_PRT3_AG
scl__AMUX EQU CYREG_PRT3_AMUX
scl__BIE EQU CYREG_PRT3_BIE
scl__BIT_MASK EQU CYREG_PRT3_BIT_MASK
scl__BYP EQU CYREG_PRT3_BYP
scl__CTL EQU CYREG_PRT3_CTL
scl__DM0 EQU CYREG_PRT3_DM0
scl__DM1 EQU CYREG_PRT3_DM1
scl__DM2 EQU CYREG_PRT3_DM2
scl__DR EQU CYREG_PRT3_DR
scl__INP_DIS EQU CYREG_PRT3_INP_DIS
scl__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
scl__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
scl__LCD_EN EQU CYREG_PRT3_LCD_EN
scl__MASK EQU 0x80
scl__PORT EQU 3
scl__PRT EQU CYREG_PRT3_PRT
scl__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
scl__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
scl__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
scl__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
scl__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
scl__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
scl__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
scl__PS EQU CYREG_PRT3_PS
scl__SHIFT EQU 7
scl__SLW EQU CYREG_PRT3_SLW

/* sda */
sda__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
sda__0__MASK EQU 0x40
sda__0__PC EQU CYREG_PRT3_PC6
sda__0__PORT EQU 3
sda__0__SHIFT EQU 6
sda__AG EQU CYREG_PRT3_AG
sda__AMUX EQU CYREG_PRT3_AMUX
sda__BIE EQU CYREG_PRT3_BIE
sda__BIT_MASK EQU CYREG_PRT3_BIT_MASK
sda__BYP EQU CYREG_PRT3_BYP
sda__CTL EQU CYREG_PRT3_CTL
sda__DM0 EQU CYREG_PRT3_DM0
sda__DM1 EQU CYREG_PRT3_DM1
sda__DM2 EQU CYREG_PRT3_DM2
sda__DR EQU CYREG_PRT3_DR
sda__INP_DIS EQU CYREG_PRT3_INP_DIS
sda__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
sda__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
sda__LCD_EN EQU CYREG_PRT3_LCD_EN
sda__MASK EQU 0x40
sda__PORT EQU 3
sda__PRT EQU CYREG_PRT3_PRT
sda__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
sda__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
sda__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
sda__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
sda__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
sda__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
sda__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
sda__PS EQU CYREG_PRT3_PS
sda__SHIFT EQU 6
sda__SLW EQU CYREG_PRT3_SLW

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
MISO__0__MASK EQU 0x40
MISO__0__PC EQU CYREG_PRT0_PC6
MISO__0__PORT EQU 0
MISO__0__SHIFT EQU 6
MISO__AG EQU CYREG_PRT0_AG
MISO__AMUX EQU CYREG_PRT0_AMUX
MISO__BIE EQU CYREG_PRT0_BIE
MISO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MISO__BYP EQU CYREG_PRT0_BYP
MISO__CTL EQU CYREG_PRT0_CTL
MISO__DM0 EQU CYREG_PRT0_DM0
MISO__DM1 EQU CYREG_PRT0_DM1
MISO__DM2 EQU CYREG_PRT0_DM2
MISO__DR EQU CYREG_PRT0_DR
MISO__INP_DIS EQU CYREG_PRT0_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT0_LCD_EN
MISO__MASK EQU 0x40
MISO__PORT EQU 0
MISO__PRT EQU CYREG_PRT0_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 6
MISO__SLW EQU CYREG_PRT0_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
MOSI__0__MASK EQU 0x20
MOSI__0__PC EQU CYREG_PRT0_PC5
MOSI__0__PORT EQU 0
MOSI__0__SHIFT EQU 5
MOSI__AG EQU CYREG_PRT0_AG
MOSI__AMUX EQU CYREG_PRT0_AMUX
MOSI__BIE EQU CYREG_PRT0_BIE
MOSI__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOSI__BYP EQU CYREG_PRT0_BYP
MOSI__CTL EQU CYREG_PRT0_CTL
MOSI__DM0 EQU CYREG_PRT0_DM0
MOSI__DM1 EQU CYREG_PRT0_DM1
MOSI__DM2 EQU CYREG_PRT0_DM2
MOSI__DR EQU CYREG_PRT0_DR
MOSI__INP_DIS EQU CYREG_PRT0_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT0_LCD_EN
MOSI__MASK EQU 0x20
MOSI__PORT EQU 0
MOSI__PRT EQU CYREG_PRT0_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOSI__PS EQU CYREG_PRT0_PS
MOSI__SHIFT EQU 5
MOSI__SLW EQU CYREG_PRT0_SLW

/* SPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB01_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB01_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB01_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB01_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB01_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB01_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB02_ST

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x01
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x02
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x02

/* Reset */
Reset__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Reset__0__MASK EQU 0x20
Reset__0__PC EQU CYREG_IO_PC_PRT15_PC5
Reset__0__PORT EQU 15
Reset__0__SHIFT EQU 5
Reset__AG EQU CYREG_PRT15_AG
Reset__AMUX EQU CYREG_PRT15_AMUX
Reset__BIE EQU CYREG_PRT15_BIE
Reset__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Reset__BYP EQU CYREG_PRT15_BYP
Reset__CTL EQU CYREG_PRT15_CTL
Reset__DM0 EQU CYREG_PRT15_DM0
Reset__DM1 EQU CYREG_PRT15_DM1
Reset__DM2 EQU CYREG_PRT15_DM2
Reset__DR EQU CYREG_PRT15_DR
Reset__INP_DIS EQU CYREG_PRT15_INP_DIS
Reset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Reset__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Reset__LCD_EN EQU CYREG_PRT15_LCD_EN
Reset__MASK EQU 0x20
Reset__PORT EQU 15
Reset__PRT EQU CYREG_PRT15_PRT
Reset__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Reset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Reset__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Reset__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Reset__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Reset__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Reset__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Reset__PS EQU CYREG_PRT15_PS
Reset__SHIFT EQU 5
Reset__SLW EQU CYREG_PRT15_SLW

/* Pin_DS */
Pin_DS__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_DS__0__MASK EQU 0x20
Pin_DS__0__PC EQU CYREG_PRT3_PC5
Pin_DS__0__PORT EQU 3
Pin_DS__0__SHIFT EQU 5
Pin_DS__AG EQU CYREG_PRT3_AG
Pin_DS__AMUX EQU CYREG_PRT3_AMUX
Pin_DS__BIE EQU CYREG_PRT3_BIE
Pin_DS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_DS__BYP EQU CYREG_PRT3_BYP
Pin_DS__CTL EQU CYREG_PRT3_CTL
Pin_DS__DM0 EQU CYREG_PRT3_DM0
Pin_DS__DM1 EQU CYREG_PRT3_DM1
Pin_DS__DM2 EQU CYREG_PRT3_DM2
Pin_DS__DR EQU CYREG_PRT3_DR
Pin_DS__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_DS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_DS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_DS__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_DS__MASK EQU 0x20
Pin_DS__PORT EQU 3
Pin_DS__PRT EQU CYREG_PRT3_PRT
Pin_DS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_DS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_DS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_DS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_DS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_DS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_DS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_DS__PS EQU CYREG_PRT3_PS
Pin_DS__SHIFT EQU 5
Pin_DS__SLW EQU CYREG_PRT3_SLW
Pin_DS_P__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_DS_P__0__MASK EQU 0x02
Pin_DS_P__0__PC EQU CYREG_PRT3_PC1
Pin_DS_P__0__PORT EQU 3
Pin_DS_P__0__SHIFT EQU 1
Pin_DS_P__AG EQU CYREG_PRT3_AG
Pin_DS_P__AMUX EQU CYREG_PRT3_AMUX
Pin_DS_P__BIE EQU CYREG_PRT3_BIE
Pin_DS_P__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_DS_P__BYP EQU CYREG_PRT3_BYP
Pin_DS_P__CTL EQU CYREG_PRT3_CTL
Pin_DS_P__DM0 EQU CYREG_PRT3_DM0
Pin_DS_P__DM1 EQU CYREG_PRT3_DM1
Pin_DS_P__DM2 EQU CYREG_PRT3_DM2
Pin_DS_P__DR EQU CYREG_PRT3_DR
Pin_DS_P__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_DS_P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_DS_P__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_DS_P__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_DS_P__MASK EQU 0x02
Pin_DS_P__PORT EQU 3
Pin_DS_P__PRT EQU CYREG_PRT3_PRT
Pin_DS_P__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_DS_P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_DS_P__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_DS_P__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_DS_P__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_DS_P__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_DS_P__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_DS_P__PS EQU CYREG_PRT3_PS
Pin_DS_P__SHIFT EQU 1
Pin_DS_P__SLW EQU CYREG_PRT3_SLW

/* Pin_GS */
Pin_GS__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_GS__0__MASK EQU 0x10
Pin_GS__0__PC EQU CYREG_PRT3_PC4
Pin_GS__0__PORT EQU 3
Pin_GS__0__SHIFT EQU 4
Pin_GS__AG EQU CYREG_PRT3_AG
Pin_GS__AMUX EQU CYREG_PRT3_AMUX
Pin_GS__BIE EQU CYREG_PRT3_BIE
Pin_GS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_GS__BYP EQU CYREG_PRT3_BYP
Pin_GS__CTL EQU CYREG_PRT3_CTL
Pin_GS__DM0 EQU CYREG_PRT3_DM0
Pin_GS__DM1 EQU CYREG_PRT3_DM1
Pin_GS__DM2 EQU CYREG_PRT3_DM2
Pin_GS__DR EQU CYREG_PRT3_DR
Pin_GS__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_GS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_GS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_GS__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_GS__MASK EQU 0x10
Pin_GS__PORT EQU 3
Pin_GS__PRT EQU CYREG_PRT3_PRT
Pin_GS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_GS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_GS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_GS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_GS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_GS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_GS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_GS__PS EQU CYREG_PRT3_PS
Pin_GS__SHIFT EQU 4
Pin_GS__SLW EQU CYREG_PRT3_SLW
Pin_GS_P__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Pin_GS_P__0__MASK EQU 0x04
Pin_GS_P__0__PC EQU CYREG_IO_PC_PRT15_PC2
Pin_GS_P__0__PORT EQU 15
Pin_GS_P__0__SHIFT EQU 2
Pin_GS_P__AG EQU CYREG_PRT15_AG
Pin_GS_P__AMUX EQU CYREG_PRT15_AMUX
Pin_GS_P__BIE EQU CYREG_PRT15_BIE
Pin_GS_P__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_GS_P__BYP EQU CYREG_PRT15_BYP
Pin_GS_P__CTL EQU CYREG_PRT15_CTL
Pin_GS_P__DM0 EQU CYREG_PRT15_DM0
Pin_GS_P__DM1 EQU CYREG_PRT15_DM1
Pin_GS_P__DM2 EQU CYREG_PRT15_DM2
Pin_GS_P__DR EQU CYREG_PRT15_DR
Pin_GS_P__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_GS_P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_GS_P__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_GS_P__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_GS_P__MASK EQU 0x04
Pin_GS_P__PORT EQU 15
Pin_GS_P__PRT EQU CYREG_PRT15_PRT
Pin_GS_P__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_GS_P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_GS_P__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_GS_P__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_GS_P__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_GS_P__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_GS_P__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_GS_P__PS EQU CYREG_PRT15_PS
Pin_GS_P__SHIFT EQU 2
Pin_GS_P__SLW EQU CYREG_PRT15_SLW

/* Pin_ID */
Pin_ID__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_ID__0__MASK EQU 0x08
Pin_ID__0__PC EQU CYREG_PRT3_PC3
Pin_ID__0__PORT EQU 3
Pin_ID__0__SHIFT EQU 3
Pin_ID__AG EQU CYREG_PRT3_AG
Pin_ID__AMUX EQU CYREG_PRT3_AMUX
Pin_ID__BIE EQU CYREG_PRT3_BIE
Pin_ID__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_ID__BYP EQU CYREG_PRT3_BYP
Pin_ID__CTL EQU CYREG_PRT3_CTL
Pin_ID__DM0 EQU CYREG_PRT3_DM0
Pin_ID__DM1 EQU CYREG_PRT3_DM1
Pin_ID__DM2 EQU CYREG_PRT3_DM2
Pin_ID__DR EQU CYREG_PRT3_DR
Pin_ID__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_ID__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_ID__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_ID__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_ID__MASK EQU 0x08
Pin_ID__PORT EQU 3
Pin_ID__PRT EQU CYREG_PRT3_PRT
Pin_ID__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_ID__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_ID__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_ID__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_ID__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_ID__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_ID__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_ID__PS EQU CYREG_PRT3_PS
Pin_ID__SHIFT EQU 3
Pin_ID__SLW EQU CYREG_PRT3_SLW
Pin_ID_P__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Pin_ID_P__0__MASK EQU 0x08
Pin_ID_P__0__PC EQU CYREG_IO_PC_PRT15_PC3
Pin_ID_P__0__PORT EQU 15
Pin_ID_P__0__SHIFT EQU 3
Pin_ID_P__AG EQU CYREG_PRT15_AG
Pin_ID_P__AMUX EQU CYREG_PRT15_AMUX
Pin_ID_P__BIE EQU CYREG_PRT15_BIE
Pin_ID_P__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_ID_P__BYP EQU CYREG_PRT15_BYP
Pin_ID_P__CTL EQU CYREG_PRT15_CTL
Pin_ID_P__DM0 EQU CYREG_PRT15_DM0
Pin_ID_P__DM1 EQU CYREG_PRT15_DM1
Pin_ID_P__DM2 EQU CYREG_PRT15_DM2
Pin_ID_P__DR EQU CYREG_PRT15_DR
Pin_ID_P__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_ID_P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_ID_P__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_ID_P__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_ID_P__MASK EQU 0x08
Pin_ID_P__PORT EQU 15
Pin_ID_P__PRT EQU CYREG_PRT15_PRT
Pin_ID_P__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_ID_P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_ID_P__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_ID_P__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_ID_P__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_ID_P__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_ID_P__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_ID_P__PS EQU CYREG_PRT15_PS
Pin_ID_P__SHIFT EQU 3
Pin_ID_P__SLW EQU CYREG_PRT15_SLW

/* VDAC8_DS */
VDAC8_DS_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_DS_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_DS_viDAC8__D EQU CYREG_DAC3_D
VDAC8_DS_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_DS_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_DS_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_DS_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_DS_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_DS_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_DS_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_DS_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_DS_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_DS_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_DS_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_DS_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_DS_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_DS_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_DS_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_DS_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_DS_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_DS_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_DS_viDAC8__TST EQU CYREG_DAC3_TST

/* VDAC8_GS */
VDAC8_GS_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_GS_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_GS_viDAC8__D EQU CYREG_DAC1_D
VDAC8_GS_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_GS_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_GS_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_GS_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_GS_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_GS_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_GS_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_GS_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_GS_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_GS_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_GS_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_GS_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_GS_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_GS_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_GS_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_GS_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_GS_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_GS_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_GS_viDAC8__TST EQU CYREG_DAC1_TST

/* emFile_1 */
emFile_1_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
emFile_1_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
emFile_1_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
emFile_1_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_1_Clock_1__INDEX EQU 0x00
emFile_1_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_1_Clock_1__PM_ACT_MSK EQU 0x01
emFile_1_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_1_Clock_1__PM_STBY_MSK EQU 0x01
emFile_1_miso0__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
emFile_1_miso0__0__MASK EQU 0x08
emFile_1_miso0__0__PC EQU CYREG_PRT0_PC3
emFile_1_miso0__0__PORT EQU 0
emFile_1_miso0__0__SHIFT EQU 3
emFile_1_miso0__AG EQU CYREG_PRT0_AG
emFile_1_miso0__AMUX EQU CYREG_PRT0_AMUX
emFile_1_miso0__BIE EQU CYREG_PRT0_BIE
emFile_1_miso0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_1_miso0__BYP EQU CYREG_PRT0_BYP
emFile_1_miso0__CTL EQU CYREG_PRT0_CTL
emFile_1_miso0__DM0 EQU CYREG_PRT0_DM0
emFile_1_miso0__DM1 EQU CYREG_PRT0_DM1
emFile_1_miso0__DM2 EQU CYREG_PRT0_DM2
emFile_1_miso0__DR EQU CYREG_PRT0_DR
emFile_1_miso0__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_1_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
emFile_1_miso0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_1_miso0__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_1_miso0__MASK EQU 0x08
emFile_1_miso0__PORT EQU 0
emFile_1_miso0__PRT EQU CYREG_PRT0_PRT
emFile_1_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_1_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_1_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_1_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_1_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_1_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_1_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_1_miso0__PS EQU CYREG_PRT0_PS
emFile_1_miso0__SHIFT EQU 3
emFile_1_miso0__SLW EQU CYREG_PRT0_SLW
emFile_1_mosi0__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
emFile_1_mosi0__0__MASK EQU 0x04
emFile_1_mosi0__0__PC EQU CYREG_PRT12_PC2
emFile_1_mosi0__0__PORT EQU 12
emFile_1_mosi0__0__SHIFT EQU 2
emFile_1_mosi0__AG EQU CYREG_PRT12_AG
emFile_1_mosi0__BIE EQU CYREG_PRT12_BIE
emFile_1_mosi0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
emFile_1_mosi0__BYP EQU CYREG_PRT12_BYP
emFile_1_mosi0__DM0 EQU CYREG_PRT12_DM0
emFile_1_mosi0__DM1 EQU CYREG_PRT12_DM1
emFile_1_mosi0__DM2 EQU CYREG_PRT12_DM2
emFile_1_mosi0__DR EQU CYREG_PRT12_DR
emFile_1_mosi0__INP_DIS EQU CYREG_PRT12_INP_DIS
emFile_1_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
emFile_1_mosi0__MASK EQU 0x04
emFile_1_mosi0__PORT EQU 12
emFile_1_mosi0__PRT EQU CYREG_PRT12_PRT
emFile_1_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
emFile_1_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
emFile_1_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
emFile_1_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
emFile_1_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
emFile_1_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
emFile_1_mosi0__PS EQU CYREG_PRT12_PS
emFile_1_mosi0__SHIFT EQU 2
emFile_1_mosi0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
emFile_1_mosi0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
emFile_1_mosi0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
emFile_1_mosi0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
emFile_1_mosi0__SLW EQU CYREG_PRT12_SLW
emFile_1_sclk0__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
emFile_1_sclk0__0__MASK EQU 0x10
emFile_1_sclk0__0__PC EQU CYREG_PRT0_PC4
emFile_1_sclk0__0__PORT EQU 0
emFile_1_sclk0__0__SHIFT EQU 4
emFile_1_sclk0__AG EQU CYREG_PRT0_AG
emFile_1_sclk0__AMUX EQU CYREG_PRT0_AMUX
emFile_1_sclk0__BIE EQU CYREG_PRT0_BIE
emFile_1_sclk0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_1_sclk0__BYP EQU CYREG_PRT0_BYP
emFile_1_sclk0__CTL EQU CYREG_PRT0_CTL
emFile_1_sclk0__DM0 EQU CYREG_PRT0_DM0
emFile_1_sclk0__DM1 EQU CYREG_PRT0_DM1
emFile_1_sclk0__DM2 EQU CYREG_PRT0_DM2
emFile_1_sclk0__DR EQU CYREG_PRT0_DR
emFile_1_sclk0__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_1_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
emFile_1_sclk0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_1_sclk0__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_1_sclk0__MASK EQU 0x10
emFile_1_sclk0__PORT EQU 0
emFile_1_sclk0__PRT EQU CYREG_PRT0_PRT
emFile_1_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_1_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_1_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_1_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_1_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_1_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_1_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_1_sclk0__PS EQU CYREG_PRT0_PS
emFile_1_sclk0__SHIFT EQU 4
emFile_1_sclk0__SLW EQU CYREG_PRT0_SLW
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
emFile_1_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_1_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_1_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_1_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_1_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB04_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB04_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB04_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB04_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB04_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB04_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_1_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_1_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_1_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
emFile_1_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_1_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_1_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_1_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_1_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
emFile_1_SPI0_CS__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
emFile_1_SPI0_CS__0__MASK EQU 0x04
emFile_1_SPI0_CS__0__PC EQU CYREG_PRT1_PC2
emFile_1_SPI0_CS__0__PORT EQU 1
emFile_1_SPI0_CS__0__SHIFT EQU 2
emFile_1_SPI0_CS__AG EQU CYREG_PRT1_AG
emFile_1_SPI0_CS__AMUX EQU CYREG_PRT1_AMUX
emFile_1_SPI0_CS__BIE EQU CYREG_PRT1_BIE
emFile_1_SPI0_CS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
emFile_1_SPI0_CS__BYP EQU CYREG_PRT1_BYP
emFile_1_SPI0_CS__CTL EQU CYREG_PRT1_CTL
emFile_1_SPI0_CS__DM0 EQU CYREG_PRT1_DM0
emFile_1_SPI0_CS__DM1 EQU CYREG_PRT1_DM1
emFile_1_SPI0_CS__DM2 EQU CYREG_PRT1_DM2
emFile_1_SPI0_CS__DR EQU CYREG_PRT1_DR
emFile_1_SPI0_CS__INP_DIS EQU CYREG_PRT1_INP_DIS
emFile_1_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
emFile_1_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
emFile_1_SPI0_CS__LCD_EN EQU CYREG_PRT1_LCD_EN
emFile_1_SPI0_CS__MASK EQU 0x04
emFile_1_SPI0_CS__PORT EQU 1
emFile_1_SPI0_CS__PRT EQU CYREG_PRT1_PRT
emFile_1_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
emFile_1_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
emFile_1_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
emFile_1_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
emFile_1_SPI0_CS__PS EQU CYREG_PRT1_PS
emFile_1_SPI0_CS__SHIFT EQU 2
emFile_1_SPI0_CS__SLW EQU CYREG_PRT1_SLW

/* ADC_SAR_1 */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
