{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 1,
    "design__inferred_latch__count": 0,
    "design__instance__count": 258758,
    "design__instance__area": 18718000,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 3,
    "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 104,
    "power__internal__total": 0.0007845328655093908,
    "power__switching__total": 0.0005980629939585924,
    "power__leakage__total": 1.6023943317122757e-05,
    "power__total": 0.0013986198464408517,
    "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.29574596386734653,
    "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.43810720180602203,
    "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6998168909113699,
    "timing__setup__ws__corner:nom_tt_025C_5v00": 6.685792553267669,
    "timing__hold__tns__corner:nom_tt_025C_5v00": 0,
    "timing__setup__tns__corner:nom_tt_025C_5v00": 0,
    "timing__hold__wns__corner:nom_tt_025C_5v00": 0,
    "timing__setup__wns__corner:nom_tt_025C_5v00": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.699817,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
    "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 6,
    "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 3,
    "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 104,
    "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2967796925548109,
    "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.5336560233653104,
    "timing__hold__ws__corner:nom_ss_125C_4v50": 1.520559943218752,
    "timing__setup__ws__corner:nom_ss_125C_4v50": -1.1370016361357176,
    "timing__hold__tns__corner:nom_ss_125C_4v50": 0,
    "timing__setup__tns__corner:nom_ss_125C_4v50": -11.680708286782606,
    "timing__hold__wns__corner:nom_ss_125C_4v50": 0,
    "timing__setup__wns__corner:nom_ss_125C_4v50": -1.1370016361357176,
    "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0,
    "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.52056,
    "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
    "timing__setup_vio__count__corner:nom_ss_125C_4v50": 14,
    "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 3,
    "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 104,
    "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.29407707656953064,
    "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.3899724820113334,
    "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.33579129316450096,
    "timing__setup__ws__corner:nom_ff_n40C_5v50": 10.109542822357982,
    "timing__hold__tns__corner:nom_ff_n40C_5v50": 0,
    "timing__setup__tns__corner:nom_ff_n40C_5v50": 0,
    "timing__hold__wns__corner:nom_ff_n40C_5v50": 0,
    "timing__setup__wns__corner:nom_ff_n40C_5v50": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.335791,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
    "design__max_slew_violation__count": 9,
    "design__max_fanout_violation__count": 3,
    "design__max_cap_violation__count": 105,
    "clock__skew__worst_hold": -0.28628875080921384,
    "clock__skew__worst_setup": 0.3777236130788273,
    "timing__hold__ws": 0.3316712554035944,
    "timing__setup__ws": -1.4193855381678588,
    "timing__hold__tns": 0,
    "timing__setup__tns": -15.720937885351484,
    "timing__hold__wns": 0,
    "timing__setup__wns": -1.4193855381678588,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.331671,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 41,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 3932.0 5122.0",
    "design__core__bbox": "442.4 442.96 3489.92 4676.56",
    "design__io": 58,
    "design__die__area": 20139700,
    "design__core__area": 12902000,
    "design__instance__count__stdcell": 86621,
    "design__instance__area__stdcell": 896468,
    "design__instance__count__macros": 2,
    "design__instance__area__macros": 40912.4,
    "design__instance__count__padcells": 1136,
    "design__instance__area__padcells": 5271000,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.072654,
    "design__instance__utilization__stdcell": 0.069704,
    "design__rows": 1080,
    "design__rows:GF018hv5v_mcu_sc7": 1080,
    "design__sites": 5877360,
    "design__sites:GF018hv5v_mcu_sc7": 5877360,
    "design__instance__count__class:macro": 2,
    "design__instance__area__class:macro": 40912.4,
    "design__instance__count__class:input_pad": 14,
    "design__instance__area__class:input_pad": 367500,
    "design__instance__count__class:input_output_pad": 42,
    "design__instance__area__class:input_output_pad": 1102500,
    "design__instance__count__class:power_pad": 18,
    "design__instance__area__class:power_pad": 472500,
    "design__instance__count__class:tie_cell": 280,
    "design__instance__area__class:tie_cell": 2458.62,
    "design__instance__count__class:inverter": 21,
    "design__instance__area__class:inverter": 188.787,
    "design__instance__count__class:sequential_cell": 42,
    "design__instance__area__class:sequential_cell": 2682.53,
    "design__instance__count__class:multi_input_combinational_cell": 133,
    "design__instance__area__class:multi_input_combinational_cell": 3220.36,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "flow__warnings__count:IFP-0028": 1,
    "flow__warnings__count:ODB-0220": 20,
    "flow__warnings__count:ORD-2001": 1,
    "flow__warnings__type_count": 1,
    "flow__warnings__count:ODB-0186": 17,
    "flow__warnings__count:ORD-0039": 1,
    "design__instance__count__class:pad_spacer": 1062,
    "design__instance__area__class:pad_spacer": 3328500,
    "design__instance__count__class:endcap_cell": 2164,
    "design__instance__area__class:endcap_cell": 513583,
    "flow__warnings__count:PAD-0033": 2,
    "design__instance__count__class:tap_cell": 83863,
    "design__instance__area__class:tap_cell": 368192,
    "flow__warnings__count:PDN-0231": 2,
    "design__power_grid_violation__count__net:VSS": 0,
    "design__power_grid_violation__count__net:VDD": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 120219,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 109,
    "design__instance__area__class:timing_repair_buffer": 5641.66,
    "flow__warnings__count:STA-1140": 34,
    "design__instance__count__class:clock_buffer": 8,
    "design__instance__area__class:clock_buffer": 482.944,
    "design__instance__count__class:clock_inverter": 1,
    "design__instance__area__class:clock_inverter": 17.5616,
    "design__instance__count__setup_buffer": 2,
    "design__instance__count__hold_buffer": 0,
    "flow__warnings__count:RSZ-0062": 1,
    "global_route__vias": 2727,
    "global_route__wirelength": 125067,
    "antenna__violating__nets": 11,
    "antenna__violating__pins": 11,
    "route__antenna_violation__count": 11,
    "antenna_diodes_count": 0,
    "route__net": 648,
    "route__net__special": 58,
    "route__drc_errors__iter:0": 59,
    "route__wirelength__iter:0": 114601,
    "route__drc_errors__iter:1": 33,
    "route__wirelength__iter:1": 114581,
    "route__drc_errors__iter:2": 1,
    "route__wirelength__iter:2": 114584,
    "route__drc_errors__iter:3": 0,
    "route__wirelength__iter:3": 114586,
    "route__drc_errors": 0,
    "route__wirelength": 114586,
    "route__vias": 2170,
    "route__vias__singlecut": 2170,
    "route__vias__multicut": 0,
    "flow__warnings__count:DRT-0349": 8,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 4031.23,
    "design__instance__count__class:fill_cell": 170999,
    "design__instance__area__class:fill_cell": 12509600,
    "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 4684,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0,
    "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 4684,
    "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 4684,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 3,
    "design__max_cap_violation__count__corner:min_tt_025C_5v00": 103,
    "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.28731759451523164,
    "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.422041941118432,
    "timing__hold__ws__corner:min_tt_025C_5v00": 0.693428223357783,
    "timing__setup__ws__corner:min_tt_025C_5v00": 6.807441913962376,
    "timing__hold__tns__corner:min_tt_025C_5v00": 0,
    "timing__setup__tns__corner:min_tt_025C_5v00": 0,
    "timing__hold__wns__corner:min_tt_025C_5v00": 0,
    "timing__setup__wns__corner:min_tt_025C_5v00": 0,
    "timing__hold_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.693428,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__setup_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_5v00": 4684,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0,
    "design__max_slew_violation__count__corner:min_ss_125C_4v50": 4,
    "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 3,
    "design__max_cap_violation__count__corner:min_ss_125C_4v50": 103,
    "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.28797651189898216,
    "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.5141991422638714,
    "timing__hold__ws__corner:min_ss_125C_4v50": 1.508802236966231,
    "timing__setup__ws__corner:min_ss_125C_4v50": -0.9024745650673422,
    "timing__hold__tns__corner:min_ss_125C_4v50": 0,
    "timing__setup__tns__corner:min_ss_125C_4v50": -8.536959825135428,
    "timing__hold__wns__corner:min_ss_125C_4v50": 0,
    "timing__setup__wns__corner:min_ss_125C_4v50": -0.9024745650673422,
    "timing__hold_vio__count__corner:min_ss_125C_4v50": 0,
    "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.508802,
    "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0,
    "timing__setup_vio__count__corner:min_ss_125C_4v50": 13,
    "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0,
    "timing__unannotated_net__count__corner:min_ss_125C_4v50": 4684,
    "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 3,
    "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 103,
    "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.28628875080921384,
    "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.3777236130788273,
    "timing__hold__ws__corner:min_ff_n40C_5v50": 0.3316712554035944,
    "timing__setup__ws__corner:min_ff_n40C_5v50": 10.176715758139684,
    "timing__hold__tns__corner:min_ff_n40C_5v50": 0,
    "timing__setup__tns__corner:min_ff_n40C_5v50": 0,
    "timing__hold__wns__corner:min_ff_n40C_5v50": 0,
    "timing__setup__wns__corner:min_ff_n40C_5v50": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.331671,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 4684,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 3,
    "design__max_cap_violation__count__corner:max_tt_025C_5v00": 105,
    "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.3052146122229563,
    "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.4562274853703132,
    "timing__hold__ws__corner:max_tt_025C_5v00": 0.7075711328238667,
    "timing__setup__ws__corner:max_tt_025C_5v00": 6.542758520157043,
    "timing__hold__tns__corner:max_tt_025C_5v00": 0,
    "timing__setup__tns__corner:max_tt_025C_5v00": 0,
    "timing__hold__wns__corner:max_tt_025C_5v00": 0,
    "timing__setup__wns__corner:max_tt_025C_5v00": 0,
    "timing__hold_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.707571,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__setup_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_5v00": 4684,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0,
    "design__max_slew_violation__count__corner:max_ss_125C_4v50": 9,
    "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 3,
    "design__max_cap_violation__count__corner:max_ss_125C_4v50": 105,
    "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.30677680708508825,
    "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.5583011988521626,
    "timing__hold__ws__corner:max_ss_125C_4v50": 1.5349375538388794,
    "timing__setup__ws__corner:max_ss_125C_4v50": -1.4193855381678588,
    "timing__hold__tns__corner:max_ss_125C_4v50": 0,
    "timing__setup__tns__corner:max_ss_125C_4v50": -15.720937885351484,
    "timing__hold__wns__corner:max_ss_125C_4v50": 0,
    "timing__setup__wns__corner:max_ss_125C_4v50": -1.4193855381678588,
    "timing__hold_vio__count__corner:max_ss_125C_4v50": 0,
    "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.534938,
    "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0,
    "timing__setup_vio__count__corner:max_ss_125C_4v50": 14,
    "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0,
    "timing__unannotated_net__count__corner:max_ss_125C_4v50": 4684,
    "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 3,
    "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 105,
    "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.3028036518344937,
    "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.402946992733257,
    "timing__hold__ws__corner:max_ff_n40C_5v50": 0.34080328412861755,
    "timing__setup__ws__corner:max_ff_n40C_5v50": 10.031020742408378,
    "timing__hold__tns__corner:max_ff_n40C_5v50": 0,
    "timing__setup__tns__corner:max_ff_n40C_5v50": 0,
    "timing__hold__wns__corner:max_ff_n40C_5v50": 0,
    "timing__setup__wns__corner:max_ff_n40C_5v50": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.340803,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 4684,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0,
    "timing__unannotated_net__count": 4684,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99999,
    "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 5,
    "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 1.4783e-05,
    "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 1.2561e-05,
    "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 9.68953e-07,
    "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 1.2561e-05,
    "design_powergrid__voltage__worst": 1.2561e-05,
    "design_powergrid__voltage__worst__net:VDD": 4.99999,
    "design_powergrid__drop__worst": 1.4783e-05,
    "design_powergrid__drop__worst__net:VDD": 1.4783e-05,
    "design_powergrid__voltage__worst__net:VSS": 1.2561e-05,
    "design_powergrid__drop__worst__net:VSS": 1.2561e-05,
    "ir__voltage__worst": 5,
    "ir__drop__avg": 1.12e-06,
    "ir__drop__worst": 1.48e-05,
    "design__xor_difference__count": 0,
    "klayout__density_error__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}