$date
	Sun Apr 27 22:16:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " in_valid $end
$var wire 8 # msg_type [7:0] $end
$var wire 512 $ payload [511:0] $end
$var wire 1 % rst_n $end
$var wire 64 & stock_symbol [63:0] $end
$var wire 32 ' shares [31:0] $end
$var wire 32 ( price [31:0] $end
$var wire 64 ) order_ref [63:0] $end
$var wire 32 * cancel_shares [31:0] $end
$var wire 1 + cancel_order_valid $end
$var wire 64 , cancel_order_ref [63:0] $end
$var wire 512 - cancel_order_payload [511:0] $end
$var wire 1 . cancel_order_decoded $end
$var wire 1 / buy_sell $end
$var wire 1 0 add_order_valid $end
$var wire 512 1 add_order_payload [511:0] $end
$var wire 1 2 add_order_decoded $end
$scope module add_order_decoder_inst $end
$var wire 1 ! clk $end
$var wire 1 % rst_n $end
$var wire 1 0 valid $end
$var wire 512 3 payload [511:0] $end
$var reg 1 / buy_sell $end
$var reg 1 2 decoded $end
$var reg 64 4 order_ref [63:0] $end
$var reg 32 5 price [31:0] $end
$var reg 32 6 shares [31:0] $end
$var reg 64 7 stock_symbol [63:0] $end
$upscope $end
$scope module cancel_order_decoder_inst $end
$var wire 1 ! clk $end
$var wire 1 % rst_n $end
$var wire 1 + valid $end
$var wire 512 8 payload [511:0] $end
$var reg 32 9 cancel_shares [31:0] $end
$var reg 1 . decoded $end
$var reg 64 : order_ref [63:0] $end
$upscope $end
$scope module dispatcher_inst $end
$var wire 1 ! clk $end
$var wire 1 " in_valid $end
$var wire 8 ; msg_type [7:0] $end
$var wire 512 < payload [511:0] $end
$var wire 1 % rst_n $end
$var reg 512 = add_order_payload [511:0] $end
$var reg 1 0 add_order_valid $end
$var reg 512 > cancel_order_payload [511:0] $end
$var reg 1 + cancel_order_valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx >
bx =
bz <
bz ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
x2
bx 1
x0
x/
x.
bx -
bx ,
x+
bx *
bx )
bx (
bx '
bx &
z%
bz $
bz #
z"
z!
$end
#1
