<?xml version="1.0"?>
<!DOCTYPE cov SYSTEM "ucdb_fsm.dtd">
  <fsm count="0"  noconst="0"  >
    <ucapi_version  major_ver="13"  minor_ver="1"  patch_str="O-2018.09-SP2"  />
      <fsmdef file="170"  name="clint"  lib=""  parameterized="1"  >
        <fsmshape >
          <fsmfsm name="csr_state"  id="0"  width="5"  line="80"  chksum="2158746179"  >
            <state name="S_CSR_IDLE"  value="parameterized"  id="0"  flag="L"  line="80"  />
            <state name="S_CSR_MCAUSE"  value="parameterized"  id="1"  flag="L"  line="124"  />
            <state name="S_CSR_MEPC"  value="parameterized"  id="2"  flag="L"  line="88"  />
            <state name="S_CSR_MSTATUS"  value="parameterized"  id="3"  flag="L"  line="121"  />
            <state name="S_CSR_MSTATUS_MRET"  value="parameterized"  id="4"  flag="L"  line="117"  />

            <transition fromid="0"  toid="2"  flag="L"  line="88"  />
            <transition fromid="0"  toid="4"  flag="L"  line="117"  />
            
            <transition fromid="1"  toid="0"  flag="L"  line="80"  />
            
            <transition fromid="2"  toid="0"  flag="L"  line="80"  />
            <transition fromid="2"  toid="3"  flag="L"  line="121"  />
            
            <transition fromid="3"  toid="0"  flag="L"  line="80"  />
            <transition fromid="3"  toid="1"  flag="L"  line="124"  />
            
            <transition fromid="4"  toid="0"  flag="L"  line="80"  />
            
          </fsmfsm>
        </fsmshape>
        <fsminst name="quick_sim_core.u_rv32i.u_clint"  />
      </fsmdef>
      <fsmdef file="177"  name="cache"  lib=""  parameterized="1"  >
        <fsmshape >
          <fsmfsm name="state"  id="0"  width="3"  line="207"  chksum="968164832"  >
            <state name="COMP"  value="parameterized"  id="0"  flag="L"  line="220"  />
            <state name="FETCH1"  value="parameterized"  id="1"  flag="L"  line="251"  />
            <state name="FETCH2"  value="parameterized"  id="2"  flag="L"  line="305"  />
            <state name="FETCH3"  value="parameterized"  id="3"  flag="L"  line="312"  />
            <state name="HIT"  value="parameterized"  id="4"  flag="L"  line="229"  />
            <state name="IDLE"  value="parameterized"  id="5"  flag="L"  line="207"  />
            <state name="WB1"  value="parameterized"  id="6"  flag="L"  line="285"  />
            <state name="WB2"  value="parameterized"  id="7"  flag="L"  line="339"  />

            <transition fromid="0"  toid="1"  flag="L"  line="251"  />
            <transition fromid="0"  toid="4"  flag="L"  line="229"  />
            <transition fromid="0"  toid="5"  flag="L"  line="207"  />
            <transition fromid="0"  toid="6"  flag="L"  line="285"  />
            
            <transition fromid="1"  toid="2"  flag="L"  line="305"  />
            <transition fromid="1"  toid="5"  flag="L"  line="207"  />
            
            <transition fromid="2"  toid="3"  flag="L"  line="312"  />
            <transition fromid="2"  toid="5"  flag="L"  line="207"  />
            
            <transition fromid="3"  toid="5"  flag="L"  line="207"  />
            
            <transition fromid="4"  toid="5"  flag="L"  line="207"  />
            
            <transition fromid="5"  toid="0"  flag="L"  line="220"  />
            
            <transition fromid="6"  toid="5"  flag="L"  line="207"  />
            <transition fromid="6"  toid="7"  flag="L"  line="339"  />
            
            <transition fromid="7"  toid="1"  flag="L"  line="346"  />
            <transition fromid="7"  toid="5"  flag="L"  line="207"  />
            
          </fsmfsm>
        </fsmshape>
        <fsminst name="quick_sim_core.u_rv32i.u_icache"  />
        <fsminst name="quick_sim_core.u_rv32i.d_cache"  />
      </fsmdef>
          <metric_sig chksum="65346B85311F2B356F944DB142EE5F5060E09C14"  />
    </fsm>
