

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Thu May  9 22:18:53 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D6
    * Solution:       comb_43 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+------------+------------+------------+-----+
    |              Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |            |            |            |     |
    |              & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |     DSP    |     FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+------------+------------+------------+-----+
    |+ test                            |     -|  0.00|       94|  940.000|         -|       95|     -|        no|  8 (~0%)|  1168 (46%)|  11268 (2%)|  17587 (6%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|           -|   587 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|           -|           -|           -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       12|  120.000|         -|       12|     -|        no|        -|           -|   589 (~0%)|    75 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|       10|  100.000|         2|        1|     9|       yes|        -|           -|           -|           -|    -|
    | + test_Pipeline_VITIS_LOOP_56_5  |     -|  0.00|       30|  300.000|         -|       30|     -|        no|        -|    16 (~0%)|   657 (~0%)|   553 (~0%)|    -|
    |  o VITIS_LOOP_56_5               |    II|  7.30|       28|  280.000|        13|        2|     9|       yes|        -|           -|           -|           -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|           -|    66 (~0%)|   122 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|           -|           -|           -|    -|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+------------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| out1     | inout     | long unsigned int* |
| arg1     | inout     | long unsigned int* |
| arg2     | inout     | long unsigned int* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 9      | 64    | ARRAY_1_READ | d6.cpp:22:2   |
| m_axi_mem    | read      | 9      | 64    | ARRAY_2_READ | d6.cpp:29:2   |
| m_axi_mem    | write     | 9      | 64    | ARRAY_WRITE  | d6.cpp:99:2   |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop            | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d6.cpp:24:15    | read      | Widen Fail   |        | ARRAY_1_READ    | d6.cpp:22:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d6.cpp:24:15    | read      | Inferred     | 9      | ARRAY_1_READ    | d6.cpp:22:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d6.cpp:31:15    | read      | Widen Fail   |        | ARRAY_2_READ    | d6.cpp:29:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d6.cpp:31:15    | read      | Inferred     | 9      | ARRAY_2_READ    | d6.cpp:29:2   |            |                                                                                                       |
| m_axi_mem    |          | d6.cpp:56:20    | read      | Fail         |        |                 |               | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region.                |
| m_axi_mem    | arg2     | d6.cpp:62:52    | read      | Widen Fail   |        | VITIS_LOOP_56_5 | d6.cpp:56:20  | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d6.cpp:62:33    | read      | Fail         |        | VITIS_LOOP_56_5 | d6.cpp:56:20  | 214-230    | Stride is incompatible                                                                                |
| m_axi_mem    | arg2     | d6.cpp:62:52    | read      | Inferred     | 9      | VITIS_LOOP_56_5 | d6.cpp:56:20  |            |                                                                                                       |
| m_axi_mem    | out1     | d6.cpp:101:11   | write     | Widen Fail   |        | ARRAY_WRITE     | d6.cpp:99:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d6.cpp:101:11   | write     | Inferred     | 9      | ARRAY_WRITE     | d6.cpp:99:2   |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+------+--------+-------------+-----+--------+---------+
| Name                             | DSP  | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------+------+--------+-------------+-----+--------+---------+
| + test                           | 1168 |        |             |     |        |         |
|   mul_64ns_64ns_128_1_1_U42      | 16   |        | mul_ln49    | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U43      | 16   |        | mul_ln49_1  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U44      | 16   |        | mul_ln49_2  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U45      | 16   |        | mul_ln49_3  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U46      | 16   |        | mul_ln49_4  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U47      | 16   |        | mul_ln49_5  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U48      | 16   |        | mul_ln49_6  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U49      | 16   |        | mul_ln49_7  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U50      | 16   |        | mul_ln49_8  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U51      | 16   |        | mul_ln49_9  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U52      | 16   |        | mul_ln49_10 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U53      | 16   |        | mul_ln49_11 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U54      | 16   |        | mul_ln49_12 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U55      | 16   |        | mul_ln49_13 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U56      | 16   |        | mul_ln49_14 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U57      | 16   |        | mul_ln49_15 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U58      | 16   |        | mul_ln49_16 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U59      | 16   |        | mul_ln49_17 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U60      | 16   |        | mul_ln49_18 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U61      | 16   |        | mul_ln49_19 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U62      | 16   |        | mul_ln49_20 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U63      | 16   |        | mul_ln49_21 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U64      | 16   |        | mul_ln49_22 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U65      | 16   |        | mul_ln49_23 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U66      | 16   |        | mul_ln49_24 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U67      | 16   |        | mul_ln49_25 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U68      | 16   |        | mul_ln49_26 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U69      | 16   |        | mul_ln49_27 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U70      | 16   |        | arr_8       | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U71      | 16   |        | mul_ln49_29 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U72      | 16   |        | mul_ln49_30 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U73      | 16   |        | mul_ln49_31 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U74      | 16   |        | mul_ln49_32 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U75      | 16   |        | mul_ln49_33 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U76      | 16   |        | mul_ln49_34 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U77      | 16   |        | mul_ln49_35 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U78      | 16   |        | mul_ln80    | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U79      | 16   |        | mul_ln80_1  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U80      | 16   |        | mul_ln80_2  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U81      | 16   |        | mul_ln80_3  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U82      | 16   |        | mul_ln80_4  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U83      | 16   |        | mul_ln80_5  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U84      | 16   |        | mul_ln80_6  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U85      | 16   |        | mul_ln80_7  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U86      | 16   |        | mul_ln80_8  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U87      | 16   |        | mul_ln80_9  | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U88      | 16   |        | mul_ln80_10 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U89      | 16   |        | mul_ln80_11 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U90      | 16   |        | mul_ln80_12 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U91      | 16   |        | mul_ln80_13 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U92      | 16   |        | mul_ln80_14 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U93      | 16   |        | mul_ln80_15 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U94      | 16   |        | mul_ln80_16 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U95      | 16   |        | mul_ln80_17 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U96      | 16   |        | mul_ln80_18 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U97      | 16   |        | mul_ln80_19 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U98      | 16   |        | mul_ln80_20 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U99      | 16   |        | mul_ln80_21 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U100     | 16   |        | mul_ln80_22 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U101     | 16   |        | mul_ln80_23 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U102     | 16   |        | mul_ln80_24 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U103     | 16   |        | mul_ln80_25 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U104     | 16   |        | mul_ln80_26 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U105     | 16   |        | mul_ln80_27 | mul | auto   | 0       |
|   mul_64ns_64ns_128_1_1_U106     | 16   |        | mul_ln80_28 | mul | auto   | 0       |
|   add_ln80_fu_959_p2             | -    |        | add_ln80    | add | fabric | 0       |
|   add_ln80_1_fu_965_p2           | -    |        | add_ln80_1  | add | fabric | 0       |
|   add_ln80_2_fu_1327_p2          | -    |        | add_ln80_2  | add | fabric | 0       |
|   add_ln80_3_fu_979_p2           | -    |        | add_ln80_3  | add | fabric | 0       |
|   add_ln80_6_fu_1331_p2          | -    |        | add_ln80_6  | add | fabric | 0       |
|   add_ln80_7_fu_1335_p2          | -    |        | add_ln80_7  | add | fabric | 0       |
|   add_ln80_8_fu_1339_p2          | -    |        | add_ln80_8  | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U107     | 16   |        | mul_ln80_29 | mul | auto   | 0       |
|   add_ln80_10_fu_1005_p2         | -    |        | add_ln80_10 | add | fabric | 0       |
|   add_ln80_11_fu_1011_p2         | -    |        | add_ln80_11 | add | fabric | 0       |
|   add_ln80_12_fu_1343_p2         | -    |        | add_ln80_12 | add | fabric | 0       |
|   add_ln80_13_fu_1025_p2         | -    |        | add_ln80_13 | add | fabric | 0       |
|   add_ln80_16_fu_1347_p2         | -    |        | add_ln80_16 | add | fabric | 0       |
|   add_ln80_17_fu_1351_p2         | -    |        | add_ln80_17 | add | fabric | 0       |
|   add_ln80_18_fu_1355_p2         | -    |        | add_ln80_18 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U108     | 16   |        | mul_ln80_30 | mul | auto   | 0       |
|   add_ln80_20_fu_1051_p2         | -    |        | add_ln80_20 | add | fabric | 0       |
|   add_ln80_21_fu_1057_p2         | -    |        | add_ln80_21 | add | fabric | 0       |
|   add_ln80_22_fu_1359_p2         | -    |        | add_ln80_22 | add | fabric | 0       |
|   add_ln80_23_fu_1071_p2         | -    |        | add_ln80_23 | add | fabric | 0       |
|   add_ln80_26_fu_1363_p2         | -    |        | add_ln80_26 | add | fabric | 0       |
|   add_ln80_27_fu_1367_p2         | -    |        | add_ln80_27 | add | fabric | 0       |
|   add_ln80_28_fu_1371_p2         | -    |        | add_ln80_28 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U109     | 16   |        | mul_ln80_31 | mul | auto   | 0       |
|   add_ln80_30_fu_1097_p2         | -    |        | add_ln80_30 | add | fabric | 0       |
|   add_ln80_31_fu_1103_p2         | -    |        | add_ln80_31 | add | fabric | 0       |
|   add_ln80_32_fu_1375_p2         | -    |        | add_ln80_32 | add | fabric | 0       |
|   add_ln80_33_fu_1117_p2         | -    |        | add_ln80_33 | add | fabric | 0       |
|   add_ln80_36_fu_1379_p2         | -    |        | add_ln80_36 | add | fabric | 0       |
|   add_ln80_37_fu_1383_p2         | -    |        | add_ln80_37 | add | fabric | 0       |
|   add_ln80_38_fu_1387_p2         | -    |        | add_ln80_38 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U110     | 16   |        | mul_ln80_32 | mul | auto   | 0       |
|   add_ln80_40_fu_1143_p2         | -    |        | add_ln80_40 | add | fabric | 0       |
|   add_ln80_41_fu_1149_p2         | -    |        | add_ln80_41 | add | fabric | 0       |
|   add_ln80_42_fu_1397_p2         | -    |        | add_ln80_42 | add | fabric | 0       |
|   add_ln80_43_fu_1163_p2         | -    |        | add_ln80_43 | add | fabric | 0       |
|   add_ln80_46_fu_1401_p2         | -    |        | add_ln80_46 | add | fabric | 0       |
|   add_ln80_47_fu_1405_p2         | -    |        | add_ln80_47 | add | fabric | 0       |
|   add_ln80_48_fu_1409_p2         | -    |        | add_ln80_48 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U111     | 16   |        | mul_ln80_33 | mul | auto   | 0       |
|   add_ln80_50_fu_1189_p2         | -    |        | add_ln80_50 | add | fabric | 0       |
|   add_ln80_51_fu_1195_p2         | -    |        | add_ln80_51 | add | fabric | 0       |
|   add_ln80_52_fu_1419_p2         | -    |        | add_ln80_52 | add | fabric | 0       |
|   add_ln80_53_fu_1209_p2         | -    |        | add_ln80_53 | add | fabric | 0       |
|   add_ln80_56_fu_1423_p2         | -    |        | add_ln80_56 | add | fabric | 0       |
|   add_ln80_57_fu_1427_p2         | -    |        | add_ln80_57 | add | fabric | 0       |
|   add_ln80_58_fu_1431_p2         | -    |        | add_ln80_58 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U112     | 16   |        | mul_ln80_34 | mul | auto   | 0       |
|   add_ln80_60_fu_1235_p2         | -    |        | add_ln80_60 | add | fabric | 0       |
|   add_ln80_61_fu_1241_p2         | -    |        | add_ln80_61 | add | fabric | 0       |
|   add_ln80_62_fu_1441_p2         | -    |        | add_ln80_62 | add | fabric | 0       |
|   add_ln80_63_fu_1255_p2         | -    |        | add_ln80_63 | add | fabric | 0       |
|   add_ln80_66_fu_1445_p2         | -    |        | add_ln80_66 | add | fabric | 0       |
|   add_ln80_67_fu_1449_p2         | -    |        | add_ln80_67 | add | fabric | 0       |
|   add_ln80_68_fu_1453_p2         | -    |        | add_ln80_68 | add | fabric | 0       |
|   mul_64ns_64ns_128_1_1_U113     | 16   |        | mul_ln80_35 | mul | auto   | 0       |
|   add_ln80_70_fu_1281_p2         | -    |        | add_ln80_70 | add | fabric | 0       |
|   add_ln80_71_fu_1287_p2         | -    |        | add_ln80_71 | add | fabric | 0       |
|   add_ln80_73_fu_1301_p2         | -    |        | add_ln80_73 | add | fabric | 0       |
|   add_ln80_76_fu_1467_p2         | -    |        | add_ln80_76 | add | fabric | 0       |
|   add_ln80_78_fu_1475_p2         | -    |        | add_ln80_78 | add | fabric | 0       |
|   add_ln87_7_fu_1757_p2          | -    |        | add_ln87_7  | add | fabric | 0       |
|   out1_w_fu_1773_p2              | -    |        | out1_w      | add | fabric | 0       |
|   add_ln88_fu_1795_p2            | -    |        | add_ln88    | add | fabric | 0       |
|   out1_w_1_fu_1819_p2            | -    |        | out1_w_1    | add | fabric | 0       |
|   add_ln89_fu_1827_p2            | -    |        | add_ln89    | add | fabric | 0       |
|   out1_w_2_fu_1932_p2            | -    |        | out1_w_2    | add | fabric | 0       |
|   out1_w_8_fu_1906_p2            | -    |        | out1_w_8    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0    |        |             |     |        |         |
|    add_ln22_fu_218_p2            | -    |        | add_ln22    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0    |        |             |     |        |         |
|    add_ln29_fu_214_p2            | -    |        | add_ln29    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_56_5 | 16   |        |             |     |        |         |
|    add_ln56_fu_148_p2            | -    |        | add_ln56    | add | fabric | 0       |
|    sub_ln62_fu_154_p2            | -    |        | sub_ln62    | sub | fabric | 0       |
|    add_ln62_fu_172_p2            | -    |        | add_ln62    | add | fabric | 0       |
|    add_ln62_1_fu_206_p2          | -    |        | add_ln62_1  | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16   |        | mul_ln62    | mul | auto   | 0       |
|    add_ln62_2_fu_232_p2          | -    |        | add_ln62_2  | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0    |        |             |     |        |         |
|    add_ln99_fu_204_p2            | -    |        | add_ln99    | add | fabric | 0       |
+----------------------------------+------+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------+---------------------------+
| Type            | Options                                         | Location                  |
+-----------------+-------------------------------------------------+---------------------------+
| interface       | m_axi depth=9 port=out1 offset=slave bundle=mem | d6.cpp:5 in test, out1    |
| interface       | m_axi depth=9 port=arg1 offset=slave bundle=mem | d6.cpp:6 in test, arg1    |
| interface       | m_axi depth=9 port=arg2 offset=slave bundle=mem | d6.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                      | d6.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                   | d6.cpp:15 in test, out1_w |
| array_partition | variable=arg1_r type=complete                   | d6.cpp:16 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                   | d6.cpp:17 in test, arg2_r |
| array_partition | variable=arr type=complete                      | d6.cpp:18 in test, arr    |
| pipeline        | II=1                                            | d6.cpp:38 in test         |
| unroll          |                                                 | d6.cpp:41 in test         |
| pipeline        | II=1                                            | d6.cpp:45 in test         |
| unroll          |                                                 | d6.cpp:48 in test         |
| pipeline        | II=1                                            | d6.cpp:58 in test         |
| unroll          |                                                 | d6.cpp:61 in test         |
| pipeline        | II=1                                            | d6.cpp:69 in test         |
| unroll          |                                                 | d6.cpp:72 in test         |
| pipeline        | II=1                                            | d6.cpp:76 in test         |
| unroll          |                                                 | d6.cpp:79 in test         |
+-----------------+-------------------------------------------------+---------------------------+


