

================================================================
== Vivado HLS Report for 'SysArray'
================================================================
* Date:           Tue May 12 14:14:55 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36911|    36911| 0.369 ms | 0.369 ms |  36911|  36911|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.m00_axi_input_buffer.input_matrix        |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 2                                          |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.input_matrix.m00_axi_output_buffer.gep   |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.m01_axi_input_buffer.weight_matrix       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 5                                          |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.weight_matrix.m01_axi_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.m02_axi_input_buffer.output_matrix       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 8                                          |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.output_matrix.m02_axi_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 9
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 13 14 }
  Pipeline-2 : II = 1, D = 3, States = { 16 17 18 }
  Pipeline-3 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-4 : II = 1, D = 2, States = { 30 31 }
  Pipeline-5 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-6 : II = 1, D = 3, States = { 43 44 45 }
  Pipeline-7 : II = 1, D = 2, States = { 47 48 }
  Pipeline-8 : II = 1, D = 3, States = { 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 32 31 
31 --> 30 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 46 44 
44 --> 45 
45 --> 43 
46 --> 47 
47 --> 49 48 
48 --> 47 
49 --> 50 
50 --> 53 51 
51 --> 52 
52 --> 50 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%output_matrix_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %output_matrix)"   --->   Operation 58 'read' 'output_matrix_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%weight_matrix_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %weight_matrix)"   --->   Operation 59 'read' 'weight_matrix_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%input_matrix_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_matrix)"   --->   Operation 60 'read' 'input_matrix_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%output_matrix5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %output_matrix_read, i32 2, i32 63)"   --->   Operation 61 'partselect' 'output_matrix5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty = zext i62 %output_matrix5 to i64"   --->   Operation 62 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%m02_axi_addr = getelementptr i32* %m02_axi, i64 %empty"   --->   Operation 63 'getelementptr' 'm02_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%weight_matrix3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %weight_matrix_read, i32 2, i32 63)"   --->   Operation 64 'partselect' 'weight_matrix3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_6 = zext i62 %weight_matrix3 to i64"   --->   Operation 65 'zext' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%m01_axi_addr = getelementptr i32* %m01_axi, i64 %empty_6"   --->   Operation 66 'getelementptr' 'm01_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%input_matrix1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %input_matrix_read, i32 2, i32 63)"   --->   Operation 67 'partselect' 'input_matrix1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_7 = zext i62 %input_matrix1 to i64"   --->   Operation 68 'zext' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%m00_axi_addr = getelementptr i32* %m00_axi, i64 %empty_7"   --->   Operation 69 'getelementptr' 'm00_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.15ns)   --->   "%m00_axi_input_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:48]   --->   Operation 70 'alloca' 'm00_axi_input_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 71 [1/1] (1.15ns)   --->   "%m00_axi_output_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:49]   --->   Operation 71 'alloca' 'm00_axi_output_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 72 [1/1] (1.15ns)   --->   "%m01_axi_input_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:69]   --->   Operation 72 'alloca' 'm01_axi_input_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 73 [1/1] (1.15ns)   --->   "%m01_axi_output_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:70]   --->   Operation 73 'alloca' 'm01_axi_output_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 74 [1/1] (1.15ns)   --->   "%m02_axi_input_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:90]   --->   Operation 74 'alloca' 'm02_axi_input_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 75 [1/1] (1.15ns)   --->   "%m02_axi_output_buffer = alloca [8192 x i32], align 16" [../SysArray_cmodel.cpp:91]   --->   Operation 75 'alloca' 'm02_axi_output_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 76 [7/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 76 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 77 [6/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 77 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 78 [5/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 78 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 79 [4/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 79 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 80 [3/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 80 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 81 [2/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 81 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m02_axi), !map !13"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m01_axi), !map !19"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m00_axi), !map !23"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %scalar00) nounwind, !map !27"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %scalar01) nounwind, !map !33"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @SysArray_str) nounwind"   --->   Operation 87 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m00_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:33]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m01_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:34]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m02_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:35]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %scalar00, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:36]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %scalar01, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:37]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %input_matrix, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:38]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %weight_matrix, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:39]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %output_matrix, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:40]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:41]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../SysArray_cmodel.cpp:42]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:57]   --->   Operation 98 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 99 [1/1] (0.60ns)   --->   "br label %burst.rd.header" [../SysArray_cmodel.cpp:57]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%phi_ln57 = phi i13 [ 0, %0 ], [ %add_ln57, %burstread.region ]" [../SysArray_cmodel.cpp:57]   --->   Operation 100 'phi' 'phi_ln57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.64ns)   --->   "%icmp_ln57 = icmp eq i13 %phi_ln57, -4096" [../SysArray_cmodel.cpp:57]   --->   Operation 101 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 102 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.54ns)   --->   "%add_ln57 = add i13 %phi_ln57, 1" [../SysArray_cmodel.cpp:57]   --->   Operation 103 'add' 'add_ln57' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %burst.rd.end.preheader, label %burstread.region" [../SysArray_cmodel.cpp:57]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 105 [1/1] (8.75ns)   --->   "%m00_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:57]   --->   Operation 105 'read' 'm00_axi_addr_read' <Predicate = (!icmp_ln57)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../SysArray_cmodel.cpp:57]   --->   Operation 106 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [../SysArray_cmodel.cpp:57]   --->   Operation 107 'specpipeline' 'empty_9' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([41 x i8]* @memcpy_OC_m00_axi_input_buffer_OC_input_matrix_str) nounwind" [../SysArray_cmodel.cpp:57]   --->   Operation 108 'specloopname' 'empty_10' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i13 %phi_ln57 to i64" [../SysArray_cmodel.cpp:57]   --->   Operation 109 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr = getelementptr [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln57" [../SysArray_cmodel.cpp:57]   --->   Operation 110 'getelementptr' 'm00_axi_input_buffer_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.15ns)   --->   "store i32 %m00_axi_addr_read, i32* %m00_axi_input_buffer_addr, align 4" [../SysArray_cmodel.cpp:57]   --->   Operation 111 'store' <Predicate = (!icmp_ln57)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind" [../SysArray_cmodel.cpp:57]   --->   Operation 112 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../SysArray_cmodel.cpp:57]   --->   Operation 113 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.60>
ST_12 : Operation 114 [1/1] (0.60ns)   --->   "br label %burst.rd.end"   --->   Operation 114 'br' <Predicate = true> <Delay = 0.60>

State 13 <SV = 10> <Delay = 1.15>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ %i, %1 ], [ 0, %burst.rd.end.preheader ]"   --->   Operation 115 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind"   --->   Operation 116 'specpipeline' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.64ns)   --->   "%icmp_ln60 = icmp eq i13 %i_0, -4096" [../SysArray_cmodel.cpp:60]   --->   Operation 117 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.54ns)   --->   "%i = add i13 %i_0, 1" [../SysArray_cmodel.cpp:60]   --->   Operation 119 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %burst.wr.header.preheader, label %1" [../SysArray_cmodel.cpp:60]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i13 %i_0 to i64" [../SysArray_cmodel.cpp:61]   --->   Operation 121 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln61" [../SysArray_cmodel.cpp:61]   --->   Operation 122 'getelementptr' 'm00_axi_input_buffer_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (1.15ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:61]   --->   Operation 123 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln60)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 14 <SV = 11> <Delay = 2.98>
ST_14 : Operation 124 [1/2] (1.15ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:61]   --->   Operation 124 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln60)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 125 [1/1] (0.66ns)   --->   "%add_ln61 = add nsw i32 %m00_axi_input_buffer_load, 1" [../SysArray_cmodel.cpp:61]   --->   Operation 125 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln61" [../SysArray_cmodel.cpp:61]   --->   Operation 126 'getelementptr' 'm00_axi_output_buffer_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.15ns)   --->   "store i32 %add_ln61, i32* %m00_axi_output_buffer_addr, align 4" [../SysArray_cmodel.cpp:61]   --->   Operation 127 'store' <Predicate = (!icmp_ln60)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [../SysArray_cmodel.cpp:60]   --->   Operation 128 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 8.75>
ST_15 : Operation 129 [1/1] (8.75ns)   --->   "%m00_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:65]   --->   Operation 129 'writereq' 'm00_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 130 [1/1] (0.60ns)   --->   "br label %burst.wr.header" [../SysArray_cmodel.cpp:65]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.60>

State 16 <SV = 12> <Delay = 1.15>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%phi_ln65 = phi i13 [ %add_ln65, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [../SysArray_cmodel.cpp:65]   --->   Operation 131 'phi' 'phi_ln65' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.64ns)   --->   "%icmp_ln65 = icmp eq i13 %phi_ln65, -4096" [../SysArray_cmodel.cpp:65]   --->   Operation 132 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 133 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.54ns)   --->   "%add_ln65 = add i13 %phi_ln65, 1" [../SysArray_cmodel.cpp:65]   --->   Operation 134 'add' 'add_ln65' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %burst.rd.header21.preheader, label %burstwrite.region" [../SysArray_cmodel.cpp:65]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i13 %phi_ln65 to i64" [../SysArray_cmodel.cpp:65]   --->   Operation 136 'zext' 'zext_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln65" [../SysArray_cmodel.cpp:65]   --->   Operation 137 'getelementptr' 'm00_axi_output_buffer_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 138 [2/2] (1.15ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:65]   --->   Operation 138 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln65)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 17 <SV = 13> <Delay = 1.15>
ST_17 : Operation 139 [1/2] (1.15ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:65]   --->   Operation 139 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln65)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 18 <SV = 14> <Delay = 8.75>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../SysArray_cmodel.cpp:65]   --->   Operation 140 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [../SysArray_cmodel.cpp:65]   --->   Operation 141 'specpipeline' 'empty_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopName([46 x i8]* @memcpy_OC_input_matrix_OC_m00_axi_output_buffer_OC_gep_str) nounwind" [../SysArray_cmodel.cpp:65]   --->   Operation 142 'specloopname' 'empty_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m00_axi_addr, i32 %m00_axi_output_buffer_load, i4 -1)" [../SysArray_cmodel.cpp:65]   --->   Operation 143 'write' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind" [../SysArray_cmodel.cpp:65]   --->   Operation 144 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../SysArray_cmodel.cpp:65]   --->   Operation 145 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 8.75>
ST_19 : Operation 146 [7/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 146 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 14> <Delay = 8.75>
ST_20 : Operation 147 [5/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:65]   --->   Operation 147 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 148 [6/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 148 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 8.75>
ST_21 : Operation 149 [4/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:65]   --->   Operation 149 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 150 [5/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 150 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 8.75>
ST_22 : Operation 151 [3/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:65]   --->   Operation 151 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 152 [4/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 152 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 8.75>
ST_23 : Operation 153 [2/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:65]   --->   Operation 153 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 154 [3/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 154 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 18> <Delay = 8.75>
ST_24 : Operation 155 [1/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../SysArray_cmodel.cpp:65]   --->   Operation 155 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 156 [2/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 156 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 19> <Delay = 8.75>
ST_25 : Operation 157 [1/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:78]   --->   Operation 157 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 158 [1/1] (0.60ns)   --->   "br label %burst.rd.header21" [../SysArray_cmodel.cpp:78]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.60>

State 26 <SV = 20> <Delay = 0.64>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%phi_ln78 = phi i13 [ %add_ln78, %burstread.region1 ], [ 0, %burst.rd.header21.preheader ]" [../SysArray_cmodel.cpp:78]   --->   Operation 159 'phi' 'phi_ln78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.64ns)   --->   "%icmp_ln78 = icmp eq i13 %phi_ln78, -4096" [../SysArray_cmodel.cpp:78]   --->   Operation 160 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 161 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.54ns)   --->   "%add_ln78 = add i13 %phi_ln78, 1" [../SysArray_cmodel.cpp:78]   --->   Operation 162 'add' 'add_ln78' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %burst.rd.end20.preheader, label %burstread.region1" [../SysArray_cmodel.cpp:78]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 21> <Delay = 8.75>
ST_27 : Operation 164 [1/1] (8.75ns)   --->   "%m01_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:78]   --->   Operation 164 'read' 'm01_axi_addr_read' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 22> <Delay = 1.15>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../SysArray_cmodel.cpp:78]   --->   Operation 165 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [../SysArray_cmodel.cpp:78]   --->   Operation 166 'specpipeline' 'empty_17' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopName([42 x i8]* @memcpy_OC_m01_axi_input_buffer_OC_weight_matrix_str) nounwind" [../SysArray_cmodel.cpp:78]   --->   Operation 167 'specloopname' 'empty_18' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i13 %phi_ln78 to i64" [../SysArray_cmodel.cpp:78]   --->   Operation 168 'zext' 'zext_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer_addr = getelementptr [8192 x i32]* %m01_axi_input_buffer, i64 0, i64 %zext_ln78" [../SysArray_cmodel.cpp:78]   --->   Operation 169 'getelementptr' 'm01_axi_input_buffer_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (1.15ns)   --->   "store i32 %m01_axi_addr_read, i32* %m01_axi_input_buffer_addr, align 4" [../SysArray_cmodel.cpp:78]   --->   Operation 170 'store' <Predicate = (!icmp_ln78)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_28 : Operation 171 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind" [../SysArray_cmodel.cpp:78]   --->   Operation 171 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_28 : Operation 172 [1/1] (0.00ns)   --->   "br label %burst.rd.header21" [../SysArray_cmodel.cpp:78]   --->   Operation 172 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 29 <SV = 21> <Delay = 0.60>
ST_29 : Operation 173 [1/1] (0.60ns)   --->   "br label %burst.rd.end20"   --->   Operation 173 'br' <Predicate = true> <Delay = 0.60>

State 30 <SV = 22> <Delay = 1.15>
ST_30 : Operation 174 [1/1] (0.00ns)   --->   "%i1_0 = phi i13 [ %i_1, %2 ], [ 0, %burst.rd.end20.preheader ]"   --->   Operation 174 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 175 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind"   --->   Operation 175 'specpipeline' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (0.64ns)   --->   "%icmp_ln81 = icmp eq i13 %i1_0, -4096" [../SysArray_cmodel.cpp:81]   --->   Operation 176 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 177 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 177 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 178 [1/1] (0.54ns)   --->   "%i_1 = add i13 %i1_0, 1" [../SysArray_cmodel.cpp:81]   --->   Operation 178 'add' 'i_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %burst.wr.header33.preheader, label %2" [../SysArray_cmodel.cpp:81]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i13 %i1_0 to i64" [../SysArray_cmodel.cpp:82]   --->   Operation 180 'zext' 'zext_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_30 : Operation 181 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m01_axi_input_buffer, i64 0, i64 %zext_ln82" [../SysArray_cmodel.cpp:82]   --->   Operation 181 'getelementptr' 'm01_axi_input_buffer_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_30 : Operation 182 [2/2] (1.15ns)   --->   "%m01_axi_input_buffer_load = load i32* %m01_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:82]   --->   Operation 182 'load' 'm01_axi_input_buffer_load' <Predicate = (!icmp_ln81)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 31 <SV = 23> <Delay = 2.98>
ST_31 : Operation 183 [1/2] (1.15ns)   --->   "%m01_axi_input_buffer_load = load i32* %m01_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:82]   --->   Operation 183 'load' 'm01_axi_input_buffer_load' <Predicate = (!icmp_ln81)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 184 [1/1] (0.66ns)   --->   "%add_ln82 = add nsw i32 %m01_axi_input_buffer_load, 1" [../SysArray_cmodel.cpp:82]   --->   Operation 184 'add' 'add_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m01_axi_output_buffer, i64 0, i64 %zext_ln82" [../SysArray_cmodel.cpp:82]   --->   Operation 185 'getelementptr' 'm01_axi_output_buffer_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (1.15ns)   --->   "store i32 %add_ln82, i32* %m01_axi_output_buffer_addr, align 4" [../SysArray_cmodel.cpp:82]   --->   Operation 186 'store' <Predicate = (!icmp_ln81)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "br label %burst.rd.end20" [../SysArray_cmodel.cpp:81]   --->   Operation 187 'br' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 32 <SV = 23> <Delay = 8.75>
ST_32 : Operation 188 [1/1] (8.75ns)   --->   "%m01_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:86]   --->   Operation 188 'writereq' 'm01_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 189 [1/1] (0.60ns)   --->   "br label %burst.wr.header33" [../SysArray_cmodel.cpp:86]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.60>

State 33 <SV = 24> <Delay = 1.15>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "%phi_ln86 = phi i13 [ %add_ln86, %burstwrite.region1 ], [ 0, %burst.wr.header33.preheader ]" [../SysArray_cmodel.cpp:86]   --->   Operation 190 'phi' 'phi_ln86' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 191 [1/1] (0.64ns)   --->   "%icmp_ln86 = icmp eq i13 %phi_ln86, -4096" [../SysArray_cmodel.cpp:86]   --->   Operation 191 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 192 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 192 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 193 [1/1] (0.54ns)   --->   "%add_ln86 = add i13 %phi_ln86, 1" [../SysArray_cmodel.cpp:86]   --->   Operation 193 'add' 'add_ln86' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %burst.rd.header57.preheader, label %burstwrite.region1" [../SysArray_cmodel.cpp:86]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i13 %phi_ln86 to i64" [../SysArray_cmodel.cpp:86]   --->   Operation 195 'zext' 'zext_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m01_axi_output_buffer, i64 0, i64 %zext_ln86" [../SysArray_cmodel.cpp:86]   --->   Operation 196 'getelementptr' 'm01_axi_output_buffer_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_33 : Operation 197 [2/2] (1.15ns)   --->   "%m01_axi_output_buffer_load = load i32* %m01_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:86]   --->   Operation 197 'load' 'm01_axi_output_buffer_load' <Predicate = (!icmp_ln86)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 34 <SV = 25> <Delay = 1.15>
ST_34 : Operation 198 [1/2] (1.15ns)   --->   "%m01_axi_output_buffer_load = load i32* %m01_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:86]   --->   Operation 198 'load' 'm01_axi_output_buffer_load' <Predicate = (!icmp_ln86)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 35 <SV = 26> <Delay = 8.75>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../SysArray_cmodel.cpp:86]   --->   Operation 199 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [../SysArray_cmodel.cpp:86]   --->   Operation 200 'specpipeline' 'empty_22' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([47 x i8]* @memcpy_OC_weight_matrix_OC_m01_axi_output_buffer_OC_gep_str) nounwind" [../SysArray_cmodel.cpp:86]   --->   Operation 201 'specloopname' 'empty_23' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m01_axi_addr, i32 %m01_axi_output_buffer_load, i4 -1)" [../SysArray_cmodel.cpp:86]   --->   Operation 202 'write' <Predicate = (!icmp_ln86)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 203 [1/1] (0.00ns)   --->   "%burstwrite_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind" [../SysArray_cmodel.cpp:86]   --->   Operation 203 'specregionend' 'burstwrite_rend45' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_35 : Operation 204 [1/1] (0.00ns)   --->   "br label %burst.wr.header33" [../SysArray_cmodel.cpp:86]   --->   Operation 204 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 36 <SV = 25> <Delay = 8.75>
ST_36 : Operation 205 [7/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 205 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 26> <Delay = 8.75>
ST_37 : Operation 206 [5/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:86]   --->   Operation 206 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 207 [6/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 207 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 27> <Delay = 8.75>
ST_38 : Operation 208 [4/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:86]   --->   Operation 208 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 209 [5/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 209 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 28> <Delay = 8.75>
ST_39 : Operation 210 [3/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:86]   --->   Operation 210 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 211 [4/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 211 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 29> <Delay = 8.75>
ST_40 : Operation 212 [2/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:86]   --->   Operation 212 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 213 [3/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 213 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 30> <Delay = 8.75>
ST_41 : Operation 214 [1/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../SysArray_cmodel.cpp:86]   --->   Operation 214 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 215 [2/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 215 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 31> <Delay = 8.75>
ST_42 : Operation 216 [1/7] (8.75ns)   --->   "%m02_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:99]   --->   Operation 216 'readreq' 'm02_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 217 [1/1] (0.60ns)   --->   "br label %burst.rd.header57" [../SysArray_cmodel.cpp:99]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.60>

State 43 <SV = 32> <Delay = 0.64>
ST_43 : Operation 218 [1/1] (0.00ns)   --->   "%phi_ln99 = phi i13 [ %add_ln99, %burstread.region2 ], [ 0, %burst.rd.header57.preheader ]" [../SysArray_cmodel.cpp:99]   --->   Operation 218 'phi' 'phi_ln99' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 219 [1/1] (0.64ns)   --->   "%icmp_ln99 = icmp eq i13 %phi_ln99, -4096" [../SysArray_cmodel.cpp:99]   --->   Operation 219 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 220 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 220 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 221 [1/1] (0.54ns)   --->   "%add_ln99 = add i13 %phi_ln99, 1" [../SysArray_cmodel.cpp:99]   --->   Operation 221 'add' 'add_ln99' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %burst.rd.end56.preheader, label %burstread.region2" [../SysArray_cmodel.cpp:99]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 33> <Delay = 8.75>
ST_44 : Operation 223 [1/1] (8.75ns)   --->   "%m02_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:99]   --->   Operation 223 'read' 'm02_axi_addr_read' <Predicate = (!icmp_ln99)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 34> <Delay = 1.15>
ST_45 : Operation 224 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../SysArray_cmodel.cpp:99]   --->   Operation 224 'specregionbegin' 'burstread_rbegin2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 225 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../SysArray_cmodel.cpp:99]   --->   Operation 225 'specpipeline' 'empty_25' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 226 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopName([42 x i8]* @memcpy_OC_m02_axi_input_buffer_OC_output_matrix_str) nounwind" [../SysArray_cmodel.cpp:99]   --->   Operation 226 'specloopname' 'empty_26' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i13 %phi_ln99 to i64" [../SysArray_cmodel.cpp:99]   --->   Operation 227 'zext' 'zext_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 228 [1/1] (0.00ns)   --->   "%m02_axi_input_buffer_addr = getelementptr [8192 x i32]* %m02_axi_input_buffer, i64 0, i64 %zext_ln99" [../SysArray_cmodel.cpp:99]   --->   Operation 228 'getelementptr' 'm02_axi_input_buffer_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 229 [1/1] (1.15ns)   --->   "store i32 %m02_axi_addr_read, i32* %m02_axi_input_buffer_addr, align 4" [../SysArray_cmodel.cpp:99]   --->   Operation 229 'store' <Predicate = (!icmp_ln99)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_45 : Operation 230 [1/1] (0.00ns)   --->   "%burstread_rend66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin2) nounwind" [../SysArray_cmodel.cpp:99]   --->   Operation 230 'specregionend' 'burstread_rend66' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 231 [1/1] (0.00ns)   --->   "br label %burst.rd.header57" [../SysArray_cmodel.cpp:99]   --->   Operation 231 'br' <Predicate = (!icmp_ln99)> <Delay = 0.00>

State 46 <SV = 33> <Delay = 0.60>
ST_46 : Operation 232 [1/1] (0.60ns)   --->   "br label %burst.rd.end56"   --->   Operation 232 'br' <Predicate = true> <Delay = 0.60>

State 47 <SV = 34> <Delay = 1.15>
ST_47 : Operation 233 [1/1] (0.00ns)   --->   "%i2_0 = phi i13 [ %i_2, %3 ], [ 0, %burst.rd.end56.preheader ]"   --->   Operation 233 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 234 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind"   --->   Operation 234 'specpipeline' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 235 [1/1] (0.64ns)   --->   "%icmp_ln102 = icmp eq i13 %i2_0, -4096" [../SysArray_cmodel.cpp:102]   --->   Operation 235 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 236 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 236 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 237 [1/1] (0.54ns)   --->   "%i_2 = add i13 %i2_0, 1" [../SysArray_cmodel.cpp:102]   --->   Operation 237 'add' 'i_2' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %burst.wr.header69.preheader, label %3" [../SysArray_cmodel.cpp:102]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i13 %i2_0 to i64" [../SysArray_cmodel.cpp:103]   --->   Operation 239 'zext' 'zext_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 240 [1/1] (0.00ns)   --->   "%m02_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m02_axi_input_buffer, i64 0, i64 %zext_ln103" [../SysArray_cmodel.cpp:103]   --->   Operation 240 'getelementptr' 'm02_axi_input_buffer_addr_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_47 : Operation 241 [2/2] (1.15ns)   --->   "%m02_axi_input_buffer_load = load i32* %m02_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:103]   --->   Operation 241 'load' 'm02_axi_input_buffer_load' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 48 <SV = 35> <Delay = 2.98>
ST_48 : Operation 242 [1/2] (1.15ns)   --->   "%m02_axi_input_buffer_load = load i32* %m02_axi_input_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:103]   --->   Operation 242 'load' 'm02_axi_input_buffer_load' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_48 : Operation 243 [1/1] (0.66ns)   --->   "%add_ln103 = add nsw i32 %m02_axi_input_buffer_load, 1" [../SysArray_cmodel.cpp:103]   --->   Operation 243 'add' 'add_ln103' <Predicate = (!icmp_ln102)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 244 [1/1] (0.00ns)   --->   "%m02_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m02_axi_output_buffer, i64 0, i64 %zext_ln103" [../SysArray_cmodel.cpp:103]   --->   Operation 244 'getelementptr' 'm02_axi_output_buffer_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_48 : Operation 245 [1/1] (1.15ns)   --->   "store i32 %add_ln103, i32* %m02_axi_output_buffer_addr, align 4" [../SysArray_cmodel.cpp:103]   --->   Operation 245 'store' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_48 : Operation 246 [1/1] (0.00ns)   --->   "br label %burst.rd.end56" [../SysArray_cmodel.cpp:102]   --->   Operation 246 'br' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 49 <SV = 35> <Delay = 8.75>
ST_49 : Operation 247 [1/1] (8.75ns)   --->   "%m02_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m02_axi_addr, i32 4096)" [../SysArray_cmodel.cpp:107]   --->   Operation 247 'writereq' 'm02_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 248 [1/1] (0.60ns)   --->   "br label %burst.wr.header69" [../SysArray_cmodel.cpp:107]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.60>

State 50 <SV = 36> <Delay = 1.15>
ST_50 : Operation 249 [1/1] (0.00ns)   --->   "%phi_ln107 = phi i13 [ %add_ln107, %burstwrite.region2 ], [ 0, %burst.wr.header69.preheader ]" [../SysArray_cmodel.cpp:107]   --->   Operation 249 'phi' 'phi_ln107' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 250 [1/1] (0.64ns)   --->   "%icmp_ln107 = icmp eq i13 %phi_ln107, -4096" [../SysArray_cmodel.cpp:107]   --->   Operation 250 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 251 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 251 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 252 [1/1] (0.54ns)   --->   "%add_ln107 = add i13 %phi_ln107, 1" [../SysArray_cmodel.cpp:107]   --->   Operation 252 'add' 'add_ln107' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %memcpy.tail82, label %burstwrite.region2" [../SysArray_cmodel.cpp:107]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i13 %phi_ln107 to i64" [../SysArray_cmodel.cpp:107]   --->   Operation 254 'zext' 'zext_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_50 : Operation 255 [1/1] (0.00ns)   --->   "%m02_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m02_axi_output_buffer, i64 0, i64 %zext_ln107" [../SysArray_cmodel.cpp:107]   --->   Operation 255 'getelementptr' 'm02_axi_output_buffer_addr_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_50 : Operation 256 [2/2] (1.15ns)   --->   "%m02_axi_output_buffer_load = load i32* %m02_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:107]   --->   Operation 256 'load' 'm02_axi_output_buffer_load' <Predicate = (!icmp_ln107)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 51 <SV = 37> <Delay = 1.15>
ST_51 : Operation 257 [1/2] (1.15ns)   --->   "%m02_axi_output_buffer_load = load i32* %m02_axi_output_buffer_addr_1, align 4" [../SysArray_cmodel.cpp:107]   --->   Operation 257 'load' 'm02_axi_output_buffer_load' <Predicate = (!icmp_ln107)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 52 <SV = 38> <Delay = 8.75>
ST_52 : Operation 258 [1/1] (0.00ns)   --->   "%burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../SysArray_cmodel.cpp:107]   --->   Operation 258 'specregionbegin' 'burstwrite_rbegin2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_52 : Operation 259 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [../SysArray_cmodel.cpp:107]   --->   Operation 259 'specpipeline' 'empty_30' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_52 : Operation 260 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopName([47 x i8]* @memcpy_OC_output_matrix_OC_m02_axi_output_buffer_OC_gep_str) nounwind" [../SysArray_cmodel.cpp:107]   --->   Operation 260 'specloopname' 'empty_31' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_52 : Operation 261 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m02_axi_addr, i32 %m02_axi_output_buffer_load, i4 -1)" [../SysArray_cmodel.cpp:107]   --->   Operation 261 'write' <Predicate = (!icmp_ln107)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 262 [1/1] (0.00ns)   --->   "%burstwrite_rend81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin2) nounwind" [../SysArray_cmodel.cpp:107]   --->   Operation 262 'specregionend' 'burstwrite_rend81' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_52 : Operation 263 [1/1] (0.00ns)   --->   "br label %burst.wr.header69" [../SysArray_cmodel.cpp:107]   --->   Operation 263 'br' <Predicate = (!icmp_ln107)> <Delay = 0.00>

State 53 <SV = 37> <Delay = 8.75>
ST_53 : Operation 264 [5/5] (8.75ns)   --->   "%m02_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:107]   --->   Operation 264 'writeresp' 'm02_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 38> <Delay = 8.75>
ST_54 : Operation 265 [4/5] (8.75ns)   --->   "%m02_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:107]   --->   Operation 265 'writeresp' 'm02_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 39> <Delay = 8.75>
ST_55 : Operation 266 [3/5] (8.75ns)   --->   "%m02_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:107]   --->   Operation 266 'writeresp' 'm02_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 40> <Delay = 8.75>
ST_56 : Operation 267 [2/5] (8.75ns)   --->   "%m02_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:107]   --->   Operation 267 'writeresp' 'm02_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 41> <Delay = 8.75>
ST_57 : Operation 268 [1/5] (8.75ns)   --->   "%m02_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m02_axi_addr)" [../SysArray_cmodel.cpp:107]   --->   Operation 268 'writeresp' 'm02_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 269 [1/1] (0.00ns)   --->   "ret void" [../SysArray_cmodel.cpp:110]   --->   Operation 269 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m00_axi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ m01_axi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ m02_axi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ scalar00]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scalar01]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_matrix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_matrix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_matrix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_matrix_read           (read             ) [ 0000000000000000000000000000000000000000000000000000000000]
weight_matrix_read           (read             ) [ 0000000000000000000000000000000000000000000000000000000000]
input_matrix_read            (read             ) [ 0000000000000000000000000000000000000000000000000000000000]
output_matrix5               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
empty                        (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
m02_axi_addr                 (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111111]
weight_matrix3               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_6                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
m01_axi_addr                 (getelementptr    ) [ 0011111111111111111111111111111111111111110000000000000000]
input_matrix1                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_7                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
m00_axi_addr                 (getelementptr    ) [ 0011111111111111111111111000000000000000000000000000000000]
m00_axi_input_buffer         (alloca           ) [ 0011111111111110000000000000000000000000000000000000000000]
m00_axi_output_buffer        (alloca           ) [ 0011111111111111111000000000000000000000000000000000000000]
m01_axi_input_buffer         (alloca           ) [ 0011111111111111111111111111111100000000000000000000000000]
m01_axi_output_buffer        (alloca           ) [ 0011111111111111111111111111111111110000000000000000000000]
m02_axi_input_buffer         (alloca           ) [ 0011111111111111111111111111111111111111111111111000000000]
m02_axi_output_buffer        (alloca           ) [ 0011111111111111111111111111111111111111111111111111100000]
specbitsmap_ln0              (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0            (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln33           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln34           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln35           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln36           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln37           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln38           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln39           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln40           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln41           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
specinterface_ln42           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000]
m00_axi_addr_rd_req          (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln57                      (br               ) [ 0000000011110000000000000000000000000000000000000000000000]
phi_ln57                     (phi              ) [ 0000000001110000000000000000000000000000000000000000000000]
icmp_ln57                    (icmp             ) [ 0000000001110000000000000000000000000000000000000000000000]
empty_8                      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln57                     (add              ) [ 0000000011110000000000000000000000000000000000000000000000]
br_ln57                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
m00_axi_addr_read            (read             ) [ 0000000001010000000000000000000000000000000000000000000000]
burstread_rbegin             (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_9                      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_10                     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln57                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
m00_axi_input_buffer_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln57                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstread_rend               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln57                      (br               ) [ 0000000011110000000000000000000000000000000000000000000000]
br_ln0                       (br               ) [ 0000000000001110000000000000000000000000000000000000000000]
i_0                          (phi              ) [ 0000000000000100000000000000000000000000000000000000000000]
empty_11                     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln60                    (icmp             ) [ 0000000000000110000000000000000000000000000000000000000000]
empty_12                     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
i                            (add              ) [ 0000000000001110000000000000000000000000000000000000000000]
br_ln60                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln61                    (zext             ) [ 0000000000000110000000000000000000000000000000000000000000]
m00_axi_input_buffer_addr_1  (getelementptr    ) [ 0000000000000110000000000000000000000000000000000000000000]
m00_axi_input_buffer_load    (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln61                     (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
m00_axi_output_buffer_addr   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln61                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln60                      (br               ) [ 0000000000001110000000000000000000000000000000000000000000]
m00_axi_addr_wr_req          (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln65                      (br               ) [ 0000000000000001111000000000000000000000000000000000000000]
phi_ln65                     (phi              ) [ 0000000000000000100000000000000000000000000000000000000000]
icmp_ln65                    (icmp             ) [ 0000000000000000111000000000000000000000000000000000000000]
empty_13                     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln65                     (add              ) [ 0000000000000001111000000000000000000000000000000000000000]
br_ln65                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln65                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
m00_axi_output_buffer_addr_1 (getelementptr    ) [ 0000000000000000110000000000000000000000000000000000000000]
m00_axi_output_buffer_load   (load             ) [ 0000000000000000101000000000000000000000000000000000000000]
burstwrite_rbegin            (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_14                     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_15                     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
write_ln65                   (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstwrite_rend              (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln65                      (br               ) [ 0000000000000001111000000000000000000000000000000000000000]
m00_axi_addr_wr_resp         (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000]
m01_axi_addr_rd_req          (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln78                      (br               ) [ 0000000000000000000000000111100000000000000000000000000000]
phi_ln78                     (phi              ) [ 0000000000000000000000000011100000000000000000000000000000]
icmp_ln78                    (icmp             ) [ 0000000000000000000000000011100000000000000000000000000000]
empty_16                     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln78                     (add              ) [ 0000000000000000000000000111100000000000000000000000000000]
br_ln78                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
m01_axi_addr_read            (read             ) [ 0000000000000000000000000010100000000000000000000000000000]
burstread_rbegin1            (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_17                     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_18                     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln78                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
m01_axi_input_buffer_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln78                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstread_rend30             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln78                      (br               ) [ 0000000000000000000000000111100000000000000000000000000000]
br_ln0                       (br               ) [ 0000000000000000000000000000011100000000000000000000000000]
i1_0                         (phi              ) [ 0000000000000000000000000000001000000000000000000000000000]
empty_19                     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln81                    (icmp             ) [ 0000000000000000000000000000001100000000000000000000000000]
empty_20                     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
i_1                          (add              ) [ 0000000000000000000000000000011100000000000000000000000000]
br_ln81                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln82                    (zext             ) [ 0000000000000000000000000000001100000000000000000000000000]
m01_axi_input_buffer_addr_1  (getelementptr    ) [ 0000000000000000000000000000001100000000000000000000000000]
m01_axi_input_buffer_load    (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln82                     (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
m01_axi_output_buffer_addr   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln82                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln81                      (br               ) [ 0000000000000000000000000000011100000000000000000000000000]
m01_axi_addr_wr_req          (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln86                      (br               ) [ 0000000000000000000000000000000011110000000000000000000000]
phi_ln86                     (phi              ) [ 0000000000000000000000000000000001000000000000000000000000]
icmp_ln86                    (icmp             ) [ 0000000000000000000000000000000001110000000000000000000000]
empty_21                     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln86                     (add              ) [ 0000000000000000000000000000000011110000000000000000000000]
br_ln86                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln86                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
m01_axi_output_buffer_addr_1 (getelementptr    ) [ 0000000000000000000000000000000001100000000000000000000000]
m01_axi_output_buffer_load   (load             ) [ 0000000000000000000000000000000001010000000000000000000000]
burstwrite_rbegin1           (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_22                     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_23                     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
write_ln86                   (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstwrite_rend45            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln86                      (br               ) [ 0000000000000000000000000000000011110000000000000000000000]
m01_axi_addr_wr_resp         (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000]
m02_axi_addr_rd_req          (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln99                      (br               ) [ 0000000000000000000000000000000000000000001111000000000000]
phi_ln99                     (phi              ) [ 0000000000000000000000000000000000000000000111000000000000]
icmp_ln99                    (icmp             ) [ 0000000000000000000000000000000000000000000111000000000000]
empty_24                     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln99                     (add              ) [ 0000000000000000000000000000000000000000001111000000000000]
br_ln99                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
m02_axi_addr_read            (read             ) [ 0000000000000000000000000000000000000000000101000000000000]
burstread_rbegin2            (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_25                     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_26                     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln99                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
m02_axi_input_buffer_addr    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln99                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstread_rend66             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln99                      (br               ) [ 0000000000000000000000000000000000000000001111000000000000]
br_ln0                       (br               ) [ 0000000000000000000000000000000000000000000000111000000000]
i2_0                         (phi              ) [ 0000000000000000000000000000000000000000000000010000000000]
empty_27                     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
icmp_ln102                   (icmp             ) [ 0000000000000000000000000000000000000000000000011000000000]
empty_28                     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
i_2                          (add              ) [ 0000000000000000000000000000000000000000000000111000000000]
br_ln102                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln103                   (zext             ) [ 0000000000000000000000000000000000000000000000011000000000]
m02_axi_input_buffer_addr_1  (getelementptr    ) [ 0000000000000000000000000000000000000000000000011000000000]
m02_axi_input_buffer_load    (load             ) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln103                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000]
m02_axi_output_buffer_addr   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000]
store_ln103                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln102                     (br               ) [ 0000000000000000000000000000000000000000000000111000000000]
m02_axi_addr_wr_req          (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln107                     (br               ) [ 0000000000000000000000000000000000000000000000000111100000]
phi_ln107                    (phi              ) [ 0000000000000000000000000000000000000000000000000010000000]
icmp_ln107                   (icmp             ) [ 0000000000000000000000000000000000000000000000000011100000]
empty_29                     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000]
add_ln107                    (add              ) [ 0000000000000000000000000000000000000000000000000111100000]
br_ln107                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000]
zext_ln107                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000]
m02_axi_output_buffer_addr_1 (getelementptr    ) [ 0000000000000000000000000000000000000000000000000011000000]
m02_axi_output_buffer_load   (load             ) [ 0000000000000000000000000000000000000000000000000010100000]
burstwrite_rbegin2           (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_30                     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000]
empty_31                     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000]
write_ln107                  (write            ) [ 0000000000000000000000000000000000000000000000000000000000]
burstwrite_rend81            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000]
br_ln107                     (br               ) [ 0000000000000000000000000000000000000000000000000111100000]
m02_axi_addr_wr_resp         (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000]
ret_ln110                    (ret              ) [ 0000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m00_axi">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m00_axi"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m01_axi">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m01_axi"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m02_axi">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m02_axi"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="scalar00">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar00"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="scalar01">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar01"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_matrix">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_matrix">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_matrix"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_matrix">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_matrix"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SysArray_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_m00_axi_input_buffer_OC_input_matrix_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_input_matrix_OC_m00_axi_output_buffer_OC_gep_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_m01_axi_input_buffer_OC_weight_matrix_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_weight_matrix_OC_m01_axi_output_buffer_OC_gep_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_m02_axi_input_buffer_OC_output_matrix_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_output_matrix_OC_m02_axi_output_buffer_OC_gep_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="m00_axi_input_buffer_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m00_axi_input_buffer/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="m00_axi_output_buffer_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m00_axi_output_buffer/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="m01_axi_input_buffer_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m01_axi_input_buffer/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="m01_axi_output_buffer_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m01_axi_output_buffer/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="m02_axi_input_buffer_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m02_axi_input_buffer/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="m02_axi_output_buffer_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m02_axi_output_buffer/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="output_matrix_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_matrix_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="weight_matrix_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_matrix_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_matrix_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_matrix_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="14" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="m00_axi_addr_rd_req/2 m00_axi_addr_wr_req/15 m00_axi_addr_wr_resp/20 "/>
</bind>
</comp>

<comp id="177" class="1004" name="m00_axi_addr_read_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="9"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m00_axi_addr_read/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="write_ln65_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="14"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="0" index="3" bw="1" slack="0"/>
<pin id="188" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln65/18 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_writeresp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="13"/>
<pin id="194" dir="0" index="2" bw="14" slack="0"/>
<pin id="195" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="m01_axi_addr_rd_req/19 m01_axi_addr_wr_req/32 m01_axi_addr_wr_resp/37 "/>
</bind>
</comp>

<comp id="199" class="1004" name="m01_axi_addr_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="21"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m01_axi_addr_read/27 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln86_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="26"/>
<pin id="208" dir="0" index="2" bw="32" slack="1"/>
<pin id="209" dir="0" index="3" bw="1" slack="0"/>
<pin id="210" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln86/35 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_writeresp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="25"/>
<pin id="216" dir="0" index="2" bw="14" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="m02_axi_addr_rd_req/36 m02_axi_addr_wr_req/49 m02_axi_addr_wr_resp/53 "/>
</bind>
</comp>

<comp id="221" class="1004" name="m02_axi_addr_read_read_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="33"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m02_axi_addr_read/44 "/>
</bind>
</comp>

<comp id="227" class="1004" name="write_ln107_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="38"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="0" index="3" bw="1" slack="0"/>
<pin id="232" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln107/52 "/>
</bind>
</comp>

<comp id="236" class="1004" name="m00_axi_input_buffer_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="13" slack="0"/>
<pin id="240" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_input_buffer_addr/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln57/11 m00_axi_input_buffer_load/13 "/>
</bind>
</comp>

<comp id="248" class="1004" name="m00_axi_input_buffer_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="13" slack="0"/>
<pin id="252" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_input_buffer_addr_1/13 "/>
</bind>
</comp>

<comp id="255" class="1004" name="m00_axi_output_buffer_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="13" slack="1"/>
<pin id="259" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_output_buffer_addr/14 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="13" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln61/14 m00_axi_output_buffer_load/16 "/>
</bind>
</comp>

<comp id="267" class="1004" name="m00_axi_output_buffer_addr_1_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="13" slack="0"/>
<pin id="271" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_output_buffer_addr_1/16 "/>
</bind>
</comp>

<comp id="274" class="1004" name="m01_axi_input_buffer_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="13" slack="0"/>
<pin id="278" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_input_buffer_addr/28 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln78/28 m01_axi_input_buffer_load/30 "/>
</bind>
</comp>

<comp id="286" class="1004" name="m01_axi_input_buffer_addr_1_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="13" slack="0"/>
<pin id="290" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_input_buffer_addr_1/30 "/>
</bind>
</comp>

<comp id="293" class="1004" name="m01_axi_output_buffer_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="13" slack="1"/>
<pin id="297" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_output_buffer_addr/31 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="13" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln82/31 m01_axi_output_buffer_load/33 "/>
</bind>
</comp>

<comp id="305" class="1004" name="m01_axi_output_buffer_addr_1_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="13" slack="0"/>
<pin id="309" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_output_buffer_addr_1/33 "/>
</bind>
</comp>

<comp id="312" class="1004" name="m02_axi_input_buffer_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="13" slack="0"/>
<pin id="316" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m02_axi_input_buffer_addr/45 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="13" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="1"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln99/45 m02_axi_input_buffer_load/47 "/>
</bind>
</comp>

<comp id="324" class="1004" name="m02_axi_input_buffer_addr_1_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="13" slack="0"/>
<pin id="328" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m02_axi_input_buffer_addr_1/47 "/>
</bind>
</comp>

<comp id="331" class="1004" name="m02_axi_output_buffer_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="13" slack="1"/>
<pin id="335" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m02_axi_output_buffer_addr/48 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="13" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln103/48 m02_axi_output_buffer_load/50 "/>
</bind>
</comp>

<comp id="343" class="1004" name="m02_axi_output_buffer_addr_1_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="13" slack="0"/>
<pin id="347" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m02_axi_output_buffer_addr_1/50 "/>
</bind>
</comp>

<comp id="350" class="1005" name="phi_ln57_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="1"/>
<pin id="352" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln57 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="phi_ln57_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="13" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln57/9 "/>
</bind>
</comp>

<comp id="362" class="1005" name="i_0_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="13" slack="1"/>
<pin id="364" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_0_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/13 "/>
</bind>
</comp>

<comp id="373" class="1005" name="phi_ln65_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="13" slack="1"/>
<pin id="375" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln65 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="phi_ln65_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="13" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln65/16 "/>
</bind>
</comp>

<comp id="384" class="1005" name="phi_ln78_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="13" slack="1"/>
<pin id="386" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln78 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="phi_ln78_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="13" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln78/26 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i1_0_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="1"/>
<pin id="398" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="i1_0_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="13" slack="0"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="1" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/30 "/>
</bind>
</comp>

<comp id="407" class="1005" name="phi_ln86_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="13" slack="1"/>
<pin id="409" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln86 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="phi_ln86_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="13" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln86/33 "/>
</bind>
</comp>

<comp id="418" class="1005" name="phi_ln99_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="1"/>
<pin id="420" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln99 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="phi_ln99_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="13" slack="0"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="1" slack="1"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln99/43 "/>
</bind>
</comp>

<comp id="430" class="1005" name="i2_0_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="1"/>
<pin id="432" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="i2_0_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="13" slack="0"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="1" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/47 "/>
</bind>
</comp>

<comp id="441" class="1005" name="phi_ln107_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="13" slack="1"/>
<pin id="443" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln107 (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="phi_ln107_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="13" slack="0"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="1" slack="1"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln107/50 "/>
</bind>
</comp>

<comp id="452" class="1004" name="output_matrix5_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="62" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="0"/>
<pin id="455" dir="0" index="2" bw="3" slack="0"/>
<pin id="456" dir="0" index="3" bw="7" slack="0"/>
<pin id="457" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output_matrix5/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="empty_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="62" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="m02_axi_addr_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="62" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m02_axi_addr/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="weight_matrix3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="62" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="0" index="3" bw="7" slack="0"/>
<pin id="477" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_matrix3/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="empty_6_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="62" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="m01_axi_addr_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="62" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_addr/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="input_matrix1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="62" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="0" index="2" bw="3" slack="0"/>
<pin id="496" dir="0" index="3" bw="7" slack="0"/>
<pin id="497" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_matrix1/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="empty_7_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="62" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="m00_axi_addr_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="62" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_addr/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln57_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="13" slack="0"/>
<pin id="514" dir="0" index="1" bw="13" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln57_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="13" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln57_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="13" slack="2"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/11 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln60_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="13" slack="0"/>
<pin id="531" dir="0" index="1" bw="13" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/13 "/>
</bind>
</comp>

<comp id="535" class="1004" name="i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="13" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln61_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="13" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/13 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln61_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/14 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln65_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="13" slack="0"/>
<pin id="555" dir="0" index="1" bw="13" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/16 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln65_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="13" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/16 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln65_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="13" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/16 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln78_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="13" slack="0"/>
<pin id="572" dir="0" index="1" bw="13" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/26 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln78_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="13" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/26 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln78_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="13" slack="2"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/28 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln81_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="13" slack="0"/>
<pin id="589" dir="0" index="1" bw="13" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/30 "/>
</bind>
</comp>

<comp id="593" class="1004" name="i_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="13" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/30 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln82_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="13" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/30 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln82_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/31 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln86_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="13" slack="0"/>
<pin id="613" dir="0" index="1" bw="13" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/33 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln86_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="13" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/33 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln86_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="13" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/33 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln99_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="13" slack="0"/>
<pin id="630" dir="0" index="1" bw="13" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/43 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln99_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="13" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/43 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln99_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="13" slack="2"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/45 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln102_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="13" slack="0"/>
<pin id="647" dir="0" index="1" bw="13" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/47 "/>
</bind>
</comp>

<comp id="651" class="1004" name="i_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="13" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/47 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln103_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="13" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/47 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln103_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/48 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln107_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="13" slack="0"/>
<pin id="671" dir="0" index="1" bw="13" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/50 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln107_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="13" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/50 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln107_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="13" slack="0"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/50 "/>
</bind>
</comp>

<comp id="686" class="1005" name="m02_axi_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="25"/>
<pin id="688" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="m02_axi_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="m01_axi_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="13"/>
<pin id="695" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="m01_axi_addr "/>
</bind>
</comp>

<comp id="700" class="1005" name="m00_axi_addr_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="icmp_ln57_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="711" class="1005" name="add_ln57_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="13" slack="0"/>
<pin id="713" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="716" class="1005" name="m00_axi_addr_read_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_addr_read "/>
</bind>
</comp>

<comp id="721" class="1005" name="icmp_ln60_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="725" class="1005" name="i_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="13" slack="0"/>
<pin id="727" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="730" class="1005" name="zext_ln61_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="1"/>
<pin id="732" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61 "/>
</bind>
</comp>

<comp id="735" class="1005" name="m00_axi_input_buffer_addr_1_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="13" slack="1"/>
<pin id="737" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_input_buffer_addr_1 "/>
</bind>
</comp>

<comp id="740" class="1005" name="icmp_ln65_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="744" class="1005" name="add_ln65_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="13" slack="0"/>
<pin id="746" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="749" class="1005" name="m00_axi_output_buffer_addr_1_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="13" slack="1"/>
<pin id="751" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_output_buffer_addr_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="m00_axi_output_buffer_load_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_output_buffer_load "/>
</bind>
</comp>

<comp id="759" class="1005" name="icmp_ln78_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="763" class="1005" name="add_ln78_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="13" slack="0"/>
<pin id="765" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="768" class="1005" name="m01_axi_addr_read_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_addr_read "/>
</bind>
</comp>

<comp id="773" class="1005" name="icmp_ln81_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="777" class="1005" name="i_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="13" slack="0"/>
<pin id="779" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="zext_ln82_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="64" slack="1"/>
<pin id="784" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln82 "/>
</bind>
</comp>

<comp id="787" class="1005" name="m01_axi_input_buffer_addr_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="13" slack="1"/>
<pin id="789" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_input_buffer_addr_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="icmp_ln86_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="796" class="1005" name="add_ln86_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="13" slack="0"/>
<pin id="798" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="801" class="1005" name="m01_axi_output_buffer_addr_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="13" slack="1"/>
<pin id="803" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_output_buffer_addr_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="m01_axi_output_buffer_load_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_output_buffer_load "/>
</bind>
</comp>

<comp id="811" class="1005" name="icmp_ln99_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="815" class="1005" name="add_ln99_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="13" slack="0"/>
<pin id="817" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln99 "/>
</bind>
</comp>

<comp id="820" class="1005" name="m02_axi_addr_read_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m02_axi_addr_read "/>
</bind>
</comp>

<comp id="825" class="1005" name="icmp_ln102_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="829" class="1005" name="i_2_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="13" slack="0"/>
<pin id="831" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="834" class="1005" name="zext_ln103_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="64" slack="1"/>
<pin id="836" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln103 "/>
</bind>
</comp>

<comp id="839" class="1005" name="m02_axi_input_buffer_addr_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="13" slack="1"/>
<pin id="841" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m02_axi_input_buffer_addr_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="icmp_ln107_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln107_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="13" slack="0"/>
<pin id="850" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln107 "/>
</bind>
</comp>

<comp id="853" class="1005" name="m02_axi_output_buffer_addr_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="13" slack="1"/>
<pin id="855" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m02_axi_output_buffer_addr_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="m02_axi_output_buffer_load_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m02_axi_output_buffer_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="94" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="189"><net_src comp="102" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="104" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="106" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="203"><net_src comp="70" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="94" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="211"><net_src comp="102" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="104" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="106" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="225"><net_src comp="70" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="94" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="233"><net_src comp="102" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="104" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="235"><net_src comp="106" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="241"><net_src comp="86" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="248" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="260"><net_src comp="86" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="86" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="267" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="279"><net_src comp="86" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="86" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="286" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="298"><net_src comp="86" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="86" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="317"><net_src comp="86" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="86" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="324" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="336"><net_src comp="86" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="86" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="343" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="353"><net_src comp="60" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="354" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="395"><net_src comp="388" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="399"><net_src comp="60" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="60" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="429"><net_src comp="422" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="433"><net_src comp="60" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="444"><net_src comp="60" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="18" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="152" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="20" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="22" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="465"><net_src comp="452" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="4" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="18" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="158" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="20" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="22" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="485"><net_src comp="472" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="2" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="18" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="164" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="20" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="22" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="505"><net_src comp="492" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="0" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="354" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="62" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="354" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="68" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="350" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="533"><net_src comp="366" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="366" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="68" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="366" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="550"><net_src comp="242" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="78" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="546" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="557"><net_src comp="377" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="62" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="377" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="68" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="377" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="574"><net_src comp="388" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="62" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="388" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="68" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="384" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="591"><net_src comp="400" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="62" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="400" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="68" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="400" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="608"><net_src comp="280" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="78" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="604" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="615"><net_src comp="411" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="411" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="68" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="411" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="632"><net_src comp="422" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="62" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="422" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="68" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="418" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="649"><net_src comp="434" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="62" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="434" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="68" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="434" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="666"><net_src comp="318" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="78" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="668"><net_src comp="662" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="673"><net_src comp="445" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="62" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="445" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="68" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="445" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="689"><net_src comp="466" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="696"><net_src comp="486" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="703"><net_src comp="506" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="710"><net_src comp="512" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="518" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="719"><net_src comp="177" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="724"><net_src comp="529" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="535" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="733"><net_src comp="541" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="738"><net_src comp="248" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="743"><net_src comp="553" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="559" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="752"><net_src comp="267" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="757"><net_src comp="261" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="762"><net_src comp="570" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="576" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="771"><net_src comp="199" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="776"><net_src comp="587" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="593" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="785"><net_src comp="599" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="790"><net_src comp="286" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="795"><net_src comp="611" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="617" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="804"><net_src comp="305" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="809"><net_src comp="299" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="814"><net_src comp="628" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="634" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="823"><net_src comp="221" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="828"><net_src comp="645" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="651" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="837"><net_src comp="657" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="842"><net_src comp="324" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="847"><net_src comp="669" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="675" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="856"><net_src comp="343" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="861"><net_src comp="337" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m00_axi | {15 18 20 21 22 23 24 }
	Port: m01_axi | {32 35 37 38 39 40 41 }
	Port: m02_axi | {49 52 53 54 55 56 57 }
 - Input state : 
	Port: SysArray : m00_axi | {2 3 4 5 6 7 8 10 }
	Port: SysArray : m01_axi | {19 20 21 22 23 24 25 27 }
	Port: SysArray : m02_axi | {36 37 38 39 40 41 42 44 }
	Port: SysArray : input_matrix | {1 }
	Port: SysArray : weight_matrix | {1 }
	Port: SysArray : output_matrix | {1 }
  - Chain level:
	State 1
		empty : 1
		m02_axi_addr : 2
		empty_6 : 1
		m01_axi_addr : 2
		empty_7 : 1
		m00_axi_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln57 : 1
		add_ln57 : 1
		br_ln57 : 2
	State 10
	State 11
		m00_axi_input_buffer_addr : 1
		store_ln57 : 2
		burstread_rend : 1
	State 12
	State 13
		icmp_ln60 : 1
		i : 1
		br_ln60 : 2
		zext_ln61 : 1
		m00_axi_input_buffer_addr_1 : 2
		m00_axi_input_buffer_load : 3
	State 14
		add_ln61 : 1
		store_ln61 : 2
	State 15
	State 16
		icmp_ln65 : 1
		add_ln65 : 1
		br_ln65 : 2
		zext_ln65 : 1
		m00_axi_output_buffer_addr_1 : 2
		m00_axi_output_buffer_load : 3
	State 17
	State 18
		burstwrite_rend : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		icmp_ln78 : 1
		add_ln78 : 1
		br_ln78 : 2
	State 27
	State 28
		m01_axi_input_buffer_addr : 1
		store_ln78 : 2
		burstread_rend30 : 1
	State 29
	State 30
		icmp_ln81 : 1
		i_1 : 1
		br_ln81 : 2
		zext_ln82 : 1
		m01_axi_input_buffer_addr_1 : 2
		m01_axi_input_buffer_load : 3
	State 31
		add_ln82 : 1
		store_ln82 : 2
	State 32
	State 33
		icmp_ln86 : 1
		add_ln86 : 1
		br_ln86 : 2
		zext_ln86 : 1
		m01_axi_output_buffer_addr_1 : 2
		m01_axi_output_buffer_load : 3
	State 34
	State 35
		burstwrite_rend45 : 1
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		icmp_ln99 : 1
		add_ln99 : 1
		br_ln99 : 2
	State 44
	State 45
		m02_axi_input_buffer_addr : 1
		store_ln99 : 2
		burstread_rend66 : 1
	State 46
	State 47
		icmp_ln102 : 1
		i_2 : 1
		br_ln102 : 2
		zext_ln103 : 1
		m02_axi_input_buffer_addr_1 : 2
		m02_axi_input_buffer_load : 3
	State 48
		add_ln103 : 1
		store_ln103 : 2
	State 49
	State 50
		icmp_ln107 : 1
		add_ln107 : 1
		br_ln107 : 2
		zext_ln107 : 1
		m02_axi_output_buffer_addr_1 : 2
		m02_axi_output_buffer_load : 3
	State 51
	State 52
		burstwrite_rend81 : 1
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln57_fu_518        |    0    |    13   |
|          |            i_fu_535            |    0    |    13   |
|          |         add_ln61_fu_546        |    0    |    32   |
|          |         add_ln65_fu_559        |    0    |    13   |
|          |         add_ln78_fu_576        |    0    |    13   |
|    add   |           i_1_fu_593           |    0    |    13   |
|          |         add_ln82_fu_604        |    0    |    32   |
|          |         add_ln86_fu_617        |    0    |    13   |
|          |         add_ln99_fu_634        |    0    |    13   |
|          |           i_2_fu_651           |    0    |    13   |
|          |        add_ln103_fu_662        |    0    |    32   |
|          |        add_ln107_fu_675        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln57_fu_512        |    0    |    13   |
|          |        icmp_ln60_fu_529        |    0    |    13   |
|          |        icmp_ln65_fu_553        |    0    |    13   |
|          |        icmp_ln78_fu_570        |    0    |    13   |
|   icmp   |        icmp_ln81_fu_587        |    0    |    13   |
|          |        icmp_ln86_fu_611        |    0    |    13   |
|          |        icmp_ln99_fu_628        |    0    |    13   |
|          |        icmp_ln102_fu_645       |    0    |    13   |
|          |        icmp_ln107_fu_669       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          | output_matrix_read_read_fu_152 |    0    |    0    |
|          | weight_matrix_read_read_fu_158 |    0    |    0    |
|   read   |  input_matrix_read_read_fu_164 |    0    |    0    |
|          |  m00_axi_addr_read_read_fu_177 |    0    |    0    |
|          |  m01_axi_addr_read_read_fu_199 |    0    |    0    |
|          |  m02_axi_addr_read_read_fu_221 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |      grp_writeresp_fu_170      |    0    |    0    |
| writeresp|      grp_writeresp_fu_191      |    0    |    0    |
|          |      grp_writeresp_fu_213      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     write_ln65_write_fu_183    |    0    |    0    |
|   write  |     write_ln86_write_fu_205    |    0    |    0    |
|          |    write_ln107_write_fu_227    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |      output_matrix5_fu_452     |    0    |    0    |
|partselect|      weight_matrix3_fu_472     |    0    |    0    |
|          |      input_matrix1_fu_492      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          empty_fu_462          |    0    |    0    |
|          |         empty_6_fu_482         |    0    |    0    |
|          |         empty_7_fu_502         |    0    |    0    |
|          |        zext_ln57_fu_524        |    0    |    0    |
|          |        zext_ln61_fu_541        |    0    |    0    |
|   zext   |        zext_ln65_fu_565        |    0    |    0    |
|          |        zext_ln78_fu_582        |    0    |    0    |
|          |        zext_ln82_fu_599        |    0    |    0    |
|          |        zext_ln86_fu_623        |    0    |    0    |
|          |        zext_ln99_fu_640        |    0    |    0    |
|          |        zext_ln103_fu_657       |    0    |    0    |
|          |        zext_ln107_fu_681       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   330   |
|----------|--------------------------------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
| m00_axi_input_buffer|   15   |    0   |    0   |    0   |
|m00_axi_output_buffer|   15   |    0   |    0   |    0   |
| m01_axi_input_buffer|   15   |    0   |    0   |    0   |
|m01_axi_output_buffer|   15   |    0   |    0   |    0   |
| m02_axi_input_buffer|   15   |    0   |    0   |    0   |
|m02_axi_output_buffer|   15   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   90   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          add_ln107_reg_848         |   13   |
|          add_ln57_reg_711          |   13   |
|          add_ln65_reg_744          |   13   |
|          add_ln78_reg_763          |   13   |
|          add_ln86_reg_796          |   13   |
|          add_ln99_reg_815          |   13   |
|            i1_0_reg_396            |   13   |
|            i2_0_reg_430            |   13   |
|             i_0_reg_362            |   13   |
|             i_1_reg_777            |   13   |
|             i_2_reg_829            |   13   |
|              i_reg_725             |   13   |
|         icmp_ln102_reg_825         |    1   |
|         icmp_ln107_reg_844         |    1   |
|          icmp_ln57_reg_707         |    1   |
|          icmp_ln60_reg_721         |    1   |
|          icmp_ln65_reg_740         |    1   |
|          icmp_ln78_reg_759         |    1   |
|          icmp_ln81_reg_773         |    1   |
|          icmp_ln86_reg_792         |    1   |
|          icmp_ln99_reg_811         |    1   |
|      m00_axi_addr_read_reg_716     |   32   |
|        m00_axi_addr_reg_700        |   32   |
| m00_axi_input_buffer_addr_1_reg_735|   13   |
|m00_axi_output_buffer_addr_1_reg_749|   13   |
| m00_axi_output_buffer_load_reg_754 |   32   |
|      m01_axi_addr_read_reg_768     |   32   |
|        m01_axi_addr_reg_693        |   32   |
| m01_axi_input_buffer_addr_1_reg_787|   13   |
|m01_axi_output_buffer_addr_1_reg_801|   13   |
| m01_axi_output_buffer_load_reg_806 |   32   |
|      m02_axi_addr_read_reg_820     |   32   |
|        m02_axi_addr_reg_686        |   32   |
| m02_axi_input_buffer_addr_1_reg_839|   13   |
|m02_axi_output_buffer_addr_1_reg_853|   13   |
| m02_axi_output_buffer_load_reg_858 |   32   |
|          phi_ln107_reg_441         |   13   |
|          phi_ln57_reg_350          |   13   |
|          phi_ln65_reg_373          |   13   |
|          phi_ln78_reg_384          |   13   |
|          phi_ln86_reg_407          |   13   |
|          phi_ln99_reg_418          |   13   |
|         zext_ln103_reg_834         |   64   |
|          zext_ln61_reg_730         |   64   |
|          zext_ln82_reg_782         |   64   |
+------------------------------------+--------+
|                Total               |   801  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_170 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_191 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_213 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_242  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_261  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_280  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_299  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_318  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_337  |  p0  |   3  |  13  |   39   ||    15   |
|   phi_ln57_reg_350   |  p0  |   2  |  13  |   26   ||    9    |
|   phi_ln78_reg_384   |  p0  |   2  |  13  |   26   ||    9    |
|   phi_ln99_reg_418   |  p0  |   2  |  13  |   26   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   321  || 7.36425 ||   117   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   330  |    -   |
|   Memory  |   90   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   117  |    -   |
|  Register |    -   |    -   |   801  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   90   |    7   |   801  |   447  |    0   |
+-----------+--------+--------+--------+--------+--------+
