 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 21:27:23 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  part_reg_reg_3__0_/CLK (DFFX1_HVT)     0.0000 #   0.0000 r
  part_reg_reg_3__0_/Q (DFFX1_HVT)       0.2161     0.2161 f
  U10506/Y (NAND2X0_HVT)                 0.0513     0.2674 r
  U10505/Y (AO21X1_HVT)                  0.0707     0.3381 r
  U10234/Y (AND2X1_HVT)                  0.0720     0.4101 r
  U10994/Y (OA22X1_HVT)                  0.0864     0.4966 r
  U10995/Y (NAND2X0_HVT)                 0.0506     0.5472 f
  U10233/Y (NAND2X0_HVT)                 0.0524     0.5996 r
  U10232/Y (AND2X1_HVT)                  0.0777     0.6773 r
  U10313/Y (AO21X1_HVT)                  0.1104     0.7878 r
  U10224/Y (MUX21X1_HVT)                 0.1690     0.9568 f
  U11020/Y (INVX0_HVT)                   0.0481     1.0049 r
  U11025/Y (OA21X1_HVT)                  0.0983     1.1032 r
  U10239/Y (OA22X1_HVT)                  0.0900     1.1932 r
  U10238/Y (NAND2X0_HVT)                 0.0506     1.2438 f
  U11039/Y (NAND2X0_HVT)                 0.0520     1.2958 r
  U10307/Y (NAND2X4_HVT)                 0.1296     1.4254 f
  U11053/Y (MUX21X1_HVT)                 0.1390     1.5644 r
  U11054/Y (OR2X1_HVT)                   0.0804     1.6448 r
  U11060/Y (AO22X1_HVT)                  0.0858     1.7306 r
  U11067/Y (NAND2X0_HVT)                 0.0513     1.7819 f
  U11071/Y (NAND2X0_HVT)                 0.0514     1.8333 r
  U11094/Y (AO21X1_HVT)                  0.1133     1.9466 r
  U10312/Y (NAND2X2_HVT)                 0.1449     2.0916 f
  U11266/Y (MUX21X1_HVT)                 0.1543     2.2459 r
  U10231/Y (INVX1_HVT)                   0.0362     2.2821 f
  U10491/Y (NAND2X0_HVT)                 0.0455     2.3276 r
  U10228/Y (NAND3X0_HVT)                 0.0663     2.3939 f
  U10489/Y (NAND2X0_HVT)                 0.0654     2.4593 r
  U10487/Y (AND2X1_HVT)                  0.0757     2.5350 r
  U10209/Y (AND2X1_HVT)                  0.1206     2.6556 r
  U10344/Y (OA21X1_HVT)                  0.1179     2.7736 r
  U10342/Y (OA22X1_HVT)                  0.1059     2.8794 r
  U10341/Y (AND3X1_HVT)                  0.1204     2.9998 r
  U11287/Y (OA21X1_HVT)                  0.1039     3.1037 r
  res4_comp_reg_0_/D (DFFX1_HVT)         0.0000     3.1037 r
  data arrival time                                 3.1037

  clock clk (rise edge)                  3.2000     3.2000
  clock network delay (ideal)            0.0000     3.2000
  res4_comp_reg_0_/CLK (DFFX1_HVT)       0.0000     3.2000 r
  library setup time                    -0.0931     3.1069
  data required time                                3.1069
  -----------------------------------------------------------
  data required time                                3.1069
  data arrival time                                -3.1037
  -----------------------------------------------------------
  slack (MET)                                       0.0032


1
