{
  "argv": [
    "./simulator.py",
    "-c",
    "experiments/updated_debug_branch_loop/mcs_config.py"
  ],
  "cwd": "/home/rcs/Research/UCB/sts",
  "host": {
    "cpu_info": "Intel(R) Xeon(R) CPU X5660 @ 2.80GHz",
    "free": "total       used       free     shared    buffers     cached\nMem:       6116048    5243576     872472          0     591200    3673388\n-/+ buffers/cache:     978988    5137060\nSwap:      6283260     241820    6041440",
    "name": "c5",
    "num_cores": "12",
    "uptime": "22:58:56 up 192 days, 13:08,  3 users,  load average: 0.13, 0.11, 0.07"
  },
  "modules": {
    "pox": {
      "branch": "debugger",
      "commit": "9d484616af5beda6156458a54f5df8e9ef190f4b"
    },
    "sts": {
      "branch": "master",
      "commit": "b7c46ad91d91a328ecd58f4e24417d9236c58381"
    }
  },
  "sys": {
    "lsb_release": "Ubuntu 11.10",
    "uname": "Linux c5 3.0.0-28-server #45-Ubuntu SMP Wed Nov 14 22:15:34 UTC 2012 x86_64 x86_64 x86_64 GNU/Linux"
  },
  "timestamp": "2013_06_09_22_58_56",
  "user": "rcs"
}
