[
 {
  "InstFile" : "E:/FPGA_work/Gowin/TangNano_9k/bittest_hdmi720P/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "E:/FPGA_work/Gowin/TangNano_9k/bittest_hdmi720P/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangNano_9k/bittest_hdmi720P/src/top.v",
    "InstLine" : 29,
    "InstName" : "rgb_timing_m0",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangNano_9k/bittest_hdmi720P/src/rgb_timing.v",
    "ModuleLine" : 1,
    "ModuleName" : "rgb_timing"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangNano_9k/bittest_hdmi720P/src/top.v",
    "InstLine" : 45,
    "InstName" : "u_tmds_rpll",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangNano_9k/bittest_hdmi720P/src/gowin_rpll/TMDS_rPLL.v",
    "ModuleLine" : 10,
    "ModuleName" : "TMDS_rPLL"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/TangNano_9k/bittest_hdmi720P/src/top.v",
    "InstLine" : 62,
    "InstName" : "DVI_TX_Top_inst",
    "ModuleFile" : "E:/FPGA_work/Gowin/TangNano_9k/bittest_hdmi720P/src/dvi_tx/DVI_TX_Top.v",
    "ModuleLine" : 1042,
    "ModuleName" : "DVI_TX_Top",
    "SubInsts" : [
     {
      "InstFile" : "E:/FPGA_work/Gowin/TangNano_9k/bittest_hdmi720P/src/dvi_tx/DVI_TX_Top.v",
      "InstLine" : 1073,
      "InstName" : "rgb2dvi_inst",
      "ModuleFile" : "E:/FPGA_work/Gowin/TangNano_9k/bittest_hdmi720P/src/dvi_tx/DVI_TX_Top.v",
      "ModuleLine" : 1,
      "ModuleName" : "~rgb2dvi.DVI_TX_Top"
     }
    ]
   }
  ]
 }
]