verilog work "baud_rate.v"
verilog work "uart_test_bench.v"
verilog work "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v"
