{"vcs1":{"timestamp_begin":1682938909.385736262, "rt":1.48, "ut":0.56, "st":0.23}}
{"vcselab":{"timestamp_begin":1682938910.956500800, "rt":1.22, "ut":0.49, "st":0.15}}
{"link":{"timestamp_begin":1682938912.245586053, "rt":0.45, "ut":0.25, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682938908.715601666}
{"VCS_COMP_START_TIME": 1682938908.715601666}
{"VCS_COMP_END_TIME": 1682938915.409741068}
{"VCS_USER_OPTIONS": "TESTBED.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 332672}}
{"stitch_vcselab": {"peak_mem": 220748}}
