$comment
	File created using the following command:
		vcd file LogicCircuit.msim.vcd -direction
$end
$date
	Wed Nov 06 18:37:38 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module number_comparator_test_vlg_vec_tst $end
$var reg 4 ! A0 [3:0] $end
$var reg 4 " A1 [3:0] $end
$var reg 4 # A2 [3:0] $end
$var reg 4 $ A3 [3:0] $end
$var wire 1 % Dout $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - A2[0]~input_o $end
$var wire 1 . A3[3]~input_o $end
$var wire 1 / A3[1]~input_o $end
$var wire 1 0 A3[0]~input_o $end
$var wire 1 1 A3[2]~input_o $end
$var wire 1 2 inst22|inst4~2_combout $end
$var wire 1 3 A2[2]~input_o $end
$var wire 1 4 A2[1]~input_o $end
$var wire 1 5 A2[3]~input_o $end
$var wire 1 6 A1[0]~input_o $end
$var wire 1 7 A1[1]~input_o $end
$var wire 1 8 inst22|inst4~1_combout $end
$var wire 1 9 A0[2]~input_o $end
$var wire 1 : A1[3]~input_o $end
$var wire 1 ; A0[1]~input_o $end
$var wire 1 < A0[0]~input_o $end
$var wire 1 = A0[3]~input_o $end
$var wire 1 > inst22|inst4~0_combout $end
$var wire 1 ? A1[2]~input_o $end
$var wire 1 @ inst22|inst4~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
b0 $
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
0?
0@
$end
#10000
b100 !
b100 "
b1000 $
b1001 $
10
1.
1?
19
1>
12
1@
1%
#30000
b0 !
b0 "
b1 $
b0 $
00
0.
0?
09
0>
02
0@
0%
#1000000
