{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456230847230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456230847240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 13:34:07 2016 " "Processing started: Tue Feb 23 13:34:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456230847240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456230847240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456230847240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1456230848057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230860044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230860044 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_NANO.sv(315) " "Verilog HDL information at DE0_NANO.sv(315): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 315 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1456230860047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 4 4 " "Found 4 design units, including 4 entities, in source file de0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230860048 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230860048 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter20Clk " "Found entity 3: counter20Clk" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230860048 ""} { "Info" "ISGN_ENTITY_NAME" "4 GlitchHandler " "Found entity 4: GlitchHandler" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230860048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230860048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktest.v 1 1 " "Found 1 design units, including 1 entities, in source file clocktest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTest " "Found entity 1: ClockTest" {  } { { "ClockTest.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/ClockTest.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230860052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230860052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456230860113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_NANO.sv(189) " "Verilog HDL assignment warning at DE0_NANO.sv(189): truncated value with size 32 to match size of target (16)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860116 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_NANO.sv(190) " "Verilog HDL assignment warning at DE0_NANO.sv(190): truncated value with size 32 to match size of target (16)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860117 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_1\[32\] GPIO_2\[9\] DE0_NANO.sv(19) " "Bidirectional port \"GPIO_2\[9\]\" at DE0_NANO.sv(19) has a one-way connection to bidirectional port \"GPIO_1\[32\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230860127 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_1\[31\] GPIO_2\[8\] DE0_NANO.sv(19) " "Bidirectional port \"GPIO_2\[8\]\" at DE0_NANO.sv(19) has a one-way connection to bidirectional port \"GPIO_1\[31\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230860128 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_1\[30\] GPIO_2\[6\] DE0_NANO.sv(19) " "Bidirectional port \"GPIO_2\[6\]\" at DE0_NANO.sv(19) has a one-way connection to bidirectional port \"GPIO_1\[30\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230860128 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:CompteurTourelle " "Elaborating entity \"counter\" for hierarchy \"counter:CompteurTourelle\"" {  } { { "DE0_NANO.sv" "CompteurTourelle" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_NANO.sv(262) " "Verilog HDL assignment warning at DE0_NANO.sv(262): truncated value with size 32 to match size of target (16)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860152 "|DE0_NANO|counter:CompteurTourelle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GlitchHandler GlitchHandler:GlitchSignLaser " "Elaborating entity \"GlitchHandler\" for hierarchy \"GlitchHandler:GlitchSignLaser\"" {  } { { "DE0_NANO.sv" "GlitchSignLaser" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860158 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Send DE0_NANO.sv(315) " "Verilog HDL Always Construct warning at DE0_NANO.sv(315): inferring latch(es) for variable \"Send\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456230860159 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetCount DE0_NANO.sv(315) " "Verilog HDL Always Construct warning at DE0_NANO.sv(315): inferring latch(es) for variable \"resetCount\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456230860159 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DebutReception DE0_NANO.sv(340) " "Verilog HDL Always Construct warning at DE0_NANO.sv(340): inferring latch(es) for variable \"DebutReception\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456230860160 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Buffer DE0_NANO.sv(340) " "Verilog HDL Always Construct warning at DE0_NANO.sv(340): inferring latch(es) for variable \"Buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456230860160 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FinReception DE0_NANO.sv(340) " "Verilog HDL Always Construct warning at DE0_NANO.sv(340): inferring latch(es) for variable \"FinReception\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456230860160 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[0\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[0\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860161 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[1\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[1\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860161 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[2\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[2\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860161 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[3\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[3\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860161 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[4\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[4\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860162 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[5\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[5\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860162 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[6\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[6\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860162 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[7\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[7\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860162 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[8\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[8\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860162 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[9\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[9\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860162 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[10\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[10\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860162 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[11\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[11\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860162 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[12\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[12\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860162 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[13\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[13\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860163 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[14\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[14\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860163 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinReception\[15\] DE0_NANO.sv(340) " "Inferred latch for \"FinReception\[15\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860163 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[0\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[0\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860163 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[1\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[1\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860163 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[2\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[2\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860163 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[3\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[3\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860163 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[4\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[4\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860163 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[5\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[5\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860163 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[6\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[6\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860163 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[7\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[7\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860164 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[8\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[8\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860164 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[9\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[9\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860164 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[10\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[10\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860164 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[11\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[11\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860164 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[12\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[12\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860164 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[13\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[13\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860164 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[14\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[14\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860164 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer\[15\] DE0_NANO.sv(340) " "Inferred latch for \"Buffer\[15\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860164 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[0\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[0\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860164 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[1\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[1\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860165 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[2\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[2\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860165 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[3\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[3\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860165 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[4\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[4\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860165 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[5\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[5\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860165 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[6\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[6\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860165 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[7\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[7\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860165 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[8\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[8\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860165 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[9\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[9\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860165 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[10\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[10\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860165 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[11\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[11\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860165 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[12\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[12\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860166 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[13\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[13\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860166 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[14\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[14\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860166 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebutReception\[15\] DE0_NANO.sv(340) " "Inferred latch for \"DebutReception\[15\]\" at DE0_NANO.sv(340)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860166 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetCount DE0_NANO.sv(315) " "Inferred latch for \"resetCount\" at DE0_NANO.sv(315)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860166 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Send DE0_NANO.sv(315) " "Inferred latch for \"Send\" at DE0_NANO.sv(315)" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456230860166 "|DE0_NANO|GlitchHandler:GlitchSignLaser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter20Clk GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur " "Elaborating entity \"counter20Clk\" for hierarchy \"GlitchHandler:GlitchSignLaser\|counter20Clk:Compteur\"" {  } { { "DE0_NANO.sv" "Compteur" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:CompteurTemps " "Elaborating entity \"counter\" for hierarchy \"counter:CompteurTemps\"" {  } { { "DE0_NANO.sv" "CompteurTemps" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTest ClockTest:ClockTest_inst " "Elaborating entity \"ClockTest\" for hierarchy \"ClockTest:ClockTest_inst\"" {  } { { "DE0_NANO.sv" "ClockTest_inst" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ClockTest:ClockTest_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ClockTest:ClockTest_inst\|altpll:altpll_component\"" {  } { { "ClockTest.v" "altpll_component" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/ClockTest.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockTest:ClockTest_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ClockTest:ClockTest_inst\|altpll:altpll_component\"" {  } { { "ClockTest.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/ClockTest.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230860269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockTest:ClockTest_inst\|altpll:altpll_component " "Instantiated megafunction \"ClockTest:ClockTest_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10000 " "Parameter \"clk0_divide_by\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ClockTest " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ClockTest\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860275 ""}  } { { "ClockTest.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/ClockTest.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1456230860275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clocktest_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clocktest_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTest_altpll " "Found entity 1: ClockTest_altpll" {  } { { "db/clocktest_altpll.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/clocktest_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230860336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230860336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTest_altpll ClockTest:ClockTest_inst\|altpll:altpll_component\|ClockTest_altpll:auto_generated " "Elaborating entity \"ClockTest_altpll\" for hierarchy \"ClockTest:ClockTest_inst\|altpll:altpll_component\|ClockTest_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/qartussetupweb/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySPI MySPI:MySPI_instance " "Elaborating entity \"MySPI\" for hierarchy \"MySPI:MySPI_instance\"" {  } { { "DE0_NANO.sv" "MySPI_instance" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456230860346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MySPI.sv(113) " "Verilog HDL assignment warning at MySPI.sv(113): truncated value with size 32 to match size of target (4)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860349 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(120) " "Verilog HDL assignment warning at MySPI.sv(120): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860349 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(121) " "Verilog HDL assignment warning at MySPI.sv(121): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860349 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(122) " "Verilog HDL assignment warning at MySPI.sv(122): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860349 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(123) " "Verilog HDL assignment warning at MySPI.sv(123): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860349 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(124) " "Verilog HDL assignment warning at MySPI.sv(124): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860350 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(125) " "Verilog HDL assignment warning at MySPI.sv(125): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860350 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(126) " "Verilog HDL assignment warning at MySPI.sv(126): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860350 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(127) " "Verilog HDL assignment warning at MySPI.sv(127): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860350 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(128) " "Verilog HDL assignment warning at MySPI.sv(128): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860350 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(129) " "Verilog HDL assignment warning at MySPI.sv(129): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860350 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(130) " "Verilog HDL assignment warning at MySPI.sv(130): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860350 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(131) " "Verilog HDL assignment warning at MySPI.sv(131): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860350 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(132) " "Verilog HDL assignment warning at MySPI.sv(132): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860350 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(133) " "Verilog HDL assignment warning at MySPI.sv(133): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860351 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(134) " "Verilog HDL assignment warning at MySPI.sv(134): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860351 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(135) " "Verilog HDL assignment warning at MySPI.sv(135): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860351 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(136) " "Verilog HDL assignment warning at MySPI.sv(136): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860351 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(137) " "Verilog HDL assignment warning at MySPI.sv(137): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860351 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(138) " "Verilog HDL assignment warning at MySPI.sv(138): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860351 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(139) " "Verilog HDL assignment warning at MySPI.sv(139): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860351 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(140) " "Verilog HDL assignment warning at MySPI.sv(140): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860351 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(141) " "Verilog HDL assignment warning at MySPI.sv(141): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860351 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 MySPI.sv(142) " "Verilog HDL assignment warning at MySPI.sv(142): truncated value with size 17 to match size of target (16)" {  } { { "MySPI.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/MySPI.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1456230860351 "|DE0_NANO|MySPI:MySPI_instance"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_glo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_glo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_glo " "Found entity 1: sld_ela_trigger_glo" {  } { { "db/sld_ela_trigger_glo.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/sld_ela_trigger_glo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230861603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230861603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_de0_nano_auto_signaltap_0_1_12d.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_de0_nano_auto_signaltap_0_1_12d.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_DE0_NANO_auto_signaltap_0_1_12d " "Found entity 1: sld_reserved_DE0_NANO_auto_signaltap_0_1_12d" {  } { { "db/sld_reserved_de0_nano_auto_signaltap_0_1_12d.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/sld_reserved_de0_nano_auto_signaltap_0_1_12d.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230861677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230861677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8124 " "Found entity 1: altsyncram_8124" {  } { { "db/altsyncram_8124.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/altsyncram_8124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230862380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230862380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230862556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230862556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230862656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230862656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/cntr_fgi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230862786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230862786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230862866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230862866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230862967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230862967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230863030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230863030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230863107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230863107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230863167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230863167 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230863413 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1456230863454 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.02.23.13:34:28 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2016.02.23.13:34:28 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456230868998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456230871855 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456230872048 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456230873732 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456230873749 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456230873770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456230873814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456230873819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1456230873820 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1456230874512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230874659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230874659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230874690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230874690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230874692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230874692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230874702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230874702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230874738 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230874738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230874738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456230874752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456230874752 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ClockTest:ClockTest_inst\|altpll:altpll_component\|ClockTest_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"ClockTest:ClockTest_inst\|altpll:altpll_component\|ClockTest_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clocktest_altpll.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/db/clocktest_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/qartussetupweb/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ClockTest.v" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/ClockTest.v" 104 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230875405 "|DE0_NANO|ClockTest:ClockTest_inst|altpll:altpll_component|ClockTest_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1456230875405 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1456230875405 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1456230876405 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1456230876537 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1456230876537 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[4\] VCC pin " "The pin \"GPIO_2\[4\]\" is fed by VCC" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1456230876540 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[5\] VCC pin " "The pin \"GPIO_2\[5\]\" is fed by VCC" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1456230876540 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[0\] GND pin " "The pin \"GPIO_1\[0\]\" is fed by GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1456230876540 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[33\] GND pin " "The pin \"GPIO_1\[33\]\" is fed by GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1456230876540 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1456230876540 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 129 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 275 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1456230876549 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1456230876549 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[7\]~synth " "Node \"GPIO_2\[7\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230876686 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1456230876686 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[4\]~synth " "Node \"GPIO_2\[4\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230876686 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[5\]~synth " "Node \"GPIO_2\[5\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230876686 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_C1TX~synth " "Node \"PIC32_C1TX~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230876686 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_SCL3A~synth " "Node \"PIC32_SCL3A~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230876686 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_SDA3A~synth " "Node \"PIC32_SDA3A~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230876686 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1456230876686 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230876814 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[3\] GPIO_1\[1\] " "Output pin \"LED\[3\]\" driven by bidirectional pin \"GPIO_1\[1\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456230876976 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[2\] GPIO_1\[2\] " "Output pin \"LED\[2\]\" driven by bidirectional pin \"GPIO_1\[2\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456230876976 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[1\] GPIO_1\[3\] " "Output pin \"LED\[1\]\" driven by bidirectional pin \"GPIO_1\[3\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456230876976 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[0\] GPIO_1\[4\] " "Output pin \"LED\[0\]\" driven by bidirectional pin \"GPIO_1\[4\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456230876976 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[5\] GPIO_1\[5\] " "Output pin \"LED\[5\]\" driven by bidirectional pin \"GPIO_1\[5\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456230876976 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[4\] GPIO_1\[6\] " "Output pin \"LED\[4\]\" driven by bidirectional pin \"GPIO_1\[6\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456230876976 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[6\] GPIO_1\[17\] " "Output pin \"LED\[6\]\" driven by bidirectional pin \"GPIO_1\[17\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456230876976 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[7\] GPIO_1\[18\] " "Output pin \"LED\[7\]\" driven by bidirectional pin \"GPIO_1\[18\]\" cannot be tri-stated" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 13 -1 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1456230876976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1456230877469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.map.smsg " "Generated suppressed messages file C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1456230877661 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 65 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1456230878159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456230878205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230878205 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230878480 "|DE0_NANO|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230878480 "|DE0_NANO|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230878480 "|DE0_NANO|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230878480 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230878480 "|DE0_NANO|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230878480 "|DE0_NANO|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/user/Documents/Master1_EPL/Projet_Mecatro/Programmation/DE0-nano/DE0_NANO.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456230878480 "|DE0_NANO|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1456230878480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1665 " "Implemented 1665 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456230878482 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456230878482 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Implemented 81 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1456230878482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1541 " "Implemented 1541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456230878482 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1456230878482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456230878482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456230878843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 13:34:38 2016 " "Processing ended: Tue Feb 23 13:34:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456230878843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456230878843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456230878843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456230878843 ""}
