<html><body><samp><pre>
<!@TC:1403756510>
#Build: Synplify Pro E-2010.09A-1, Build 006R, Oct  6 2010
#install: d:\Microsemi\Libero_v9.1\Synopsys\synplify_E201009A-1
#OS:  6.1
#Hostname: DELL-PC

#Implementation: synthesis

#Thu Jun 26 12:21:50 2014

<a name=compilerReport1>$ Start of Compile</a>
#Thu Jun 26 12:21:50 2014

Synopsys Verilog Compiler, version comp520rcp1, Build 028R, built Sep 23 2010
@N: : <!@TM:1403756511> | Running in 32-bit mode 
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

@I::"d:\Microsemi\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v"
@I::"d:\Microsemi\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\vlog\hypermods.v"
@I::"E:\GitHub\simdb-fpga\hdl\freq_dop.v"
@I::"E:\GitHub\simdb-fpga\hdl\freq.v"
@I::"E:\GitHub\simdb-fpga\hdl\led.v"
@I::"E:\GitHub\simdb-fpga\hdl\sim_db_fpga.v"
Verilog syntax check successful!
File E:\GitHub\simdb-fpga\hdl\sim_db_fpga.v changed - recompiling
Selecting top level module sim_db
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="d:\Microsemi\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v:1168:7:1168:12:@N:CG364:@XP_MSG">proasic3.v(1168)</a><!@TM:1403756511> | Synthesizing module INBUF

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="d:\Microsemi\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\proasic3.v:1959:7:1959:13:@N:CG364:@XP_MSG">proasic3.v(1959)</a><!@TM:1403756511> | Synthesizing module CLKINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\GitHub\simdb-fpga\hdl\freq_dop.v:18:7:18:15:@N:CG364:@XP_MSG">freq_dop.v(18)</a><!@TM:1403756511> | Synthesizing module freq_dop

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\GitHub\simdb-fpga\hdl\freq_dop.v:86:35:86:40:@N:CG179:@XP_MSG">freq_dop.v(86)</a><!@TM:1403756511> | Removing redundant assignment
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="E:\GitHub\simdb-fpga\hdl\freq_dop.v:40:0:40:6:@W:CL265:@XP_MSG">freq_dop.v(40)</a><!@TM:1403756511> | Pruning bit 0 of R_I_freq[27:0] - not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\GitHub\simdb-fpga\hdl\freq.v:25:7:25:11:@N:CG364:@XP_MSG">freq.v(25)</a><!@TM:1403756511> | Synthesizing module freq

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="E:\GitHub\simdb-fpga\hdl\freq.v:72:3:72:9:@W:CL265:@XP_MSG">freq.v(72)</a><!@TM:1403756511> | Pruning bit 30 of R_I_pha[30:0] - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="E:\GitHub\simdb-fpga\hdl\freq.v:72:3:72:9:@W:CL265:@XP_MSG">freq.v(72)</a><!@TM:1403756511> | Pruning bit 29 of R_I_pha[30:0] - not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="E:\GitHub\simdb-fpga\hdl\freq.v:72:3:72:9:@W:CL265:@XP_MSG">freq.v(72)</a><!@TM:1403756511> | Pruning bit 28 of R_I_pha[30:0] - not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\GitHub\simdb-fpga\hdl\led.v:21:7:21:10:@N:CG364:@XP_MSG">led.v(21)</a><!@TM:1403756511> | Synthesizing module led

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\GitHub\simdb-fpga\hdl\sim_db_fpga.v:42:7:42:13:@N:CG364:@XP_MSG">sim_db_fpga.v(42)</a><!@TM:1403756511> | Synthesizing module sim_db

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\GitHub\simdb-fpga\hdl\sim_db_fpga.v:368:0:368:6:@W:CL169:@XP_MSG">sim_db_fpga.v(368)</a><!@TM:1403756511> | Pruning Register R_I_lcs_n_1 </font>

<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\GitHub\simdb-fpga\hdl\sim_db_fpga.v:51:20:51:26:@W:CL159:@XP_MSG">sim_db_fpga.v(51)</a><!@TM:1403756511> | Input I_lclk is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\GitHub\simdb-fpga\hdl\led.v:33:4:33:10:@W:CL190:@XP_MSG">led.v(33)</a><!@TM:1403756511> | Optimizing register bit R_cnt[24] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\GitHub\simdb-fpga\hdl\led.v:33:4:33:10:@W:CL190:@XP_MSG">led.v(33)</a><!@TM:1403756511> | Optimizing register bit R_cnt[25] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\GitHub\simdb-fpga\hdl\led.v:33:4:33:10:@W:CL260:@XP_MSG">led.v(33)</a><!@TM:1403756511> | Pruning Register bit 25 of R_cnt[25:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\GitHub\simdb-fpga\hdl\led.v:33:4:33:10:@W:CL260:@XP_MSG">led.v(33)</a><!@TM:1403756511> | Pruning Register bit 24 of R_cnt[25:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\GitHub\simdb-fpga\hdl\freq.v:29:22:29:27:@W:CL246:@XP_MSG">freq.v(29)</a><!@TM:1403756511> | Input port bits 30 to 28 of I_pha[31:0] are unused</font>

<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\GitHub\simdb-fpga\hdl\freq_dop.v:23:22:23:28:@W:CL159:@XP_MSG">freq_dop.v(23)</a><!@TM:1403756511> | Input I_stat is unused</font>
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 26 12:21:51 2014

###########################################################]

</pre></samp></body></html>
<a name=mapperReport2>Synopsys Actel Technology Mapper, Version mapact, Build 023R, Built Sep 29 2010 09:29:00</a>
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version E-2010.09A-1
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1403756522> | Running in 32-bit mode. 
@N:<a href="@N:MF258:@XP_HELP">MF258</a> : <!@TM:1403756522> | Gated clock conversion disabled  


Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)

@N: : <a href="e:\github\simdb-fpga\hdl\freq_dop.v:40:0:40:6:@N::@XP_MSG">freq_dop.v(40)</a><!@TM:1403756522> | Found counter in view:work.freq_dop(verilog) inst R_count[27:0]
@N: : <a href="e:\github\simdb-fpga\hdl\freq.v:72:3:72:9:@N::@XP_MSG">freq.v(72)</a><!@TM:1403756522> | Found counter in view:work.freq_module_freq1(verilog) inst cnt[28:0]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github\simdb-fpga\hdl\freq.v:227:20:227:59:@N:MF179:@XP_MSG">freq.v(227)</a><!@TM:1403756522> | Found 29 bit by 29 bit '<' comparator, 'un1_cnt_31'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github\simdb-fpga\hdl\freq.v:205:31:205:57:@N:MF179:@XP_MSG">freq.v(205)</a><!@TM:1403756522> | Found 27 bit by 27 bit '<' comparator, 'un1_cnt_29'
@N: : <a href="e:\github\simdb-fpga\hdl\freq.v:72:3:72:9:@N::@XP_MSG">freq.v(72)</a><!@TM:1403756522> | Found counter in view:work.freq_module_freq2(verilog) inst cnt[28:0]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github\simdb-fpga\hdl\freq.v:227:20:227:59:@N:MF179:@XP_MSG">freq.v(227)</a><!@TM:1403756522> | Found 29 bit by 29 bit '<' comparator, 'un1_cnt_31'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github\simdb-fpga\hdl\freq.v:205:31:205:57:@N:MF179:@XP_MSG">freq.v(205)</a><!@TM:1403756522> | Found 27 bit by 27 bit '<' comparator, 'un1_cnt_29'
@N: : <a href="e:\github\simdb-fpga\hdl\freq.v:72:3:72:9:@N::@XP_MSG">freq.v(72)</a><!@TM:1403756522> | Found counter in view:work.freq(verilog) inst cnt[28:0]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github\simdb-fpga\hdl\freq.v:227:20:227:59:@N:MF179:@XP_MSG">freq.v(227)</a><!@TM:1403756522> | Found 29 bit by 29 bit '<' comparator, 'un1_cnt_31'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="e:\github\simdb-fpga\hdl\freq.v:205:31:205:57:@N:MF179:@XP_MSG">freq.v(205)</a><!@TM:1403756522> | Found 27 bit by 27 bit '<' comparator, 'un1_cnt_29'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="e:\github\simdb-fpga\hdl\led.v:47:21:47:34:@N:MF238:@XP_MSG">led.v(47)</a><!@TM:1403756522> | Found 24 bit incrementor, 'un3_R_cnt_1[23:0]'
Finished factoring (Time elapsed 0h:00m:03s; Memory used current: 66MB peak: 67MB)

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:03s; Memory used current: 72MB peak: 73MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:04s; Memory used current: 82MB peak: 82MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 83MB peak: 83MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 83MB peak: 83MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:05s; Memory used current: 82MB peak: 84MB)

Finished preparing to map (Time elapsed 0h:00m:06s; Memory used current: 82MB peak: 84MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                    Fanout, notes                     
--------------------------------------------------------------------------------
module_freq6.R_pluse_number_1_sqmuxa / Y      48                                
module_freq5.R_pluse_number_1_sqmuxa / Y      48                                
module_freq4.R_pluse_number_1_sqmuxa / Y      48                                
module_freq3.R_pluse_number_1_sqmuxa / Y      48                                
module_freq2.R_pluse_number_1_sqmuxa / Y      48                                
module_freq1.R_pluse_number_1_sqmuxa / Y      48                                
module_freq_dop.R_load_flag / Q               29                                
IO_ld_pad[0] / Y                              51                                
IO_ld_pad[1] / Y                              51                                
IO_ld_pad[2] / Y                              49                                
IO_ld_pad[3] / Y                              48                                
IO_ld_pad[4] / Y                              48                                
IO_ld_pad[5] / Y                              48                                
IO_ld_pad[6] / Y                              47                                
IO_ld_pad[7] / Y                              47                                
IO_ld_pad[8] / Y                              47                                
IO_ld_pad[9] / Y                              47                                
IO_ld_pad[10] / Y                             47                                
IO_ld_pad[11] / Y                             47                                
IO_ld_pad[12] / Y                             47                                
IO_ld_pad[13] / Y                             45                                
IO_ld_pad[14] / Y                             45                                
IO_ld_pad[15] / Y                             45                                
I_la_pad[1] / Y                               375                               
I_la_pad[2] / Y                               156                               
I_la_pad[3] / Y                               123                               
I_la_pad[4] / Y                               42                                
I_la_pad[5] / Y                               102                               
I_la_pad[6] / Y                               68                                
I_la_pad[7] / Y                               25                                
i_CLKINT2 / Y                                 1822 : 1815 asynchronous set/reset
module_freq1.cnt_0_sqmuxa / Y                 29                                
un1_R_OUTPUT_CONTROL / Y                      57                                
un1_R_OUTPUT_CONTROL_2 / Y                    56                                
module_freq3.cnt_0_sqmuxa / Y                 29                                
module_freq4.R_I_freq_0_sqmuxa_1 / Y          58                                
module_freq4.cnt_0_sqmuxa / Y                 29                                
un1_R_OUTPUT_CONTROL_3_i_a2 / Y               57                                
module_freq2.cnt_0_sqmuxa / Y                 29                                
un1_R_OUTPUT_CONTROL_1 / Y                    57                                
module_freq2.R_I_freq_0_sqmuxa_1 / Y          58                                
module_freq5.R_I_freq_0_sqmuxa_1 / Y          58                                
module_freq5.cnt_0_sqmuxa / Y                 29                                
un1_R_OUTPUT_CONTROL_4_i_a2 / Y               57                                
un1_R_OUTPUT_CONTROL_5_i_a2 / Y               57                                
module_freq6.cnt_0_sqmuxa / Y                 29                                
module_freq3.R_I_freq_0_sqmuxa_1 / Y          58                                
module_freq1.R_I_freq_0_sqmuxa_1 / Y          58                                
module_freq6.R_I_freq_0_sqmuxa_1 / Y          58                                
module_freq_dop.R_count_1_sqmuxa / Y          29                                
module_freq2.un1_R_spd131_1 / Y               33                                
module_freq3.un1_R_spd131_1 / Y               33                                
module_freq5.un1_R_spd131_1 / Y               33                                
module_freq6.un1_R_spd131_1 / Y               33                                
module_freq6.R_pulse_cnt_9_sn_m1_0_a2 / Y     32                                
module_freq5.R_pulse_cnt_9_sn_m1_0_a2 / Y     32                                
module_freq4.R_pulse_cnt_9_sn_m1_0_a2 / Y     32                                
module_freq3.R_pulse_cnt_9_sn_m1_0_a2 / Y     32                                
module_freq2.R_pulse_cnt_9_sn_m1_0_a2 / Y     32                                
module_freq1.R_pulse_cnt_9_sn_m1_0_a2 / Y     32                                
================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1403756522> | Promoting Net I_la_c[1] on CLKINT  I_1138  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1403756522> | Promoting Net I_la_c[2] on CLKINT  I_1139  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1403756522> | Promoting Net I_la_c[3] on CLKINT  I_1140  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1403756522> | Promoting Net I_la_c[5] on CLKINT  I_1141  
Replicating Combinational Instance module_freq1.R_pulse_cnt_9_sn_m1_0_a2, fanout 32 segments 2
Replicating Combinational Instance module_freq2.R_pulse_cnt_9_sn_m1_0_a2, fanout 32 segments 2
Replicating Combinational Instance module_freq3.R_pulse_cnt_9_sn_m1_0_a2, fanout 32 segments 2
Replicating Combinational Instance module_freq4.R_pulse_cnt_9_sn_m1_0_a2, fanout 32 segments 2
Replicating Combinational Instance module_freq5.R_pulse_cnt_9_sn_m1_0_a2, fanout 32 segments 2
Replicating Combinational Instance module_freq6.R_pulse_cnt_9_sn_m1_0_a2, fanout 32 segments 2
Replicating Combinational Instance module_freq6.un1_R_spd131_1, fanout 33 segments 2
Replicating Combinational Instance module_freq5.un1_R_spd131_1, fanout 33 segments 2
Replicating Combinational Instance module_freq3.un1_R_spd131_1, fanout 33 segments 2
Replicating Combinational Instance module_freq2.un1_R_spd131_1, fanout 33 segments 2
Replicating Combinational Instance module_freq_dop.R_count_1_sqmuxa, fanout 29 segments 2
Replicating Combinational Instance module_freq6.R_I_freq_0_sqmuxa_1, fanout 58 segments 3
Replicating Combinational Instance module_freq1.R_I_freq_0_sqmuxa_1, fanout 58 segments 3
Replicating Combinational Instance module_freq3.R_I_freq_0_sqmuxa_1, fanout 58 segments 3
Replicating Combinational Instance module_freq6.cnt_0_sqmuxa, fanout 29 segments 2
Replicating Combinational Instance un1_R_OUTPUT_CONTROL_5_i_a2, fanout 59 segments 3
Replicating Combinational Instance un1_R_OUTPUT_CONTROL_4_i_a2, fanout 57 segments 3
Replicating Combinational Instance module_freq5.cnt_0_sqmuxa, fanout 29 segments 2
Replicating Combinational Instance module_freq5.R_I_freq_0_sqmuxa_1, fanout 58 segments 3
Replicating Combinational Instance module_freq2.R_I_freq_0_sqmuxa_1, fanout 58 segments 3
Replicating Combinational Instance un1_R_OUTPUT_CONTROL_1, fanout 59 segments 3
Replicating Combinational Instance module_freq2.cnt_0_sqmuxa, fanout 29 segments 2
Replicating Combinational Instance un1_R_OUTPUT_CONTROL_3_i_a2, fanout 57 segments 3
Replicating Combinational Instance module_freq4.cnt_0_sqmuxa, fanout 29 segments 2
Replicating Combinational Instance module_freq4.R_I_freq_0_sqmuxa_1, fanout 58 segments 3
Replicating Combinational Instance module_freq3.cnt_0_sqmuxa, fanout 29 segments 2
Replicating Combinational Instance un1_R_OUTPUT_CONTROL_2, fanout 58 segments 3
Replicating Combinational Instance un1_R_OUTPUT_CONTROL, fanout 59 segments 3
Replicating Combinational Instance module_freq1.cnt_0_sqmuxa, fanout 29 segments 2
Buffering I_la_c[7], fanout 25 segments 2
Buffering I_la_c[6], fanout 68 segments 3
Buffering I_la_c[4], fanout 42 segments 2
Replicating Sequential Instance module_freq_dop.R_load_flag, fanout 30 segments 2
Replicating Combinational Instance module_freq1.R_pluse_number_1_sqmuxa, fanout 48 segments 2
Replicating Combinational Instance module_freq2.R_pluse_number_1_sqmuxa, fanout 48 segments 2
Replicating Combinational Instance module_freq3.R_pluse_number_1_sqmuxa, fanout 48 segments 2
Replicating Combinational Instance module_freq4.R_pluse_number_1_sqmuxa, fanout 48 segments 2
Replicating Combinational Instance module_freq5.R_pluse_number_1_sqmuxa, fanout 48 segments 2
Replicating Combinational Instance module_freq6.R_pluse_number_1_sqmuxa, fanout 48 segments 2
Finished technology mapping (Time elapsed 0h:00m:06s; Memory used current: 81MB peak: 84MB)

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:07s; Memory used current: 81MB peak: 84MB)


Added 4 Buffers
Added 48 Cells via replication
	Added 1 Sequential Cells via replication
	Added 47 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:07s; Memory used current: 81MB peak: 84MB)

Writing Analyst data base E:\GitHub\simdb-fpga\synthesis\SIM_DB.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:08s; Memory used current: 76MB peak: 84MB)

Writing EDIF Netlist and constraint files
E-2010.09A-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:08s; Memory used current: 78MB peak: 84MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1403756522> | Found inferred clock sim_db|clock with period 40.00ns. A user-defined clock should be declared on object "p:clock"</font> 



<a name=timingReport3>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Jun 26 12:22:02 2014
#


Top view:               sim_db
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    25.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1403756522> | This timing report estimates place and route data. Please look at the place and route timing report for final timing.. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1403756522> | Clock constraints cover only FF-to-FF paths associated with the clock.. 



<a name=performanceSummary4>Performance Summary </a>
*******************


Worst slack in design: 19.602

                   Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------
sim_db|clock       25.0 MHz      49.0 MHz      40.000        20.398        19.602     inferred     Inferred_clkgroup_0
======================================================================================================================





<a name=clockRelationships5>Clock Relationships</a>
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
sim_db|clock  sim_db|clock  |  40.000      19.602  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo6>Interface Information </a>
*********************

		No IO constraint found 



====================================
<a name=clockReport7>Detailed Report for Clock: sim_db|clock</a>
====================================



<a name=startingSlack8>Starting Points with Worst Slack</a>
********************************

                             Starting                                              Arrival           
Instance                     Reference        Type         Pin     Net             Time        Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
module_freq2.cnt[17]         sim_db|clock     DFN1C0       Q       cnt[17]         0.550       19.602
module_freq2.cnt[2]          sim_db|clock     DFN1C0       Q       cnt[2]          0.550       19.644
module_freq2.cnt[1]          sim_db|clock     DFN1C0       Q       cnt[1]          0.550       19.670
module_freq2.cnt[3]          sim_db|clock     DFN1C0       Q       cnt[3]          0.550       19.716
module_freq2.R_I_pha[17]     sim_db|clock     DFN1E1C0     Q       R_I_pha[17]     0.550       19.759
module_freq2.cnt[0]          sim_db|clock     DFN1C0       Q       cnt[0]          0.550       19.799
module_freq2.R_I_pha[3]      sim_db|clock     DFN1E1C0     Q       R_I_pha[3]      0.550       19.915
module_freq2.cnt[14]         sim_db|clock     DFN1C0       Q       cnt[14]         0.550       20.240
module_freq2.cnt[27]         sim_db|clock     DFN1C0       Q       cnt[27]         0.550       20.256
module_freq2.cnt[6]          sim_db|clock     DFN1C0       Q       cnt[6]          0.550       20.286
=====================================================================================================


<a name=endingSlack9>Ending Points with Worst Slack</a>
******************************

                                 Starting                                                  Required           
Instance                         Reference        Type       Pin     Net                   Time         Slack 
                                 Clock                                                                        
--------------------------------------------------------------------------------------------------------------
module_freq2.R_pulse_cnt[31]     sim_db|clock     DFN1C0     D       R_pulse_cnt_9[31]     39.598       19.602
module_freq2.cnt[28]             sim_db|clock     DFN1C0     D       N_48                  39.572       19.644
module_freq2.R_pulse_cnt[30]     sim_db|clock     DFN1C0     D       R_pulse_cnt_9[30]     39.598       20.226
module_freq2.R_pulse_cnt[29]     sim_db|clock     DFN1C0     D       R_pulse_cnt_9[29]     39.598       20.274
module_freq2.cnt[27]             sim_db|clock     DFN1C0     D       cnt_RNO_0[27]         39.572       20.353
module_freq4.cnt[28]             sim_db|clock     DFN1C0     D       N_48                  39.572       20.402
module_freq3.cnt[28]             sim_db|clock     DFN1C0     D       N_48                  39.572       20.402
module_freq2.R_pulse_cnt[27]     sim_db|clock     DFN1C0     D       R_pulse_cnt_9[27]     39.598       20.588
module_freq1.cnt[28]             sim_db|clock     DFN1C0     D       N_48                  39.572       20.653
module_freq5.cnt[28]             sim_db|clock     DFN1C0     D       N_48                  39.572       20.653
==============================================================================================================



<a name=worstPaths10>Worst Path Information</a>
<a href="E:\GitHub\simdb-fpga\synthesis\SIM_DB.srr:fp:22105:28783:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.598

    - Propagation time:                      19.996
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     19.602

    Number of logic level(s):                20
    Starting point:                          module_freq2.cnt[17] / Q
    Ending point:                            module_freq2.R_pulse_cnt[31] / D
    The start point is clocked by            sim_db|clock [rising] on pin CLK
    The end   point is clocked by            sim_db|clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
module_freq2.cnt[17]                        DFN1C0     Q        Out     0.550     0.550       -         
cnt[17]                                     Net        -        -       1.276     -           10        
module_freq2.R_I_pha_RNIR6C2[17]            XNOR2      A        In      -         1.826       -         
module_freq2.R_I_pha_RNIR6C2[17]            XNOR2      Y        Out     0.305     2.131       -         
N_75_i_i                                    Net        -        -       0.240     -           1         
module_freq2.R_I_pha_RNIODO4[27]            XA1A       C        In      -         2.371       -         
module_freq2.R_I_pha_RNIODO4[27]            XA1A       Y        Out     0.532     2.903       -         
R_spd111_NE_4                               Net        -        -       0.240     -           1         
module_freq2.R_I_pha_RNI8LKM[27]            NOR3C      C        In      -         3.144       -         
module_freq2.R_I_pha_RNI8LKM[27]            NOR3C      Y        Out     0.479     3.622       -         
R_spd111_NE_16                              Net        -        -       0.240     -           1         
module_freq2.R_I_pha_RNIA3DQ1[27]           NOR2B      B        In      -         3.862       -         
module_freq2.R_I_pha_RNIA3DQ1[27]           NOR2B      Y        Out     0.469     4.331       -         
R_spd111_NE_22                              Net        -        -       0.240     -           1         
module_freq2.R_I_pha_RNIQTLC2[15]           NOR3C      C        In      -         4.571       -         
module_freq2.R_I_pha_RNIQTLC2[15]           NOR3C      Y        Out     0.479     5.050       -         
R_spd111_NE_25                              Net        -        -       0.240     -           1         
module_freq2.R_I_pha_RNIEV264[10]           NOR3C      C        In      -         5.290       -         
module_freq2.R_I_pha_RNIEV264[10]           NOR3C      Y        Out     0.479     5.769       -         
R_spd111_NE_i_0                             Net        -        -       0.884     -           4         
module_freq2.R_spd1_RNIGBB06                OR3C       C        In      -         6.653       -         
module_freq2.R_spd1_RNIGBB06                OR3C       Y        Out     0.479     7.132       -         
R_pulse_cnt_1_sqmuxa                        Net        -        -       0.602     -           3         
module_freq2.R_load_pulse_flag_RNI80DE6     OR3A       A        In      -         7.734       -         
module_freq2.R_load_pulse_flag_RNI80DE6     OR3A       Y        Out     0.392     8.126       -         
R_pulse_cnt_1_sqmuxa_2                      Net        -        -       0.288     -           2         
module_freq2.un1_R_pulse_cnt.I_1            AND2       B        In      -         8.414       -         
module_freq2.un1_R_pulse_cnt.I_1            AND2       Y        Out     0.469     8.883       -         
DWACT_ADD_CI_0_TMP_0[0]                     Net        -        -       0.288     -           2         
module_freq2.un1_R_pulse_cnt.I_171          NOR2B      A        In      -         9.171       -         
module_freq2.un1_R_pulse_cnt.I_171          NOR2B      Y        Out     0.384     9.555       -         
DWACT_ADD_CI_0_g_array_1[0]                 Net        -        -       0.602     -           3         
module_freq2.un1_R_pulse_cnt.I_187          NOR2B      A        In      -         10.157      -         
module_freq2.un1_R_pulse_cnt.I_187          NOR2B      Y        Out     0.384     10.542      -         
DWACT_ADD_CI_0_g_array_2[0]                 Net        -        -       0.884     -           4         
module_freq2.un1_R_pulse_cnt.I_143          NOR2B      A        In      -         11.426      -         
module_freq2.un1_R_pulse_cnt.I_143          NOR2B      Y        Out     0.384     11.810      -         
DWACT_ADD_CI_0_g_array_3[0]                 Net        -        -       0.955     -           5         
module_freq2.un1_R_pulse_cnt.I_186          NOR2B      A        In      -         12.765      -         
module_freq2.un1_R_pulse_cnt.I_186          NOR2B      Y        Out     0.384     13.149      -         
DWACT_ADD_CI_0_g_array_4[0]                 Net        -        -       0.955     -           5         
module_freq2.un1_R_pulse_cnt.I_154          NOR2B      A        In      -         14.105      -         
module_freq2.un1_R_pulse_cnt.I_154          NOR2B      Y        Out     0.384     14.489      -         
DWACT_ADD_CI_0_g_array_9[0]                 Net        -        -       0.884     -           4         
module_freq2.un1_R_pulse_cnt.I_182          NOR2B      A        In      -         15.373      -         
module_freq2.un1_R_pulse_cnt.I_182          NOR2B      Y        Out     0.384     15.757      -         
DWACT_ADD_CI_0_g_array_10_2[0]              Net        -        -       0.602     -           3         
module_freq2.un1_R_pulse_cnt.I_144          NOR2B      A        In      -         16.359      -         
module_freq2.un1_R_pulse_cnt.I_144          NOR2B      Y        Out     0.384     16.743      -         
DWACT_ADD_CI_0_g_array_11_6[0]              Net        -        -       0.288     -           2         
module_freq2.un1_R_pulse_cnt.I_153          NOR2B      A        In      -         17.032      -         
module_freq2.un1_R_pulse_cnt.I_153          NOR2B      Y        Out     0.384     17.416      -         
DWACT_ADD_CI_0_g_array_12_14[0]             Net        -        -       0.240     -           1         
module_freq2.un1_R_pulse_cnt.I_121          XOR2       B        In      -         17.656      -         
module_freq2.un1_R_pulse_cnt.I_121          XOR2       Y        Out     0.700     18.355      -         
un1_R_pulse_cnt[31]                         Net        -        -       0.240     -           1         
module_freq2.R_pulse_cnt_RNO_0[31]          MX2C       B        In      -         18.596      -         
module_freq2.R_pulse_cnt_RNO_0[31]          MX2C       Y        Out     0.437     19.033      -         
N_95                                        Net        -        -       0.240     -           1         
module_freq2.R_pulse_cnt_RNO[31]            NOR2       B        In      -         19.273      -         
module_freq2.R_pulse_cnt_RNO[31]            NOR2       Y        Out     0.483     19.756      -         
R_pulse_cnt_9[31]                           Net        -        -       0.240     -           1         
module_freq2.R_pulse_cnt[31]                DFN1C0     D        In      -         19.996      -         
========================================================================================================
Total path delay (propagation time + setup) of 20.398 is 9.728(47.7%) logic and 10.671(52.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A3P400_FBGA256_-2
<a name=cellreport11>Report for cell sim_db.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2   392      1.0      392.0
             AND2A    72      1.0       72.0
              AND3   164      1.0      164.0
             AND3A     6      1.0        6.0
               AO1   230      1.0      230.0
              AO1A    12      1.0       12.0
              AO1B    22      1.0       22.0
              AO1C    90      1.0       90.0
              AO1D    10      1.0       10.0
              AOI1     8      1.0        8.0
             AOI1A   126      1.0      126.0
             AOI1B    35      1.0       35.0
               AX1    21      1.0       21.0
              AX1A     8      1.0        8.0
              AX1C     7      1.0        7.0
              AX1E     2      1.0        2.0
              AXO3     1      1.0        1.0
              BUFF     4      1.0        4.0
            CLKINT     6      0.0        0.0
               GND     9      0.0        0.0
               INV     7      1.0        7.0
               MX2   777      1.0      777.0
              MX2C   312      1.0      312.0
              NOR2   544      1.0      544.0
             NOR2A   338      1.0      338.0
             NOR2B   364      1.0      364.0
              NOR3    25      1.0       25.0
             NOR3A   146      1.0      146.0
             NOR3B    39      1.0       39.0
             NOR3C   297      1.0      297.0
               OA1    34      1.0       34.0
              OA1A    54      1.0       54.0
              OA1B     4      1.0        4.0
              OA1C     8      1.0        8.0
              OAI1    65      1.0       65.0
               OR2    19      1.0       19.0
              OR2A   281      1.0      281.0
              OR2B    89      1.0       89.0
               OR3     3      1.0        3.0
              OR3A    19      1.0       19.0
              OR3B    31      1.0       31.0
              OR3C    36      1.0       36.0
               VCC     9      0.0        0.0
              XA1A   123      1.0      123.0
              XA1B    80      1.0       80.0
              XA1C    60      1.0       60.0
             XNOR2   623      1.0      623.0
              XOR2   576      1.0      576.0


              DFN1     6      1.0        6.0
            DFN1C0   543      1.0      543.0
          DFN1E0C0    18      1.0       18.0
          DFN1E0P0    96      1.0       96.0
          DFN1E1C0  1150      1.0     1150.0
            DFN1P0     9      1.0        9.0
                   -----          ----------
             TOTAL  8010              7986.0


  IO Cell usage:
              cell count
             BIBUF    16
             INBUF    19
            OUTBUF    58
                   -----
             TOTAL    93


Core Cells         : 7986 of 9216 (87%)
IO Cells           : 93

  RAM/ROM Usage Summary
Block Rams : 0 of 12 (0%)

Mapper successful!
Process took 0h:00m:09s realtime, 0h:00m:08s cputime
# Thu Jun 26 12:22:02 2014

###########################################################]

</pre></samp></body></html>
