{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513175170013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513175170018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 14:26:09 2017 " "Processing started: Wed Dec 13 14:26:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513175170018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175170018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle -c mips_single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle -c mips_single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175170018 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1513175170418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pkg " "Found design unit 1: MIPS_pkg" {  } { { "MIPS_pkg.vhd" "" { Text "C:/AC1/Aula8e9/MIPS_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_pkg-body " "Found design unit 2: MIPS_pkg-body" {  } { { "MIPS_pkg.vhd" "" { Text "C:/AC1/Aula8e9/MIPS_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFreq-Behavioral " "Found design unit 1: divFreq-Behavioral" {  } { { "divFreq.vhd" "" { Text "C:/AC1/Aula8e9/divFreq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182266 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "divFreq.vhd" "" { Text "C:/AC1/Aula8e9/divFreq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayunit_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file displayunit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit_pkg " "Found design unit 1: DisplayUnit_pkg" {  } { { "DisplayUnit_pkg.vhd" "" { Text "C:/AC1/Aula8e9/DisplayUnit_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182267 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DisplayUnit_pkg-body " "Found design unit 2: DisplayUnit_pkg-body" {  } { { "DisplayUnit_pkg.vhd" "" { Text "C:/AC1/Aula8e9/DisplayUnit_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit-Behavioral " "Found design unit 1: DisplayUnit-Behavioral" {  } { { "DisplayUnit.vhd" "" { Text "C:/AC1/Aula8e9/DisplayUnit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182269 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayUnit " "Found entity 1: DisplayUnit" {  } { { "DisplayUnit.vhd" "" { Text "C:/AC1/Aula8e9/DisplayUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/AC1/Aula8e9/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182270 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/AC1/Aula8e9/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/AC1/Aula8e9/SignExtend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182271 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/AC1/Aula8e9/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCupdate-Behavioral " "Found design unit 1: PCupdate-Behavioral" {  } { { "PCupdate.vhd" "" { Text "C:/AC1/Aula8e9/PCupdate.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182273 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCupdate " "Found entity 1: PCupdate" {  } { { "PCupdate.vhd" "" { Text "C:/AC1/Aula8e9/PCupdate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-Behavioral " "Found design unit 1: InstructionMemory-Behavioral" {  } { { "InstructionMemory.vhd" "" { Text "C:/AC1/Aula8e9/InstructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182274 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "C:/AC1/Aula8e9/InstructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrsplitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrsplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrSplitter-Behavioral " "Found design unit 1: InstrSplitter-Behavioral" {  } { { "InstrSplitter.vhd" "" { Text "C:/AC1/Aula8e9/InstrSplitter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182275 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrSplitter " "Found entity 1: InstrSplitter" {  } { { "InstrSplitter.vhd" "" { Text "C:/AC1/Aula8e9/InstrSplitter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_single_cycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_single_cycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_single_cycle-Structural " "Found design unit 1: mips_single_cycle-Structural" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182277 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_single_cycle " "Found entity 1: mips_single_cycle" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Structural " "Found design unit 1: RegFile-Structural" {  } { { "RegFile.vhd" "" { Text "C:/AC1/Aula8e9/RegFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182278 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "C:/AC1/Aula8e9/RegFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dp_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_Memory-Behavioral " "Found design unit 1: DP_Memory-Behavioral" {  } { { "DP_Memory.vhd" "" { Text "C:/AC1/Aula8e9/DP_Memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182280 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_Memory " "Found entity 1: DP_Memory" {  } { { "DP_Memory.vhd" "" { Text "C:/AC1/Aula8e9/DP_Memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-Behavioral " "Found design unit 1: alu32-Behavioral" {  } { { "ALU32.vhd" "" { Text "C:/AC1/Aula8e9/ALU32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182281 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "ALU32.vhd" "" { Text "C:/AC1/Aula8e9/ALU32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUcontrol-Behavioral " "Found design unit 1: ALUcontrol-Behavioral" {  } { { "ALUcontrol.vhd" "" { Text "C:/AC1/Aula8e9/ALUcontrol.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182282 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.vhd" "" { Text "C:/AC1/Aula8e9/ALUcontrol.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2N-Behavioral " "Found design unit 1: Mux2N-Behavioral" {  } { { "Mux2N.vhd" "" { Text "C:/AC1/Aula8e9/Mux2N.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182283 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2N " "Found entity 1: Mux2N" {  } { { "Mux2N.vhd" "" { Text "C:/AC1/Aula8e9/Mux2N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-Behavioral " "Found design unit 1: DataMemory-Behavioral" {  } { { "DataMemory.vhd" "" { Text "C:/AC1/Aula8e9/DataMemory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182285 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "C:/AC1/Aula8e9/DataMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182286 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175182286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_single_cycle " "Elaborating entity \"mips_single_cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513175182325 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_opcode mips_single_cycle.vhd(44) " "VHDL Signal Declaration warning at mips_single_cycle.vhd(44): used implicit default value for signal \"s_opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513175182355 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_branch mips_single_cycle.vhd(45) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(45): object \"s_branch\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513175182355 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_jump mips_single_cycle.vhd(45) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(45): object \"s_jump\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513175182355 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemRead mips_single_cycle.vhd(45) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(45): object \"s_MemRead\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513175182355 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemWrite mips_single_cycle.vhd(45) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(45): object \"s_MemWrite\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513175182355 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemToReg mips_single_cycle.vhd(45) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(45): object \"s_MemToReg\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513175182355 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALUSrc mips_single_cycle.vhd(45) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(45): object \"s_ALUSrc\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513175182355 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWrite mips_single_cycle.vhd(45) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(45): object \"s_RegWrite\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513175182355 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegDst mips_single_cycle.vhd(45) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(45): object \"s_RegDst\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513175182355 "|mips_single_cycle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALUop mips_single_cycle.vhd(46) " "Verilog HDL or VHDL warning at mips_single_cycle.vhd(46): object \"s_ALUop\" assigned a value but never read" {  } { { "mips_single_cycle.vhd" "" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513175182355 "|mips_single_cycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:debnc A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:debnc\"" {  } { { "mips_single_cycle.vhd" "debnc" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayUnit DisplayUnit:displ A:behavioral " "Elaborating entity \"DisplayUnit\" using architecture \"A:behavioral\" for hierarchy \"DisplayUnit:displ\"" {  } { { "mips_single_cycle.vhd" "displ" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCupdate PCupdate:pcupd A:behavioral " "Elaborating entity \"PCupdate\" using architecture \"A:behavioral\" for hierarchy \"PCupdate:pcupd\"" {  } { { "mips_single_cycle.vhd" "pcupd" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend SignExtend:sign A:behavioral " "Elaborating entity \"SignExtend\" using architecture \"A:behavioral\" for hierarchy \"SignExtend:sign\"" {  } { { "mips_single_cycle.vhd" "sign" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionMemory InstructionMemory:instrM A:behavioral " "Elaborating entity \"InstructionMemory\" using architecture \"A:behavioral\" for hierarchy \"InstructionMemory:instrM\"" {  } { { "mips_single_cycle.vhd" "instrM" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 95 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrSplitter InstrSplitter:instrS A:behavioral " "Elaborating entity \"InstrSplitter\" using architecture \"A:behavioral\" for hierarchy \"InstrSplitter:instrS\"" {  } { { "mips_single_cycle.vhd" "instrS" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegFile RegFile:RegFile A:structural " "Elaborating entity \"RegFile\" using architecture \"A:structural\" for hierarchy \"RegFile:RegFile\"" {  } { { "mips_single_cycle.vhd" "RegFile" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 110 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DP_Memory RegFile:RegFile\|DP_Memory:rs_mem A:behavioral " "Elaborating entity \"DP_Memory\" using architecture \"A:behavioral\" for hierarchy \"RegFile:RegFile\|DP_Memory:rs_mem\"" {  } { { "RegFile.vhd" "rs_mem" { Text "C:/AC1/Aula8e9/RegFile.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2N Mux2N:Mux2N1 A:behavioral " "Elaborating entity \"Mux2N\" using architecture \"A:behavioral\" for hierarchy \"Mux2N:Mux2N1\"" {  } { { "mips_single_cycle.vhd" "Mux2N1" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 121 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2N Mux2N:Mux2N2 A:behavioral " "Elaborating entity \"Mux2N\" using architecture \"A:behavioral\" for hierarchy \"Mux2N:Mux2N2\"" {  } { { "mips_single_cycle.vhd" "Mux2N2" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 128 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu32 alu32:ALU32 A:behavioral " "Elaborating entity \"alu32\" using architecture \"A:behavioral\" for hierarchy \"alu32:ALU32\"" {  } { { "mips_single_cycle.vhd" "ALU32" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 136 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALUcontrol ALUcontrol:ALUcontrol A:behavioral " "Elaborating entity \"ALUcontrol\" using architecture \"A:behavioral\" for hierarchy \"ALUcontrol:ALUcontrol\"" {  } { { "mips_single_cycle.vhd" "ALUcontrol" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit ControlUnit:ControlUnit A:behavioral " "Elaborating entity \"ControlUnit\" using architecture \"A:behavioral\" for hierarchy \"ControlUnit:ControlUnit\"" {  } { { "mips_single_cycle.vhd" "ControlUnit" { Text "C:/AC1/Aula8e9/mips_single_cycle.vhd" 149 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175182505 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst ControlUnit.vhd(19) " "VHDL Process Statement warning at ControlUnit.vhd(19): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump ControlUnit.vhd(19) " "VHDL Process Statement warning at ControlUnit.vhd(19): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch ControlUnit.vhd(19) " "VHDL Process Statement warning at ControlUnit.vhd(19): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead ControlUnit.vhd(19) " "VHDL Process Statement warning at ControlUnit.vhd(19): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite ControlUnit.vhd(19) " "VHDL Process Statement warning at ControlUnit.vhd(19): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemToReg ControlUnit.vhd(19) " "VHDL Process Statement warning at ControlUnit.vhd(19): inferring latch(es) for signal or variable \"MemToReg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc ControlUnit.vhd(19) " "VHDL Process Statement warning at ControlUnit.vhd(19): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite ControlUnit.vhd(19) " "VHDL Process Statement warning at ControlUnit.vhd(19): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUop ControlUnit.vhd(19) " "VHDL Process Statement warning at ControlUnit.vhd(19): inferring latch(es) for signal or variable \"ALUop\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] ControlUnit.vhd(19) " "Inferred latch for \"ALUop\[0\]\" at ControlUnit.vhd(19)" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] ControlUnit.vhd(19) " "Inferred latch for \"ALUop\[1\]\" at ControlUnit.vhd(19)" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ControlUnit.vhd(19) " "Inferred latch for \"RegWrite\" at ControlUnit.vhd(19)" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc ControlUnit.vhd(19) " "Inferred latch for \"ALUSrc\" at ControlUnit.vhd(19)" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ControlUnit.vhd(19) " "Inferred latch for \"MemToReg\" at ControlUnit.vhd(19)" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlUnit.vhd(19) " "Inferred latch for \"MemWrite\" at ControlUnit.vhd(19)" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead ControlUnit.vhd(19) " "Inferred latch for \"MemRead\" at ControlUnit.vhd(19)" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.vhd(19) " "Inferred latch for \"Branch\" at ControlUnit.vhd(19)" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump ControlUnit.vhd(19) " "Inferred latch for \"Jump\" at ControlUnit.vhd(19)" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlUnit.vhd(19) " "Inferred latch for \"RegDst\" at ControlUnit.vhd(19)" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/Aula8e9/ControlUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175182526 "|mips_single_cycle|ControlUnit:ControlUnit"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegFile:RegFile\|DP_Memory:rs_mem\|s_memory " "RAM logic \"RegFile:RegFile\|DP_Memory:rs_mem\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "DP_Memory.vhd" "s_memory" { Text "C:/AC1/Aula8e9/DP_Memory.vhd" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1513175183627 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegFile:RegFile\|DP_Memory:rt_mem\|s_memory " "RAM logic \"RegFile:RegFile\|DP_Memory:rt_mem\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "DP_Memory.vhd" "s_memory" { Text "C:/AC1/Aula8e9/DP_Memory.vhd" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1513175183627 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegFile:RegFile\|DP_Memory:r_mem\|s_memory " "RAM logic \"RegFile:RegFile\|DP_Memory:r_mem\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "DP_Memory.vhd" "s_memory" { Text "C:/AC1/Aula8e9/DP_Memory.vhd" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1513175183627 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1513175183627 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu32:ALU32\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu32:ALU32\|Add0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Add0" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513175184309 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513175184309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu32:ALU32\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"alu32:ALU32\|lpm_add_sub:Add0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175184350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu32:ALU32\|lpm_add_sub:Add0 " "Instantiated megafunction \"alu32:ALU32\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513175184350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513175184350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513175184350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513175184350 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513175184350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "C:/AC1/Aula8e9/db/add_sub_pvi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513175184392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175184392 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513175185308 "|mips_single_cycle|global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513175185308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513175185409 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1536 " "1536 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513175185997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513175186559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513175186559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "715 " "Implemented 715 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513175186713 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513175186713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "646 " "Implemented 646 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513175186713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513175186713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "872 " "Peak virtual memory: 872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513175186763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 14:26:26 2017 " "Processing ended: Wed Dec 13 14:26:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513175186763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513175186763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513175186763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513175186763 ""}
