ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB144:
  27              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32h7xx_hal_msp.c ****   *
  17:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_msp.c ****   */
  19:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_msp.c **** 
  21:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32h7xx_hal_msp.c **** 
  24:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_hal_msp.c **** 
  26:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h7xx_hal_msp.c **** 
  28:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32h7xx_hal_msp.c **** 
  31:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** 
  33:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32h7xx_hal_msp.c **** 
  36:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32h7xx_hal_msp.c **** 
  38:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32h7xx_hal_msp.c **** 
  41:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32h7xx_hal_msp.c **** 
  43:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32h7xx_hal_msp.c **** 
  46:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32h7xx_hal_msp.c **** 
  48:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32h7xx_hal_msp.c **** 
  51:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32h7xx_hal_msp.c **** 
  53:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32h7xx_hal_msp.c **** 
  56:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32h7xx_hal_msp.c **** 
  58:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32h7xx_hal_msp.c **** 
  60:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32h7xx_hal_msp.c **** /**
  62:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32h7xx_hal_msp.c ****   */
  64:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 65 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32h7xx_hal_msp.c **** 
  68:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32h7xx_hal_msp.c **** 
  70:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39              		.loc 1 70 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 70 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 3


  46 0014 03F00203 		and	r3, r3, #2
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 70 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32h7xx_hal_msp.c **** 
  72:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32h7xx_hal_msp.c **** 
  74:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32h7xx_hal_msp.c **** 
  76:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 77 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE144:
  65              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_ETH_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	HAL_ETH_MspInit:
  73              	.LVL0:
  74              	.LFB145:
  78:Core/Src/stm32h7xx_hal_msp.c **** 
  79:Core/Src/stm32h7xx_hal_msp.c **** /**
  80:Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP Initialization
  81:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
  83:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32h7xx_hal_msp.c **** */
  85:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
  86:Core/Src/stm32h7xx_hal_msp.c **** {
  75              		.loc 1 86 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 48
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		.loc 1 86 1 is_stmt 0 view .LVU9
  80 0000 70B5     		push	{r4, r5, r6, lr}
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 16
  83              		.cfi_offset 4, -16
  84              		.cfi_offset 5, -12
  85              		.cfi_offset 6, -8
  86              		.cfi_offset 14, -4
  87 0002 8CB0     		sub	sp, sp, #48
  88              	.LCFI3:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 4


  89              		.cfi_def_cfa_offset 64
  87:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  90              		.loc 1 87 3 is_stmt 1 view .LVU10
  91              		.loc 1 87 20 is_stmt 0 view .LVU11
  92 0004 0023     		movs	r3, #0
  93 0006 0793     		str	r3, [sp, #28]
  94 0008 0893     		str	r3, [sp, #32]
  95 000a 0993     		str	r3, [sp, #36]
  96 000c 0A93     		str	r3, [sp, #40]
  97 000e 0B93     		str	r3, [sp, #44]
  88:Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
  98              		.loc 1 88 3 is_stmt 1 view .LVU12
  99              		.loc 1 88 10 is_stmt 0 view .LVU13
 100 0010 0268     		ldr	r2, [r0]
 101              		.loc 1 88 5 view .LVU14
 102 0012 434B     		ldr	r3, .L9
 103 0014 9A42     		cmp	r2, r3
 104 0016 01D0     		beq	.L8
 105              	.LVL1:
 106              	.L5:
  89:Core/Src/stm32h7xx_hal_msp.c ****   {
  90:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
  91:Core/Src/stm32h7xx_hal_msp.c **** 
  92:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 0 */
  93:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_ENABLE();
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
  97:Core/Src/stm32h7xx_hal_msp.c **** 
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 101:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 102:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 103:Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 104:Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 105:Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 106:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 107:Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 108:Core/Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 109:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 110:Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 111:Core/Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 112:Core/Src/stm32h7xx_hal_msp.c ****     */
 113:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 114:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 117:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 118:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 119:Core/Src/stm32h7xx_hal_msp.c **** 
 120:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 121:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 124:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 125:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 5


 126:Core/Src/stm32h7xx_hal_msp.c **** 
 127:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 128:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 129:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 130:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 131:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 132:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 133:Core/Src/stm32h7xx_hal_msp.c **** 
 134:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 135:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 137:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 138:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 139:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 140:Core/Src/stm32h7xx_hal_msp.c **** 
 141:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 142:Core/Src/stm32h7xx_hal_msp.c **** 
 143:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 1 */
 144:Core/Src/stm32h7xx_hal_msp.c ****   }
 145:Core/Src/stm32h7xx_hal_msp.c **** 
 146:Core/Src/stm32h7xx_hal_msp.c **** }
 107              		.loc 1 146 1 view .LVU15
 108 0018 0CB0     		add	sp, sp, #48
 109              	.LCFI4:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 16
 112              		@ sp needed
 113 001a 70BD     		pop	{r4, r5, r6, pc}
 114              	.LVL2:
 115              	.L8:
 116              	.LCFI5:
 117              		.cfi_restore_state
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 118              		.loc 1 94 5 is_stmt 1 view .LVU16
 119              	.LBB3:
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 120              		.loc 1 94 5 view .LVU17
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 121              		.loc 1 94 5 view .LVU18
 122 001c 414B     		ldr	r3, .L9+4
 123 001e D3F8D820 		ldr	r2, [r3, #216]
 124 0022 42F40042 		orr	r2, r2, #32768
 125 0026 C3F8D820 		str	r2, [r3, #216]
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 126              		.loc 1 94 5 view .LVU19
 127 002a D3F8D820 		ldr	r2, [r3, #216]
 128 002e 02F40042 		and	r2, r2, #32768
 129 0032 0092     		str	r2, [sp]
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 130              		.loc 1 94 5 view .LVU20
 131 0034 009A     		ldr	r2, [sp]
 132              	.LBE3:
  94:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 133              		.loc 1 94 5 view .LVU21
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 134              		.loc 1 95 5 view .LVU22
 135              	.LBB4:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 6


  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 136              		.loc 1 95 5 view .LVU23
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 137              		.loc 1 95 5 view .LVU24
 138 0036 D3F8D820 		ldr	r2, [r3, #216]
 139 003a 42F48032 		orr	r2, r2, #65536
 140 003e C3F8D820 		str	r2, [r3, #216]
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 141              		.loc 1 95 5 view .LVU25
 142 0042 D3F8D820 		ldr	r2, [r3, #216]
 143 0046 02F48032 		and	r2, r2, #65536
 144 004a 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 145              		.loc 1 95 5 view .LVU26
 146 004c 019A     		ldr	r2, [sp, #4]
 147              	.LBE4:
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
 148              		.loc 1 95 5 view .LVU27
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 149              		.loc 1 96 5 view .LVU28
 150              	.LBB5:
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 151              		.loc 1 96 5 view .LVU29
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 152              		.loc 1 96 5 view .LVU30
 153 004e D3F8D820 		ldr	r2, [r3, #216]
 154 0052 42F40032 		orr	r2, r2, #131072
 155 0056 C3F8D820 		str	r2, [r3, #216]
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 156              		.loc 1 96 5 view .LVU31
 157 005a D3F8D820 		ldr	r2, [r3, #216]
 158 005e 02F40032 		and	r2, r2, #131072
 159 0062 0292     		str	r2, [sp, #8]
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 160              		.loc 1 96 5 view .LVU32
 161 0064 029A     		ldr	r2, [sp, #8]
 162              	.LBE5:
  96:Core/Src/stm32h7xx_hal_msp.c **** 
 163              		.loc 1 96 5 view .LVU33
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 164              		.loc 1 98 5 view .LVU34
 165              	.LBB6:
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 166              		.loc 1 98 5 view .LVU35
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 167              		.loc 1 98 5 view .LVU36
 168 0066 D3F8E020 		ldr	r2, [r3, #224]
 169 006a 42F00402 		orr	r2, r2, #4
 170 006e C3F8E020 		str	r2, [r3, #224]
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 171              		.loc 1 98 5 view .LVU37
 172 0072 D3F8E020 		ldr	r2, [r3, #224]
 173 0076 02F00402 		and	r2, r2, #4
 174 007a 0392     		str	r2, [sp, #12]
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 175              		.loc 1 98 5 view .LVU38
 176 007c 039A     		ldr	r2, [sp, #12]
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 7


 177              	.LBE6:
  98:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 178              		.loc 1 98 5 view .LVU39
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 99 5 view .LVU40
 180              	.LBB7:
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 181              		.loc 1 99 5 view .LVU41
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 182              		.loc 1 99 5 view .LVU42
 183 007e D3F8E020 		ldr	r2, [r3, #224]
 184 0082 42F00102 		orr	r2, r2, #1
 185 0086 C3F8E020 		str	r2, [r3, #224]
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 186              		.loc 1 99 5 view .LVU43
 187 008a D3F8E020 		ldr	r2, [r3, #224]
 188 008e 02F00102 		and	r2, r2, #1
 189 0092 0492     		str	r2, [sp, #16]
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 99 5 view .LVU44
 191 0094 049A     		ldr	r2, [sp, #16]
 192              	.LBE7:
  99:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 193              		.loc 1 99 5 view .LVU45
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 194              		.loc 1 100 5 view .LVU46
 195              	.LBB8:
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 196              		.loc 1 100 5 view .LVU47
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 197              		.loc 1 100 5 view .LVU48
 198 0096 D3F8E020 		ldr	r2, [r3, #224]
 199 009a 42F00202 		orr	r2, r2, #2
 200 009e C3F8E020 		str	r2, [r3, #224]
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 201              		.loc 1 100 5 view .LVU49
 202 00a2 D3F8E020 		ldr	r2, [r3, #224]
 203 00a6 02F00202 		and	r2, r2, #2
 204 00aa 0592     		str	r2, [sp, #20]
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 205              		.loc 1 100 5 view .LVU50
 206 00ac 059A     		ldr	r2, [sp, #20]
 207              	.LBE8:
 100:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 208              		.loc 1 100 5 view .LVU51
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 209              		.loc 1 101 5 view .LVU52
 210              	.LBB9:
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 211              		.loc 1 101 5 view .LVU53
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 212              		.loc 1 101 5 view .LVU54
 213 00ae D3F8E020 		ldr	r2, [r3, #224]
 214 00b2 42F04002 		orr	r2, r2, #64
 215 00b6 C3F8E020 		str	r2, [r3, #224]
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 216              		.loc 1 101 5 view .LVU55
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 8


 217 00ba D3F8E030 		ldr	r3, [r3, #224]
 218 00be 03F04003 		and	r3, r3, #64
 219 00c2 0693     		str	r3, [sp, #24]
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 220              		.loc 1 101 5 view .LVU56
 221 00c4 069B     		ldr	r3, [sp, #24]
 222              	.LBE9:
 101:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 223              		.loc 1 101 5 view .LVU57
 113:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 224              		.loc 1 113 5 view .LVU58
 113:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 225              		.loc 1 113 25 is_stmt 0 view .LVU59
 226 00c6 3223     		movs	r3, #50
 227 00c8 0793     		str	r3, [sp, #28]
 114:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 228              		.loc 1 114 5 is_stmt 1 view .LVU60
 114:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 229              		.loc 1 114 26 is_stmt 0 view .LVU61
 230 00ca 0226     		movs	r6, #2
 231 00cc 0896     		str	r6, [sp, #32]
 115:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 232              		.loc 1 115 5 is_stmt 1 view .LVU62
 116:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 233              		.loc 1 116 5 view .LVU63
 117:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 234              		.loc 1 117 5 view .LVU64
 117:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 235              		.loc 1 117 31 is_stmt 0 view .LVU65
 236 00ce 0B25     		movs	r5, #11
 237 00d0 0B95     		str	r5, [sp, #44]
 118:Core/Src/stm32h7xx_hal_msp.c **** 
 238              		.loc 1 118 5 is_stmt 1 view .LVU66
 239 00d2 07A9     		add	r1, sp, #28
 240 00d4 1448     		ldr	r0, .L9+8
 241              	.LVL3:
 118:Core/Src/stm32h7xx_hal_msp.c **** 
 242              		.loc 1 118 5 is_stmt 0 view .LVU67
 243 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL4:
 120:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 245              		.loc 1 120 5 is_stmt 1 view .LVU68
 120:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246              		.loc 1 120 25 is_stmt 0 view .LVU69
 247 00da 8623     		movs	r3, #134
 248 00dc 0793     		str	r3, [sp, #28]
 121:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 249              		.loc 1 121 5 is_stmt 1 view .LVU70
 121:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 121 26 is_stmt 0 view .LVU71
 251 00de 0896     		str	r6, [sp, #32]
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 252              		.loc 1 122 5 is_stmt 1 view .LVU72
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 122 26 is_stmt 0 view .LVU73
 254 00e0 0024     		movs	r4, #0
 255 00e2 0994     		str	r4, [sp, #36]
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 9


 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 256              		.loc 1 123 5 is_stmt 1 view .LVU74
 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 257              		.loc 1 123 27 is_stmt 0 view .LVU75
 258 00e4 0A94     		str	r4, [sp, #40]
 124:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 259              		.loc 1 124 5 is_stmt 1 view .LVU76
 124:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 260              		.loc 1 124 31 is_stmt 0 view .LVU77
 261 00e6 0B95     		str	r5, [sp, #44]
 125:Core/Src/stm32h7xx_hal_msp.c **** 
 262              		.loc 1 125 5 is_stmt 1 view .LVU78
 263 00e8 07A9     		add	r1, sp, #28
 264 00ea 1048     		ldr	r0, .L9+12
 265 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 266              	.LVL5:
 127:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 267              		.loc 1 127 5 view .LVU79
 127:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 268              		.loc 1 127 25 is_stmt 0 view .LVU80
 269 00f0 4FF40053 		mov	r3, #8192
 270 00f4 0793     		str	r3, [sp, #28]
 128:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 271              		.loc 1 128 5 is_stmt 1 view .LVU81
 128:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 272              		.loc 1 128 26 is_stmt 0 view .LVU82
 273 00f6 0896     		str	r6, [sp, #32]
 129:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 274              		.loc 1 129 5 is_stmt 1 view .LVU83
 129:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 275              		.loc 1 129 26 is_stmt 0 view .LVU84
 276 00f8 0994     		str	r4, [sp, #36]
 130:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 277              		.loc 1 130 5 is_stmt 1 view .LVU85
 130:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 278              		.loc 1 130 27 is_stmt 0 view .LVU86
 279 00fa 0A94     		str	r4, [sp, #40]
 131:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 280              		.loc 1 131 5 is_stmt 1 view .LVU87
 131:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 281              		.loc 1 131 31 is_stmt 0 view .LVU88
 282 00fc 0B95     		str	r5, [sp, #44]
 132:Core/Src/stm32h7xx_hal_msp.c **** 
 283              		.loc 1 132 5 is_stmt 1 view .LVU89
 284 00fe 07A9     		add	r1, sp, #28
 285 0100 0B48     		ldr	r0, .L9+16
 286 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 287              	.LVL6:
 134:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 288              		.loc 1 134 5 view .LVU90
 134:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 289              		.loc 1 134 25 is_stmt 0 view .LVU91
 290 0106 4FF42053 		mov	r3, #10240
 291 010a 0793     		str	r3, [sp, #28]
 135:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 292              		.loc 1 135 5 is_stmt 1 view .LVU92
 135:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 10


 293              		.loc 1 135 26 is_stmt 0 view .LVU93
 294 010c 0896     		str	r6, [sp, #32]
 136:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 295              		.loc 1 136 5 is_stmt 1 view .LVU94
 136:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 296              		.loc 1 136 26 is_stmt 0 view .LVU95
 297 010e 0994     		str	r4, [sp, #36]
 137:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 298              		.loc 1 137 5 is_stmt 1 view .LVU96
 137:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 299              		.loc 1 137 27 is_stmt 0 view .LVU97
 300 0110 0A94     		str	r4, [sp, #40]
 138:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 301              		.loc 1 138 5 is_stmt 1 view .LVU98
 138:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 302              		.loc 1 138 31 is_stmt 0 view .LVU99
 303 0112 0B95     		str	r5, [sp, #44]
 139:Core/Src/stm32h7xx_hal_msp.c **** 
 304              		.loc 1 139 5 is_stmt 1 view .LVU100
 305 0114 07A9     		add	r1, sp, #28
 306 0116 0748     		ldr	r0, .L9+20
 307 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL7:
 309              		.loc 1 146 1 is_stmt 0 view .LVU101
 310 011c 7CE7     		b	.L5
 311              	.L10:
 312 011e 00BF     		.align	2
 313              	.L9:
 314 0120 00800240 		.word	1073905664
 315 0124 00440258 		.word	1476543488
 316 0128 00080258 		.word	1476528128
 317 012c 00000258 		.word	1476526080
 318 0130 00040258 		.word	1476527104
 319 0134 00180258 		.word	1476532224
 320              		.cfi_endproc
 321              	.LFE145:
 323              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 324              		.align	1
 325              		.global	HAL_ETH_MspDeInit
 326              		.syntax unified
 327              		.thumb
 328              		.thumb_func
 330              	HAL_ETH_MspDeInit:
 331              	.LVL8:
 332              	.LFB146:
 147:Core/Src/stm32h7xx_hal_msp.c **** 
 148:Core/Src/stm32h7xx_hal_msp.c **** /**
 149:Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP De-Initialization
 150:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 151:Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
 152:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 153:Core/Src/stm32h7xx_hal_msp.c **** */
 154:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* heth)
 155:Core/Src/stm32h7xx_hal_msp.c **** {
 333              		.loc 1 155 1 is_stmt 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 11


 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337              		.loc 1 155 1 is_stmt 0 view .LVU103
 338 0000 08B5     		push	{r3, lr}
 339              	.LCFI6:
 340              		.cfi_def_cfa_offset 8
 341              		.cfi_offset 3, -8
 342              		.cfi_offset 14, -4
 156:Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
 343              		.loc 1 156 3 is_stmt 1 view .LVU104
 344              		.loc 1 156 10 is_stmt 0 view .LVU105
 345 0002 0268     		ldr	r2, [r0]
 346              		.loc 1 156 5 view .LVU106
 347 0004 144B     		ldr	r3, .L15
 348 0006 9A42     		cmp	r2, r3
 349 0008 00D0     		beq	.L14
 350              	.LVL9:
 351              	.L11:
 157:Core/Src/stm32h7xx_hal_msp.c ****   {
 158:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 159:Core/Src/stm32h7xx_hal_msp.c **** 
 160:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 0 */
 161:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 162:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_DISABLE();
 163:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 164:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 165:Core/Src/stm32h7xx_hal_msp.c **** 
 166:Core/Src/stm32h7xx_hal_msp.c ****     /**ETH GPIO Configuration
 167:Core/Src/stm32h7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 168:Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 169:Core/Src/stm32h7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 170:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 171:Core/Src/stm32h7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 172:Core/Src/stm32h7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 173:Core/Src/stm32h7xx_hal_msp.c ****     PB13     ------> ETH_TXD1
 174:Core/Src/stm32h7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 175:Core/Src/stm32h7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 176:Core/Src/stm32h7xx_hal_msp.c ****     */
 177:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5);
 178:Core/Src/stm32h7xx_hal_msp.c **** 
 179:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7);
 180:Core/Src/stm32h7xx_hal_msp.c **** 
 181:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13);
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 183:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_11|GPIO_PIN_13);
 184:Core/Src/stm32h7xx_hal_msp.c **** 
 185:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 186:Core/Src/stm32h7xx_hal_msp.c **** 
 187:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 1 */
 188:Core/Src/stm32h7xx_hal_msp.c ****   }
 189:Core/Src/stm32h7xx_hal_msp.c **** 
 190:Core/Src/stm32h7xx_hal_msp.c **** }
 352              		.loc 1 190 1 view .LVU107
 353 000a 08BD     		pop	{r3, pc}
 354              	.LVL10:
 355              	.L14:
 162:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 356              		.loc 1 162 5 is_stmt 1 view .LVU108
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 12


 357 000c 134B     		ldr	r3, .L15+4
 358 000e D3F8D820 		ldr	r2, [r3, #216]
 359 0012 22F40042 		bic	r2, r2, #32768
 360 0016 C3F8D820 		str	r2, [r3, #216]
 163:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 361              		.loc 1 163 5 view .LVU109
 362 001a D3F8D820 		ldr	r2, [r3, #216]
 363 001e 22F48032 		bic	r2, r2, #65536
 364 0022 C3F8D820 		str	r2, [r3, #216]
 164:Core/Src/stm32h7xx_hal_msp.c **** 
 365              		.loc 1 164 5 view .LVU110
 366 0026 D3F8D820 		ldr	r2, [r3, #216]
 367 002a 22F40032 		bic	r2, r2, #131072
 368 002e C3F8D820 		str	r2, [r3, #216]
 177:Core/Src/stm32h7xx_hal_msp.c **** 
 369              		.loc 1 177 5 view .LVU111
 370 0032 3221     		movs	r1, #50
 371 0034 0A48     		ldr	r0, .L15+8
 372              	.LVL11:
 177:Core/Src/stm32h7xx_hal_msp.c **** 
 373              		.loc 1 177 5 is_stmt 0 view .LVU112
 374 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 375              	.LVL12:
 179:Core/Src/stm32h7xx_hal_msp.c **** 
 376              		.loc 1 179 5 is_stmt 1 view .LVU113
 377 003a 8621     		movs	r1, #134
 378 003c 0948     		ldr	r0, .L15+12
 379 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 380              	.LVL13:
 181:Core/Src/stm32h7xx_hal_msp.c **** 
 381              		.loc 1 181 5 view .LVU114
 382 0042 4FF40051 		mov	r1, #8192
 383 0046 0848     		ldr	r0, .L15+16
 384 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 385              	.LVL14:
 183:Core/Src/stm32h7xx_hal_msp.c **** 
 386              		.loc 1 183 5 view .LVU115
 387 004c 4FF42051 		mov	r1, #10240
 388 0050 0648     		ldr	r0, .L15+20
 389 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 390              	.LVL15:
 391              		.loc 1 190 1 is_stmt 0 view .LVU116
 392 0056 D8E7     		b	.L11
 393              	.L16:
 394              		.align	2
 395              	.L15:
 396 0058 00800240 		.word	1073905664
 397 005c 00440258 		.word	1476543488
 398 0060 00080258 		.word	1476528128
 399 0064 00000258 		.word	1476526080
 400 0068 00040258 		.word	1476527104
 401 006c 00180258 		.word	1476532224
 402              		.cfi_endproc
 403              	.LFE146:
 405              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 406              		.align	1
 407              		.global	HAL_SPI_MspInit
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 13


 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	HAL_SPI_MspInit:
 413              	.LVL16:
 414              	.LFB147:
 191:Core/Src/stm32h7xx_hal_msp.c **** 
 192:Core/Src/stm32h7xx_hal_msp.c **** /**
 193:Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP Initialization
 194:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 195:Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 196:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 197:Core/Src/stm32h7xx_hal_msp.c **** */
 198:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 199:Core/Src/stm32h7xx_hal_msp.c **** {
 415              		.loc 1 199 1 is_stmt 1 view -0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 224
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		.loc 1 199 1 is_stmt 0 view .LVU118
 420 0000 10B5     		push	{r4, lr}
 421              	.LCFI7:
 422              		.cfi_def_cfa_offset 8
 423              		.cfi_offset 4, -8
 424              		.cfi_offset 14, -4
 425 0002 B8B0     		sub	sp, sp, #224
 426              	.LCFI8:
 427              		.cfi_def_cfa_offset 232
 428 0004 0446     		mov	r4, r0
 200:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 429              		.loc 1 200 3 is_stmt 1 view .LVU119
 430              		.loc 1 200 20 is_stmt 0 view .LVU120
 431 0006 0021     		movs	r1, #0
 432 0008 3391     		str	r1, [sp, #204]
 433 000a 3491     		str	r1, [sp, #208]
 434 000c 3591     		str	r1, [sp, #212]
 435 000e 3691     		str	r1, [sp, #216]
 436 0010 3791     		str	r1, [sp, #220]
 201:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 437              		.loc 1 201 3 is_stmt 1 view .LVU121
 438              		.loc 1 201 28 is_stmt 0 view .LVU122
 439 0012 C022     		movs	r2, #192
 440 0014 02A8     		add	r0, sp, #8
 441              	.LVL17:
 442              		.loc 1 201 28 view .LVU123
 443 0016 FFF7FEFF 		bl	memset
 444              	.LVL18:
 202:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 445              		.loc 1 202 3 is_stmt 1 view .LVU124
 446              		.loc 1 202 10 is_stmt 0 view .LVU125
 447 001a 2268     		ldr	r2, [r4]
 448              		.loc 1 202 5 view .LVU126
 449 001c 1F4B     		ldr	r3, .L23
 450 001e 9A42     		cmp	r2, r3
 451 0020 01D0     		beq	.L21
 452              	.LVL19:
 453              	.L17:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 14


 203:Core/Src/stm32h7xx_hal_msp.c ****   {
 204:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 205:Core/Src/stm32h7xx_hal_msp.c **** 
 206:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 207:Core/Src/stm32h7xx_hal_msp.c **** 
 208:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 209:Core/Src/stm32h7xx_hal_msp.c ****   */
 210:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 211:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 212:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 213:Core/Src/stm32h7xx_hal_msp.c ****     {
 214:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 215:Core/Src/stm32h7xx_hal_msp.c ****     }
 216:Core/Src/stm32h7xx_hal_msp.c **** 
 217:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 218:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 219:Core/Src/stm32h7xx_hal_msp.c **** 
 220:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 221:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 222:Core/Src/stm32h7xx_hal_msp.c ****     PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
 223:Core/Src/stm32h7xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 224:Core/Src/stm32h7xx_hal_msp.c ****     */
 225:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 226:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 227:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 229:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 230:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 231:Core/Src/stm32h7xx_hal_msp.c **** 
 232:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1 interrupt Init */
 233:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 14, 0);
 234:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 235:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 236:Core/Src/stm32h7xx_hal_msp.c **** 
 237:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 238:Core/Src/stm32h7xx_hal_msp.c ****   }
 239:Core/Src/stm32h7xx_hal_msp.c **** 
 240:Core/Src/stm32h7xx_hal_msp.c **** }
 454              		.loc 1 240 1 view .LVU127
 455 0022 38B0     		add	sp, sp, #224
 456              	.LCFI9:
 457              		.cfi_remember_state
 458              		.cfi_def_cfa_offset 8
 459              		@ sp needed
 460 0024 10BD     		pop	{r4, pc}
 461              	.LVL20:
 462              	.L21:
 463              	.LCFI10:
 464              		.cfi_restore_state
 210:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 465              		.loc 1 210 5 is_stmt 1 view .LVU128
 210:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 466              		.loc 1 210 46 is_stmt 0 view .LVU129
 467 0026 4FF48052 		mov	r2, #4096
 468 002a 0023     		movs	r3, #0
 469 002c CDE90223 		strd	r2, [sp, #8]
 211:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 15


 470              		.loc 1 211 5 is_stmt 1 view .LVU130
 212:Core/Src/stm32h7xx_hal_msp.c ****     {
 471              		.loc 1 212 5 view .LVU131
 212:Core/Src/stm32h7xx_hal_msp.c ****     {
 472              		.loc 1 212 9 is_stmt 0 view .LVU132
 473 0030 02A8     		add	r0, sp, #8
 474 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 475              	.LVL21:
 212:Core/Src/stm32h7xx_hal_msp.c ****     {
 476              		.loc 1 212 8 view .LVU133
 477 0036 70BB     		cbnz	r0, .L22
 478              	.L19:
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 479              		.loc 1 218 5 is_stmt 1 view .LVU134
 480              	.LBB10:
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 481              		.loc 1 218 5 view .LVU135
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 482              		.loc 1 218 5 view .LVU136
 483 0038 194B     		ldr	r3, .L23+4
 484 003a D3F8F020 		ldr	r2, [r3, #240]
 485 003e 42F48052 		orr	r2, r2, #4096
 486 0042 C3F8F020 		str	r2, [r3, #240]
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 487              		.loc 1 218 5 view .LVU137
 488 0046 D3F8F020 		ldr	r2, [r3, #240]
 489 004a 02F48052 		and	r2, r2, #4096
 490 004e 0092     		str	r2, [sp]
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 491              		.loc 1 218 5 view .LVU138
 492 0050 009A     		ldr	r2, [sp]
 493              	.LBE10:
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 494              		.loc 1 218 5 view .LVU139
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 495              		.loc 1 220 5 view .LVU140
 496              	.LBB11:
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 497              		.loc 1 220 5 view .LVU141
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 498              		.loc 1 220 5 view .LVU142
 499 0052 D3F8E020 		ldr	r2, [r3, #224]
 500 0056 42F00202 		orr	r2, r2, #2
 501 005a C3F8E020 		str	r2, [r3, #224]
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 502              		.loc 1 220 5 view .LVU143
 503 005e D3F8E030 		ldr	r3, [r3, #224]
 504 0062 03F00203 		and	r3, r3, #2
 505 0066 0193     		str	r3, [sp, #4]
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 506              		.loc 1 220 5 view .LVU144
 507 0068 019B     		ldr	r3, [sp, #4]
 508              	.LBE11:
 220:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 509              		.loc 1 220 5 view .LVU145
 225:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 510              		.loc 1 225 5 view .LVU146
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 16


 225:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 511              		.loc 1 225 25 is_stmt 0 view .LVU147
 512 006a 2823     		movs	r3, #40
 513 006c 3393     		str	r3, [sp, #204]
 226:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 514              		.loc 1 226 5 is_stmt 1 view .LVU148
 226:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 515              		.loc 1 226 26 is_stmt 0 view .LVU149
 516 006e 0223     		movs	r3, #2
 517 0070 3493     		str	r3, [sp, #208]
 227:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 518              		.loc 1 227 5 is_stmt 1 view .LVU150
 227:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 519              		.loc 1 227 26 is_stmt 0 view .LVU151
 520 0072 0024     		movs	r4, #0
 521              	.LVL22:
 227:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 522              		.loc 1 227 26 view .LVU152
 523 0074 3594     		str	r4, [sp, #212]
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 524              		.loc 1 228 5 is_stmt 1 view .LVU153
 228:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 525              		.loc 1 228 27 is_stmt 0 view .LVU154
 526 0076 3694     		str	r4, [sp, #216]
 229:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 527              		.loc 1 229 5 is_stmt 1 view .LVU155
 229:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 528              		.loc 1 229 31 is_stmt 0 view .LVU156
 529 0078 0523     		movs	r3, #5
 530 007a 3793     		str	r3, [sp, #220]
 230:Core/Src/stm32h7xx_hal_msp.c **** 
 531              		.loc 1 230 5 is_stmt 1 view .LVU157
 532 007c 33A9     		add	r1, sp, #204
 533 007e 0948     		ldr	r0, .L23+8
 534 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 535              	.LVL23:
 233:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 536              		.loc 1 233 5 view .LVU158
 537 0084 2246     		mov	r2, r4
 538 0086 0E21     		movs	r1, #14
 539 0088 2320     		movs	r0, #35
 540 008a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 541              	.LVL24:
 234:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 542              		.loc 1 234 5 view .LVU159
 543 008e 2320     		movs	r0, #35
 544 0090 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 545              	.LVL25:
 546              		.loc 1 240 1 is_stmt 0 view .LVU160
 547 0094 C5E7     		b	.L17
 548              	.LVL26:
 549              	.L22:
 214:Core/Src/stm32h7xx_hal_msp.c ****     }
 550              		.loc 1 214 7 is_stmt 1 view .LVU161
 551 0096 FFF7FEFF 		bl	Error_Handler
 552              	.LVL27:
 553 009a CDE7     		b	.L19
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 17


 554              	.L24:
 555              		.align	2
 556              	.L23:
 557 009c 00300140 		.word	1073819648
 558 00a0 00440258 		.word	1476543488
 559 00a4 00040258 		.word	1476527104
 560              		.cfi_endproc
 561              	.LFE147:
 563              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 564              		.align	1
 565              		.global	HAL_SPI_MspDeInit
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 570              	HAL_SPI_MspDeInit:
 571              	.LVL28:
 572              	.LFB148:
 241:Core/Src/stm32h7xx_hal_msp.c **** 
 242:Core/Src/stm32h7xx_hal_msp.c **** /**
 243:Core/Src/stm32h7xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 244:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 245:Core/Src/stm32h7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 246:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 247:Core/Src/stm32h7xx_hal_msp.c **** */
 248:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 249:Core/Src/stm32h7xx_hal_msp.c **** {
 573              		.loc 1 249 1 view -0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 0
 576              		@ frame_needed = 0, uses_anonymous_args = 0
 577              		.loc 1 249 1 is_stmt 0 view .LVU163
 578 0000 08B5     		push	{r3, lr}
 579              	.LCFI11:
 580              		.cfi_def_cfa_offset 8
 581              		.cfi_offset 3, -8
 582              		.cfi_offset 14, -4
 250:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 583              		.loc 1 250 3 is_stmt 1 view .LVU164
 584              		.loc 1 250 10 is_stmt 0 view .LVU165
 585 0002 0268     		ldr	r2, [r0]
 586              		.loc 1 250 5 view .LVU166
 587 0004 094B     		ldr	r3, .L29
 588 0006 9A42     		cmp	r2, r3
 589 0008 00D0     		beq	.L28
 590              	.LVL29:
 591              	.L25:
 251:Core/Src/stm32h7xx_hal_msp.c ****   {
 252:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 253:Core/Src/stm32h7xx_hal_msp.c **** 
 254:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 255:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 256:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 257:Core/Src/stm32h7xx_hal_msp.c **** 
 258:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 259:Core/Src/stm32h7xx_hal_msp.c ****     PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
 260:Core/Src/stm32h7xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 261:Core/Src/stm32h7xx_hal_msp.c ****     */
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 18


 262:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_5);
 263:Core/Src/stm32h7xx_hal_msp.c **** 
 264:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 265:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 266:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 267:Core/Src/stm32h7xx_hal_msp.c **** 
 268:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 269:Core/Src/stm32h7xx_hal_msp.c ****   }
 270:Core/Src/stm32h7xx_hal_msp.c **** 
 271:Core/Src/stm32h7xx_hal_msp.c **** }
 592              		.loc 1 271 1 view .LVU167
 593 000a 08BD     		pop	{r3, pc}
 594              	.LVL30:
 595              	.L28:
 256:Core/Src/stm32h7xx_hal_msp.c **** 
 596              		.loc 1 256 5 is_stmt 1 view .LVU168
 597 000c 084A     		ldr	r2, .L29+4
 598 000e D2F8F030 		ldr	r3, [r2, #240]
 599 0012 23F48053 		bic	r3, r3, #4096
 600 0016 C2F8F030 		str	r3, [r2, #240]
 262:Core/Src/stm32h7xx_hal_msp.c **** 
 601              		.loc 1 262 5 view .LVU169
 602 001a 2821     		movs	r1, #40
 603 001c 0548     		ldr	r0, .L29+8
 604              	.LVL31:
 262:Core/Src/stm32h7xx_hal_msp.c **** 
 605              		.loc 1 262 5 is_stmt 0 view .LVU170
 606 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 607              	.LVL32:
 265:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 608              		.loc 1 265 5 is_stmt 1 view .LVU171
 609 0022 2320     		movs	r0, #35
 610 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 611              	.LVL33:
 612              		.loc 1 271 1 is_stmt 0 view .LVU172
 613 0028 EFE7     		b	.L25
 614              	.L30:
 615 002a 00BF     		.align	2
 616              	.L29:
 617 002c 00300140 		.word	1073819648
 618 0030 00440258 		.word	1476543488
 619 0034 00040258 		.word	1476527104
 620              		.cfi_endproc
 621              	.LFE148:
 623              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 624              		.align	1
 625              		.global	HAL_TIM_Base_MspInit
 626              		.syntax unified
 627              		.thumb
 628              		.thumb_func
 630              	HAL_TIM_Base_MspInit:
 631              	.LVL34:
 632              	.LFB149:
 272:Core/Src/stm32h7xx_hal_msp.c **** 
 273:Core/Src/stm32h7xx_hal_msp.c **** /**
 274:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 275:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 19


 276:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 277:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 278:Core/Src/stm32h7xx_hal_msp.c **** */
 279:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 280:Core/Src/stm32h7xx_hal_msp.c **** {
 633              		.loc 1 280 1 is_stmt 1 view -0
 634              		.cfi_startproc
 635              		@ args = 0, pretend = 0, frame = 8
 636              		@ frame_needed = 0, uses_anonymous_args = 0
 637              		@ link register save eliminated.
 281:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 638              		.loc 1 281 3 view .LVU174
 639              		.loc 1 281 15 is_stmt 0 view .LVU175
 640 0000 0268     		ldr	r2, [r0]
 641              		.loc 1 281 5 view .LVU176
 642 0002 0A4B     		ldr	r3, .L38
 643 0004 9A42     		cmp	r2, r3
 644 0006 00D0     		beq	.L37
 645 0008 7047     		bx	lr
 646              	.L37:
 280:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 647              		.loc 1 280 1 view .LVU177
 648 000a 82B0     		sub	sp, sp, #8
 649              	.LCFI12:
 650              		.cfi_def_cfa_offset 8
 282:Core/Src/stm32h7xx_hal_msp.c ****   {
 283:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 284:Core/Src/stm32h7xx_hal_msp.c **** 
 285:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 286:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 287:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 651              		.loc 1 287 5 is_stmt 1 view .LVU178
 652              	.LBB12:
 653              		.loc 1 287 5 view .LVU179
 654              		.loc 1 287 5 view .LVU180
 655 000c 084B     		ldr	r3, .L38+4
 656 000e D3F8F020 		ldr	r2, [r3, #240]
 657 0012 42F00102 		orr	r2, r2, #1
 658 0016 C3F8F020 		str	r2, [r3, #240]
 659              		.loc 1 287 5 view .LVU181
 660 001a D3F8F030 		ldr	r3, [r3, #240]
 661 001e 03F00103 		and	r3, r3, #1
 662 0022 0193     		str	r3, [sp, #4]
 663              		.loc 1 287 5 view .LVU182
 664 0024 019B     		ldr	r3, [sp, #4]
 665              	.LBE12:
 666              		.loc 1 287 5 view .LVU183
 288:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 289:Core/Src/stm32h7xx_hal_msp.c **** 
 290:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 291:Core/Src/stm32h7xx_hal_msp.c ****   }
 292:Core/Src/stm32h7xx_hal_msp.c **** 
 293:Core/Src/stm32h7xx_hal_msp.c **** }
 667              		.loc 1 293 1 is_stmt 0 view .LVU184
 668 0026 02B0     		add	sp, sp, #8
 669              	.LCFI13:
 670              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 20


 671              		@ sp needed
 672 0028 7047     		bx	lr
 673              	.L39:
 674 002a 00BF     		.align	2
 675              	.L38:
 676 002c 00000140 		.word	1073807360
 677 0030 00440258 		.word	1476543488
 678              		.cfi_endproc
 679              	.LFE149:
 681              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 682              		.align	1
 683              		.global	HAL_TIM_Base_MspDeInit
 684              		.syntax unified
 685              		.thumb
 686              		.thumb_func
 688              	HAL_TIM_Base_MspDeInit:
 689              	.LVL35:
 690              	.LFB150:
 294:Core/Src/stm32h7xx_hal_msp.c **** 
 295:Core/Src/stm32h7xx_hal_msp.c **** /**
 296:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 297:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 298:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 299:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 300:Core/Src/stm32h7xx_hal_msp.c **** */
 301:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 302:Core/Src/stm32h7xx_hal_msp.c **** {
 691              		.loc 1 302 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 0
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695              		@ link register save eliminated.
 303:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 696              		.loc 1 303 3 view .LVU186
 697              		.loc 1 303 15 is_stmt 0 view .LVU187
 698 0000 0268     		ldr	r2, [r0]
 699              		.loc 1 303 5 view .LVU188
 700 0002 064B     		ldr	r3, .L43
 701 0004 9A42     		cmp	r2, r3
 702 0006 00D0     		beq	.L42
 703              	.L40:
 304:Core/Src/stm32h7xx_hal_msp.c ****   {
 305:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 306:Core/Src/stm32h7xx_hal_msp.c **** 
 307:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 308:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 309:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 310:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 311:Core/Src/stm32h7xx_hal_msp.c **** 
 312:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 313:Core/Src/stm32h7xx_hal_msp.c ****   }
 314:Core/Src/stm32h7xx_hal_msp.c **** 
 315:Core/Src/stm32h7xx_hal_msp.c **** }
 704              		.loc 1 315 1 view .LVU189
 705 0008 7047     		bx	lr
 706              	.L42:
 309:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 21


 707              		.loc 1 309 5 is_stmt 1 view .LVU190
 708 000a 054A     		ldr	r2, .L43+4
 709 000c D2F8F030 		ldr	r3, [r2, #240]
 710 0010 23F00103 		bic	r3, r3, #1
 711 0014 C2F8F030 		str	r3, [r2, #240]
 712              		.loc 1 315 1 is_stmt 0 view .LVU191
 713 0018 F6E7     		b	.L40
 714              	.L44:
 715 001a 00BF     		.align	2
 716              	.L43:
 717 001c 00000140 		.word	1073807360
 718 0020 00440258 		.word	1476543488
 719              		.cfi_endproc
 720              	.LFE150:
 722              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 723              		.align	1
 724              		.global	HAL_UART_MspInit
 725              		.syntax unified
 726              		.thumb
 727              		.thumb_func
 729              	HAL_UART_MspInit:
 730              	.LVL36:
 731              	.LFB151:
 316:Core/Src/stm32h7xx_hal_msp.c **** 
 317:Core/Src/stm32h7xx_hal_msp.c **** /**
 318:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
 319:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 320:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 321:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 322:Core/Src/stm32h7xx_hal_msp.c **** */
 323:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 324:Core/Src/stm32h7xx_hal_msp.c **** {
 732              		.loc 1 324 1 is_stmt 1 view -0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 240
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736              		.loc 1 324 1 is_stmt 0 view .LVU193
 737 0000 70B5     		push	{r4, r5, r6, lr}
 738              	.LCFI14:
 739              		.cfi_def_cfa_offset 16
 740              		.cfi_offset 4, -16
 741              		.cfi_offset 5, -12
 742              		.cfi_offset 6, -8
 743              		.cfi_offset 14, -4
 744 0002 BCB0     		sub	sp, sp, #240
 745              	.LCFI15:
 746              		.cfi_def_cfa_offset 256
 747 0004 0446     		mov	r4, r0
 325:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 748              		.loc 1 325 3 is_stmt 1 view .LVU194
 749              		.loc 1 325 20 is_stmt 0 view .LVU195
 750 0006 0021     		movs	r1, #0
 751 0008 3791     		str	r1, [sp, #220]
 752 000a 3891     		str	r1, [sp, #224]
 753 000c 3991     		str	r1, [sp, #228]
 754 000e 3A91     		str	r1, [sp, #232]
 755 0010 3B91     		str	r1, [sp, #236]
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 22


 326:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 756              		.loc 1 326 3 is_stmt 1 view .LVU196
 757              		.loc 1 326 28 is_stmt 0 view .LVU197
 758 0012 C022     		movs	r2, #192
 759 0014 06A8     		add	r0, sp, #24
 760              	.LVL37:
 761              		.loc 1 326 28 view .LVU198
 762 0016 FFF7FEFF 		bl	memset
 763              	.LVL38:
 327:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART2)
 764              		.loc 1 327 3 is_stmt 1 view .LVU199
 765              		.loc 1 327 11 is_stmt 0 view .LVU200
 766 001a 2368     		ldr	r3, [r4]
 767              		.loc 1 327 5 view .LVU201
 768 001c 494A     		ldr	r2, .L55
 769 001e 9342     		cmp	r3, r2
 770 0020 04D0     		beq	.L51
 328:Core/Src/stm32h7xx_hal_msp.c ****   {
 329:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 330:Core/Src/stm32h7xx_hal_msp.c **** 
 331:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 332:Core/Src/stm32h7xx_hal_msp.c **** 
 333:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 334:Core/Src/stm32h7xx_hal_msp.c ****   */
 335:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 336:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 337:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 338:Core/Src/stm32h7xx_hal_msp.c ****     {
 339:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 340:Core/Src/stm32h7xx_hal_msp.c ****     }
 341:Core/Src/stm32h7xx_hal_msp.c **** 
 342:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 343:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 344:Core/Src/stm32h7xx_hal_msp.c **** 
 345:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 346:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 347:Core/Src/stm32h7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 348:Core/Src/stm32h7xx_hal_msp.c ****     PA3     ------> USART2_RX
 349:Core/Src/stm32h7xx_hal_msp.c ****     PD5     ------> USART2_TX
 350:Core/Src/stm32h7xx_hal_msp.c ****     */
 351:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 352:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 353:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 354:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 355:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 356:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 357:Core/Src/stm32h7xx_hal_msp.c **** 
 358:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 359:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 360:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 361:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 362:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 363:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 364:Core/Src/stm32h7xx_hal_msp.c **** 
 365:Core/Src/stm32h7xx_hal_msp.c ****     /* USART2 interrupt Init */
 366:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 367:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 23


 368:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 369:Core/Src/stm32h7xx_hal_msp.c **** 
 370:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 371:Core/Src/stm32h7xx_hal_msp.c ****   }
 372:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART3)
 771              		.loc 1 372 8 is_stmt 1 view .LVU202
 772              		.loc 1 372 10 is_stmt 0 view .LVU203
 773 0022 494A     		ldr	r2, .L55+4
 774 0024 9342     		cmp	r3, r2
 775 0026 52D0     		beq	.L52
 776              	.LVL39:
 777              	.L45:
 373:Core/Src/stm32h7xx_hal_msp.c ****   {
 374:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 375:Core/Src/stm32h7xx_hal_msp.c **** 
 376:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 377:Core/Src/stm32h7xx_hal_msp.c **** 
 378:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 379:Core/Src/stm32h7xx_hal_msp.c ****   */
 380:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 381:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 382:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 383:Core/Src/stm32h7xx_hal_msp.c ****     {
 384:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 385:Core/Src/stm32h7xx_hal_msp.c ****     }
 386:Core/Src/stm32h7xx_hal_msp.c **** 
 387:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 388:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 389:Core/Src/stm32h7xx_hal_msp.c **** 
 390:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 391:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 392:Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 393:Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 394:Core/Src/stm32h7xx_hal_msp.c ****     */
 395:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 396:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 397:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 398:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 399:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 400:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 401:Core/Src/stm32h7xx_hal_msp.c **** 
 402:Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 interrupt Init */
 403:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 404:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 405:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 406:Core/Src/stm32h7xx_hal_msp.c **** 
 407:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 408:Core/Src/stm32h7xx_hal_msp.c ****   }
 409:Core/Src/stm32h7xx_hal_msp.c **** 
 410:Core/Src/stm32h7xx_hal_msp.c **** }
 778              		.loc 1 410 1 view .LVU204
 779 0028 3CB0     		add	sp, sp, #240
 780              	.LCFI16:
 781              		.cfi_remember_state
 782              		.cfi_def_cfa_offset 16
 783              		@ sp needed
 784 002a 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 24


 785              	.LVL40:
 786              	.L51:
 787              	.LCFI17:
 788              		.cfi_restore_state
 335:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 789              		.loc 1 335 5 is_stmt 1 view .LVU205
 335:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 790              		.loc 1 335 46 is_stmt 0 view .LVU206
 791 002c 0222     		movs	r2, #2
 792 002e 0023     		movs	r3, #0
 793 0030 CDE90623 		strd	r2, [sp, #24]
 336:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 794              		.loc 1 336 5 is_stmt 1 view .LVU207
 337:Core/Src/stm32h7xx_hal_msp.c ****     {
 795              		.loc 1 337 5 view .LVU208
 337:Core/Src/stm32h7xx_hal_msp.c ****     {
 796              		.loc 1 337 9 is_stmt 0 view .LVU209
 797 0034 06A8     		add	r0, sp, #24
 798 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 799              	.LVL41:
 337:Core/Src/stm32h7xx_hal_msp.c ****     {
 800              		.loc 1 337 8 view .LVU210
 801 003a 0028     		cmp	r0, #0
 802 003c 44D1     		bne	.L53
 803              	.L47:
 343:Core/Src/stm32h7xx_hal_msp.c **** 
 804              		.loc 1 343 5 is_stmt 1 view .LVU211
 805              	.LBB13:
 343:Core/Src/stm32h7xx_hal_msp.c **** 
 806              		.loc 1 343 5 view .LVU212
 343:Core/Src/stm32h7xx_hal_msp.c **** 
 807              		.loc 1 343 5 view .LVU213
 808 003e 434B     		ldr	r3, .L55+8
 809 0040 D3F8E820 		ldr	r2, [r3, #232]
 810 0044 42F40032 		orr	r2, r2, #131072
 811 0048 C3F8E820 		str	r2, [r3, #232]
 343:Core/Src/stm32h7xx_hal_msp.c **** 
 812              		.loc 1 343 5 view .LVU214
 813 004c D3F8E820 		ldr	r2, [r3, #232]
 814 0050 02F40032 		and	r2, r2, #131072
 815 0054 0192     		str	r2, [sp, #4]
 343:Core/Src/stm32h7xx_hal_msp.c **** 
 816              		.loc 1 343 5 view .LVU215
 817 0056 019A     		ldr	r2, [sp, #4]
 818              	.LBE13:
 343:Core/Src/stm32h7xx_hal_msp.c **** 
 819              		.loc 1 343 5 view .LVU216
 345:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 820              		.loc 1 345 5 view .LVU217
 821              	.LBB14:
 345:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 822              		.loc 1 345 5 view .LVU218
 345:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 823              		.loc 1 345 5 view .LVU219
 824 0058 D3F8E020 		ldr	r2, [r3, #224]
 825 005c 42F00102 		orr	r2, r2, #1
 826 0060 C3F8E020 		str	r2, [r3, #224]
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 25


 345:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 827              		.loc 1 345 5 view .LVU220
 828 0064 D3F8E020 		ldr	r2, [r3, #224]
 829 0068 02F00102 		and	r2, r2, #1
 830 006c 0292     		str	r2, [sp, #8]
 345:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 831              		.loc 1 345 5 view .LVU221
 832 006e 029A     		ldr	r2, [sp, #8]
 833              	.LBE14:
 345:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 834              		.loc 1 345 5 view .LVU222
 346:Core/Src/stm32h7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 835              		.loc 1 346 5 view .LVU223
 836              	.LBB15:
 346:Core/Src/stm32h7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 837              		.loc 1 346 5 view .LVU224
 346:Core/Src/stm32h7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 838              		.loc 1 346 5 view .LVU225
 839 0070 D3F8E020 		ldr	r2, [r3, #224]
 840 0074 42F00802 		orr	r2, r2, #8
 841 0078 C3F8E020 		str	r2, [r3, #224]
 346:Core/Src/stm32h7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 842              		.loc 1 346 5 view .LVU226
 843 007c D3F8E030 		ldr	r3, [r3, #224]
 844 0080 03F00803 		and	r3, r3, #8
 845 0084 0393     		str	r3, [sp, #12]
 346:Core/Src/stm32h7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 846              		.loc 1 346 5 view .LVU227
 847 0086 039B     		ldr	r3, [sp, #12]
 848              	.LBE15:
 346:Core/Src/stm32h7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 849              		.loc 1 346 5 view .LVU228
 351:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 850              		.loc 1 351 5 view .LVU229
 351:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 851              		.loc 1 351 25 is_stmt 0 view .LVU230
 852 0088 0823     		movs	r3, #8
 853 008a 3793     		str	r3, [sp, #220]
 352:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 854              		.loc 1 352 5 is_stmt 1 view .LVU231
 352:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 855              		.loc 1 352 26 is_stmt 0 view .LVU232
 856 008c 0226     		movs	r6, #2
 857 008e 3896     		str	r6, [sp, #224]
 353:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 858              		.loc 1 353 5 is_stmt 1 view .LVU233
 353:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 859              		.loc 1 353 26 is_stmt 0 view .LVU234
 860 0090 0024     		movs	r4, #0
 861              	.LVL42:
 353:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 862              		.loc 1 353 26 view .LVU235
 863 0092 3994     		str	r4, [sp, #228]
 354:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 864              		.loc 1 354 5 is_stmt 1 view .LVU236
 354:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 865              		.loc 1 354 27 is_stmt 0 view .LVU237
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 26


 866 0094 3A94     		str	r4, [sp, #232]
 355:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 867              		.loc 1 355 5 is_stmt 1 view .LVU238
 355:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 868              		.loc 1 355 31 is_stmt 0 view .LVU239
 869 0096 0725     		movs	r5, #7
 870 0098 3B95     		str	r5, [sp, #236]
 356:Core/Src/stm32h7xx_hal_msp.c **** 
 871              		.loc 1 356 5 is_stmt 1 view .LVU240
 872 009a 37A9     		add	r1, sp, #220
 873 009c 2C48     		ldr	r0, .L55+12
 874 009e FFF7FEFF 		bl	HAL_GPIO_Init
 875              	.LVL43:
 358:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 876              		.loc 1 358 5 view .LVU241
 358:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 877              		.loc 1 358 25 is_stmt 0 view .LVU242
 878 00a2 2023     		movs	r3, #32
 879 00a4 3793     		str	r3, [sp, #220]
 359:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 880              		.loc 1 359 5 is_stmt 1 view .LVU243
 359:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 881              		.loc 1 359 26 is_stmt 0 view .LVU244
 882 00a6 3896     		str	r6, [sp, #224]
 360:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 883              		.loc 1 360 5 is_stmt 1 view .LVU245
 360:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 884              		.loc 1 360 26 is_stmt 0 view .LVU246
 885 00a8 3994     		str	r4, [sp, #228]
 361:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 886              		.loc 1 361 5 is_stmt 1 view .LVU247
 361:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 887              		.loc 1 361 27 is_stmt 0 view .LVU248
 888 00aa 3A94     		str	r4, [sp, #232]
 362:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 889              		.loc 1 362 5 is_stmt 1 view .LVU249
 362:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 890              		.loc 1 362 31 is_stmt 0 view .LVU250
 891 00ac 3B95     		str	r5, [sp, #236]
 363:Core/Src/stm32h7xx_hal_msp.c **** 
 892              		.loc 1 363 5 is_stmt 1 view .LVU251
 893 00ae 37A9     		add	r1, sp, #220
 894 00b0 2848     		ldr	r0, .L55+16
 895 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 896              	.LVL44:
 366:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 897              		.loc 1 366 5 view .LVU252
 898 00b6 2246     		mov	r2, r4
 899 00b8 2146     		mov	r1, r4
 900 00ba 2620     		movs	r0, #38
 901 00bc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 902              	.LVL45:
 367:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 903              		.loc 1 367 5 view .LVU253
 904 00c0 2620     		movs	r0, #38
 905 00c2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 906              	.LVL46:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 27


 907 00c6 AFE7     		b	.L45
 908              	.LVL47:
 909              	.L53:
 339:Core/Src/stm32h7xx_hal_msp.c ****     }
 910              		.loc 1 339 7 view .LVU254
 911 00c8 FFF7FEFF 		bl	Error_Handler
 912              	.LVL48:
 913 00cc B7E7     		b	.L47
 914              	.L52:
 380:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 915              		.loc 1 380 5 view .LVU255
 380:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 916              		.loc 1 380 46 is_stmt 0 view .LVU256
 917 00ce 0222     		movs	r2, #2
 918 00d0 0023     		movs	r3, #0
 919 00d2 CDE90623 		strd	r2, [sp, #24]
 381:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 920              		.loc 1 381 5 is_stmt 1 view .LVU257
 382:Core/Src/stm32h7xx_hal_msp.c ****     {
 921              		.loc 1 382 5 view .LVU258
 382:Core/Src/stm32h7xx_hal_msp.c ****     {
 922              		.loc 1 382 9 is_stmt 0 view .LVU259
 923 00d6 06A8     		add	r0, sp, #24
 924 00d8 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 925              	.LVL49:
 382:Core/Src/stm32h7xx_hal_msp.c ****     {
 926              		.loc 1 382 8 view .LVU260
 927 00dc 78BB     		cbnz	r0, .L54
 928              	.L49:
 388:Core/Src/stm32h7xx_hal_msp.c **** 
 929              		.loc 1 388 5 is_stmt 1 view .LVU261
 930              	.LBB16:
 388:Core/Src/stm32h7xx_hal_msp.c **** 
 931              		.loc 1 388 5 view .LVU262
 388:Core/Src/stm32h7xx_hal_msp.c **** 
 932              		.loc 1 388 5 view .LVU263
 933 00de 1B4B     		ldr	r3, .L55+8
 934 00e0 D3F8E820 		ldr	r2, [r3, #232]
 935 00e4 42F48022 		orr	r2, r2, #262144
 936 00e8 C3F8E820 		str	r2, [r3, #232]
 388:Core/Src/stm32h7xx_hal_msp.c **** 
 937              		.loc 1 388 5 view .LVU264
 938 00ec D3F8E820 		ldr	r2, [r3, #232]
 939 00f0 02F48022 		and	r2, r2, #262144
 940 00f4 0492     		str	r2, [sp, #16]
 388:Core/Src/stm32h7xx_hal_msp.c **** 
 941              		.loc 1 388 5 view .LVU265
 942 00f6 049A     		ldr	r2, [sp, #16]
 943              	.LBE16:
 388:Core/Src/stm32h7xx_hal_msp.c **** 
 944              		.loc 1 388 5 view .LVU266
 390:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 945              		.loc 1 390 5 view .LVU267
 946              	.LBB17:
 390:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 947              		.loc 1 390 5 view .LVU268
 390:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 28


 948              		.loc 1 390 5 view .LVU269
 949 00f8 D3F8E020 		ldr	r2, [r3, #224]
 950 00fc 42F00802 		orr	r2, r2, #8
 951 0100 C3F8E020 		str	r2, [r3, #224]
 390:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 952              		.loc 1 390 5 view .LVU270
 953 0104 D3F8E030 		ldr	r3, [r3, #224]
 954 0108 03F00803 		and	r3, r3, #8
 955 010c 0593     		str	r3, [sp, #20]
 390:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 956              		.loc 1 390 5 view .LVU271
 957 010e 059B     		ldr	r3, [sp, #20]
 958              	.LBE17:
 390:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 959              		.loc 1 390 5 view .LVU272
 395:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 960              		.loc 1 395 5 view .LVU273
 395:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 961              		.loc 1 395 25 is_stmt 0 view .LVU274
 962 0110 4FF44073 		mov	r3, #768
 963 0114 3793     		str	r3, [sp, #220]
 396:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 964              		.loc 1 396 5 is_stmt 1 view .LVU275
 396:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 965              		.loc 1 396 26 is_stmt 0 view .LVU276
 966 0116 0223     		movs	r3, #2
 967 0118 3893     		str	r3, [sp, #224]
 397:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 968              		.loc 1 397 5 is_stmt 1 view .LVU277
 397:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 969              		.loc 1 397 26 is_stmt 0 view .LVU278
 970 011a 0024     		movs	r4, #0
 971              	.LVL50:
 397:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 972              		.loc 1 397 26 view .LVU279
 973 011c 3994     		str	r4, [sp, #228]
 398:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 974              		.loc 1 398 5 is_stmt 1 view .LVU280
 398:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 975              		.loc 1 398 27 is_stmt 0 view .LVU281
 976 011e 3A94     		str	r4, [sp, #232]
 399:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 977              		.loc 1 399 5 is_stmt 1 view .LVU282
 399:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 978              		.loc 1 399 31 is_stmt 0 view .LVU283
 979 0120 0723     		movs	r3, #7
 980 0122 3B93     		str	r3, [sp, #236]
 400:Core/Src/stm32h7xx_hal_msp.c **** 
 981              		.loc 1 400 5 is_stmt 1 view .LVU284
 982 0124 37A9     		add	r1, sp, #220
 983 0126 0B48     		ldr	r0, .L55+16
 984 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 985              	.LVL51:
 403:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 986              		.loc 1 403 5 view .LVU285
 987 012c 2246     		mov	r2, r4
 988 012e 2146     		mov	r1, r4
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 29


 989 0130 2720     		movs	r0, #39
 990 0132 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 991              	.LVL52:
 404:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 992              		.loc 1 404 5 view .LVU286
 993 0136 2720     		movs	r0, #39
 994 0138 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 995              	.LVL53:
 996              		.loc 1 410 1 is_stmt 0 view .LVU287
 997 013c 74E7     		b	.L45
 998              	.LVL54:
 999              	.L54:
 384:Core/Src/stm32h7xx_hal_msp.c ****     }
 1000              		.loc 1 384 7 is_stmt 1 view .LVU288
 1001 013e FFF7FEFF 		bl	Error_Handler
 1002              	.LVL55:
 1003 0142 CCE7     		b	.L49
 1004              	.L56:
 1005              		.align	2
 1006              	.L55:
 1007 0144 00440040 		.word	1073759232
 1008 0148 00480040 		.word	1073760256
 1009 014c 00440258 		.word	1476543488
 1010 0150 00000258 		.word	1476526080
 1011 0154 000C0258 		.word	1476529152
 1012              		.cfi_endproc
 1013              	.LFE151:
 1015              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1016              		.align	1
 1017              		.global	HAL_UART_MspDeInit
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1022              	HAL_UART_MspDeInit:
 1023              	.LVL56:
 1024              	.LFB152:
 411:Core/Src/stm32h7xx_hal_msp.c **** 
 412:Core/Src/stm32h7xx_hal_msp.c **** /**
 413:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 414:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 415:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 416:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 417:Core/Src/stm32h7xx_hal_msp.c **** */
 418:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 419:Core/Src/stm32h7xx_hal_msp.c **** {
 1025              		.loc 1 419 1 view -0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 0
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 1029              		.loc 1 419 1 is_stmt 0 view .LVU290
 1030 0000 08B5     		push	{r3, lr}
 1031              	.LCFI18:
 1032              		.cfi_def_cfa_offset 8
 1033              		.cfi_offset 3, -8
 1034              		.cfi_offset 14, -4
 420:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART2)
 1035              		.loc 1 420 3 is_stmt 1 view .LVU291
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 30


 1036              		.loc 1 420 11 is_stmt 0 view .LVU292
 1037 0002 0368     		ldr	r3, [r0]
 1038              		.loc 1 420 5 view .LVU293
 1039 0004 144A     		ldr	r2, .L63
 1040 0006 9342     		cmp	r3, r2
 1041 0008 03D0     		beq	.L61
 421:Core/Src/stm32h7xx_hal_msp.c ****   {
 422:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 423:Core/Src/stm32h7xx_hal_msp.c **** 
 424:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 425:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 426:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 427:Core/Src/stm32h7xx_hal_msp.c **** 
 428:Core/Src/stm32h7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 429:Core/Src/stm32h7xx_hal_msp.c ****     PA3     ------> USART2_RX
 430:Core/Src/stm32h7xx_hal_msp.c ****     PD5     ------> USART2_TX
 431:Core/Src/stm32h7xx_hal_msp.c ****     */
 432:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3);
 433:Core/Src/stm32h7xx_hal_msp.c **** 
 434:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_5);
 435:Core/Src/stm32h7xx_hal_msp.c **** 
 436:Core/Src/stm32h7xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 437:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 438:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 439:Core/Src/stm32h7xx_hal_msp.c **** 
 440:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 441:Core/Src/stm32h7xx_hal_msp.c ****   }
 442:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1042              		.loc 1 442 8 is_stmt 1 view .LVU294
 1043              		.loc 1 442 10 is_stmt 0 view .LVU295
 1044 000a 144A     		ldr	r2, .L63+4
 1045 000c 9342     		cmp	r3, r2
 1046 000e 13D0     		beq	.L62
 1047              	.LVL57:
 1048              	.L57:
 443:Core/Src/stm32h7xx_hal_msp.c ****   {
 444:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 445:Core/Src/stm32h7xx_hal_msp.c **** 
 446:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 447:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 448:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 449:Core/Src/stm32h7xx_hal_msp.c **** 
 450:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 451:Core/Src/stm32h7xx_hal_msp.c ****     PD8     ------> USART3_TX
 452:Core/Src/stm32h7xx_hal_msp.c ****     PD9     ------> USART3_RX
 453:Core/Src/stm32h7xx_hal_msp.c ****     */
 454:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, STLINK_RX_Pin|STLINK_TX_Pin);
 455:Core/Src/stm32h7xx_hal_msp.c **** 
 456:Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 interrupt DeInit */
 457:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 458:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 459:Core/Src/stm32h7xx_hal_msp.c **** 
 460:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 461:Core/Src/stm32h7xx_hal_msp.c ****   }
 462:Core/Src/stm32h7xx_hal_msp.c **** 
 463:Core/Src/stm32h7xx_hal_msp.c **** }
 1049              		.loc 1 463 1 view .LVU296
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 31


 1050 0010 08BD     		pop	{r3, pc}
 1051              	.LVL58:
 1052              	.L61:
 426:Core/Src/stm32h7xx_hal_msp.c **** 
 1053              		.loc 1 426 5 is_stmt 1 view .LVU297
 1054 0012 134A     		ldr	r2, .L63+8
 1055 0014 D2F8E830 		ldr	r3, [r2, #232]
 1056 0018 23F40033 		bic	r3, r3, #131072
 1057 001c C2F8E830 		str	r3, [r2, #232]
 432:Core/Src/stm32h7xx_hal_msp.c **** 
 1058              		.loc 1 432 5 view .LVU298
 1059 0020 0821     		movs	r1, #8
 1060 0022 1048     		ldr	r0, .L63+12
 1061              	.LVL59:
 432:Core/Src/stm32h7xx_hal_msp.c **** 
 1062              		.loc 1 432 5 is_stmt 0 view .LVU299
 1063 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1064              	.LVL60:
 434:Core/Src/stm32h7xx_hal_msp.c **** 
 1065              		.loc 1 434 5 is_stmt 1 view .LVU300
 1066 0028 2021     		movs	r1, #32
 1067 002a 0F48     		ldr	r0, .L63+16
 1068 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1069              	.LVL61:
 437:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 1070              		.loc 1 437 5 view .LVU301
 1071 0030 2620     		movs	r0, #38
 1072 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1073              	.LVL62:
 1074 0036 EBE7     		b	.L57
 1075              	.LVL63:
 1076              	.L62:
 448:Core/Src/stm32h7xx_hal_msp.c **** 
 1077              		.loc 1 448 5 view .LVU302
 1078 0038 094A     		ldr	r2, .L63+8
 1079 003a D2F8E830 		ldr	r3, [r2, #232]
 1080 003e 23F48023 		bic	r3, r3, #262144
 1081 0042 C2F8E830 		str	r3, [r2, #232]
 454:Core/Src/stm32h7xx_hal_msp.c **** 
 1082              		.loc 1 454 5 view .LVU303
 1083 0046 4FF44071 		mov	r1, #768
 1084 004a 0748     		ldr	r0, .L63+16
 1085              	.LVL64:
 454:Core/Src/stm32h7xx_hal_msp.c **** 
 1086              		.loc 1 454 5 is_stmt 0 view .LVU304
 1087 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1088              	.LVL65:
 457:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 1089              		.loc 1 457 5 is_stmt 1 view .LVU305
 1090 0050 2720     		movs	r0, #39
 1091 0052 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1092              	.LVL66:
 1093              		.loc 1 463 1 is_stmt 0 view .LVU306
 1094 0056 DBE7     		b	.L57
 1095              	.L64:
 1096              		.align	2
 1097              	.L63:
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 32


 1098 0058 00440040 		.word	1073759232
 1099 005c 00480040 		.word	1073760256
 1100 0060 00440258 		.word	1476543488
 1101 0064 00000258 		.word	1476526080
 1102 0068 000C0258 		.word	1476529152
 1103              		.cfi_endproc
 1104              	.LFE152:
 1106              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 1107              		.align	1
 1108              		.global	HAL_PCD_MspInit
 1109              		.syntax unified
 1110              		.thumb
 1111              		.thumb_func
 1113              	HAL_PCD_MspInit:
 1114              	.LVL67:
 1115              	.LFB153:
 464:Core/Src/stm32h7xx_hal_msp.c **** 
 465:Core/Src/stm32h7xx_hal_msp.c **** /**
 466:Core/Src/stm32h7xx_hal_msp.c **** * @brief PCD MSP Initialization
 467:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 468:Core/Src/stm32h7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 469:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 470:Core/Src/stm32h7xx_hal_msp.c **** */
 471:Core/Src/stm32h7xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 472:Core/Src/stm32h7xx_hal_msp.c **** {
 1116              		.loc 1 472 1 is_stmt 1 view -0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 224
 1119              		@ frame_needed = 0, uses_anonymous_args = 0
 1120              		.loc 1 472 1 is_stmt 0 view .LVU308
 1121 0000 70B5     		push	{r4, r5, r6, lr}
 1122              	.LCFI19:
 1123              		.cfi_def_cfa_offset 16
 1124              		.cfi_offset 4, -16
 1125              		.cfi_offset 5, -12
 1126              		.cfi_offset 6, -8
 1127              		.cfi_offset 14, -4
 1128 0002 B8B0     		sub	sp, sp, #224
 1129              	.LCFI20:
 1130              		.cfi_def_cfa_offset 240
 1131 0004 0446     		mov	r4, r0
 473:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1132              		.loc 1 473 3 is_stmt 1 view .LVU309
 1133              		.loc 1 473 20 is_stmt 0 view .LVU310
 1134 0006 0021     		movs	r1, #0
 1135 0008 3391     		str	r1, [sp, #204]
 1136 000a 3491     		str	r1, [sp, #208]
 1137 000c 3591     		str	r1, [sp, #212]
 1138 000e 3691     		str	r1, [sp, #216]
 1139 0010 3791     		str	r1, [sp, #220]
 474:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1140              		.loc 1 474 3 is_stmt 1 view .LVU311
 1141              		.loc 1 474 28 is_stmt 0 view .LVU312
 1142 0012 C022     		movs	r2, #192
 1143 0014 02A8     		add	r0, sp, #8
 1144              	.LVL68:
 1145              		.loc 1 474 28 view .LVU313
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 33


 1146 0016 FFF7FEFF 		bl	memset
 1147              	.LVL69:
 475:Core/Src/stm32h7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1148              		.loc 1 475 3 is_stmt 1 view .LVU314
 1149              		.loc 1 475 10 is_stmt 0 view .LVU315
 1150 001a 2268     		ldr	r2, [r4]
 1151              		.loc 1 475 5 view .LVU316
 1152 001c 244B     		ldr	r3, .L71
 1153 001e 9A42     		cmp	r2, r3
 1154 0020 01D0     		beq	.L69
 1155              	.LVL70:
 1156              	.L65:
 476:Core/Src/stm32h7xx_hal_msp.c ****   {
 477:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 478:Core/Src/stm32h7xx_hal_msp.c **** 
 479:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 480:Core/Src/stm32h7xx_hal_msp.c **** 
 481:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 482:Core/Src/stm32h7xx_hal_msp.c ****   */
 483:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 484:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 485:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 486:Core/Src/stm32h7xx_hal_msp.c ****     {
 487:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 488:Core/Src/stm32h7xx_hal_msp.c ****     }
 489:Core/Src/stm32h7xx_hal_msp.c **** 
 490:Core/Src/stm32h7xx_hal_msp.c ****   /** Enable USB Voltage detector
 491:Core/Src/stm32h7xx_hal_msp.c ****   */
 492:Core/Src/stm32h7xx_hal_msp.c ****     HAL_PWREx_EnableUSBVoltageDetector();
 493:Core/Src/stm32h7xx_hal_msp.c **** 
 494:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 495:Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 496:Core/Src/stm32h7xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 497:Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 498:Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 499:Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 500:Core/Src/stm32h7xx_hal_msp.c ****     */
 501:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 502:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 503:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 504:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 505:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 506:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 507:Core/Src/stm32h7xx_hal_msp.c **** 
 508:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 509:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 510:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 511:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 512:Core/Src/stm32h7xx_hal_msp.c **** 
 513:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 514:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 515:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 516:Core/Src/stm32h7xx_hal_msp.c **** 
 517:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 518:Core/Src/stm32h7xx_hal_msp.c ****   }
 519:Core/Src/stm32h7xx_hal_msp.c **** 
 520:Core/Src/stm32h7xx_hal_msp.c **** }
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 34


 1157              		.loc 1 520 1 view .LVU317
 1158 0022 38B0     		add	sp, sp, #224
 1159              	.LCFI21:
 1160              		.cfi_remember_state
 1161              		.cfi_def_cfa_offset 16
 1162              		@ sp needed
 1163 0024 70BD     		pop	{r4, r5, r6, pc}
 1164              	.LVL71:
 1165              	.L69:
 1166              	.LCFI22:
 1167              		.cfi_restore_state
 483:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 1168              		.loc 1 483 5 is_stmt 1 view .LVU318
 483:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 1169              		.loc 1 483 46 is_stmt 0 view .LVU319
 1170 0026 4FF48022 		mov	r2, #262144
 1171 002a 0023     		movs	r3, #0
 1172 002c CDE90223 		strd	r2, [sp, #8]
 484:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1173              		.loc 1 484 5 is_stmt 1 view .LVU320
 484:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1174              		.loc 1 484 43 is_stmt 0 view .LVU321
 1175 0030 4FF48013 		mov	r3, #1048576
 1176 0034 2493     		str	r3, [sp, #144]
 485:Core/Src/stm32h7xx_hal_msp.c ****     {
 1177              		.loc 1 485 5 is_stmt 1 view .LVU322
 485:Core/Src/stm32h7xx_hal_msp.c ****     {
 1178              		.loc 1 485 9 is_stmt 0 view .LVU323
 1179 0036 02A8     		add	r0, sp, #8
 1180 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1181              	.LVL72:
 485:Core/Src/stm32h7xx_hal_msp.c ****     {
 1182              		.loc 1 485 8 view .LVU324
 1183 003c 0028     		cmp	r0, #0
 1184 003e 33D1     		bne	.L70
 1185              	.L67:
 492:Core/Src/stm32h7xx_hal_msp.c **** 
 1186              		.loc 1 492 5 is_stmt 1 view .LVU325
 1187 0040 FFF7FEFF 		bl	HAL_PWREx_EnableUSBVoltageDetector
 1188              	.LVL73:
 494:Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1189              		.loc 1 494 5 view .LVU326
 1190              	.LBB18:
 494:Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1191              		.loc 1 494 5 view .LVU327
 494:Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1192              		.loc 1 494 5 view .LVU328
 1193 0044 1B4C     		ldr	r4, .L71+4
 1194              	.LVL74:
 494:Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1195              		.loc 1 494 5 is_stmt 0 view .LVU329
 1196 0046 D4F8E030 		ldr	r3, [r4, #224]
 1197 004a 43F00103 		orr	r3, r3, #1
 1198 004e C4F8E030 		str	r3, [r4, #224]
 494:Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1199              		.loc 1 494 5 is_stmt 1 view .LVU330
 1200 0052 D4F8E030 		ldr	r3, [r4, #224]
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 35


 1201 0056 03F00103 		and	r3, r3, #1
 1202 005a 0093     		str	r3, [sp]
 494:Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1203              		.loc 1 494 5 view .LVU331
 1204 005c 009B     		ldr	r3, [sp]
 1205              	.LBE18:
 494:Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1206              		.loc 1 494 5 view .LVU332
 501:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1207              		.loc 1 501 5 view .LVU333
 501:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1208              		.loc 1 501 25 is_stmt 0 view .LVU334
 1209 005e 4FF4C853 		mov	r3, #6400
 1210 0062 3393     		str	r3, [sp, #204]
 502:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1211              		.loc 1 502 5 is_stmt 1 view .LVU335
 502:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1212              		.loc 1 502 26 is_stmt 0 view .LVU336
 1213 0064 0223     		movs	r3, #2
 1214 0066 3493     		str	r3, [sp, #208]
 503:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1215              		.loc 1 503 5 is_stmt 1 view .LVU337
 503:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1216              		.loc 1 503 26 is_stmt 0 view .LVU338
 1217 0068 0025     		movs	r5, #0
 1218 006a 3595     		str	r5, [sp, #212]
 504:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 1219              		.loc 1 504 5 is_stmt 1 view .LVU339
 504:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 1220              		.loc 1 504 27 is_stmt 0 view .LVU340
 1221 006c 3695     		str	r5, [sp, #216]
 505:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1222              		.loc 1 505 5 is_stmt 1 view .LVU341
 505:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1223              		.loc 1 505 31 is_stmt 0 view .LVU342
 1224 006e 0A23     		movs	r3, #10
 1225 0070 3793     		str	r3, [sp, #220]
 506:Core/Src/stm32h7xx_hal_msp.c **** 
 1226              		.loc 1 506 5 is_stmt 1 view .LVU343
 1227 0072 114E     		ldr	r6, .L71+8
 1228 0074 33A9     		add	r1, sp, #204
 1229 0076 3046     		mov	r0, r6
 1230 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 1231              	.LVL75:
 508:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1232              		.loc 1 508 5 view .LVU344
 508:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1233              		.loc 1 508 25 is_stmt 0 view .LVU345
 1234 007c 4FF40073 		mov	r3, #512
 1235 0080 3393     		str	r3, [sp, #204]
 509:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1236              		.loc 1 509 5 is_stmt 1 view .LVU346
 509:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1237              		.loc 1 509 26 is_stmt 0 view .LVU347
 1238 0082 3495     		str	r5, [sp, #208]
 510:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1239              		.loc 1 510 5 is_stmt 1 view .LVU348
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 36


 510:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1240              		.loc 1 510 26 is_stmt 0 view .LVU349
 1241 0084 3595     		str	r5, [sp, #212]
 511:Core/Src/stm32h7xx_hal_msp.c **** 
 1242              		.loc 1 511 5 is_stmt 1 view .LVU350
 1243 0086 33A9     		add	r1, sp, #204
 1244 0088 3046     		mov	r0, r6
 1245 008a FFF7FEFF 		bl	HAL_GPIO_Init
 1246              	.LVL76:
 514:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1247              		.loc 1 514 5 view .LVU351
 1248              	.LBB19:
 514:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1249              		.loc 1 514 5 view .LVU352
 514:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1250              		.loc 1 514 5 view .LVU353
 1251 008e D4F8D830 		ldr	r3, [r4, #216]
 1252 0092 43F00063 		orr	r3, r3, #134217728
 1253 0096 C4F8D830 		str	r3, [r4, #216]
 514:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1254              		.loc 1 514 5 view .LVU354
 1255 009a D4F8D830 		ldr	r3, [r4, #216]
 1256 009e 03F00063 		and	r3, r3, #134217728
 1257 00a2 0193     		str	r3, [sp, #4]
 514:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1258              		.loc 1 514 5 view .LVU355
 1259 00a4 019B     		ldr	r3, [sp, #4]
 1260              	.LBE19:
 514:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 1261              		.loc 1 514 5 view .LVU356
 1262              		.loc 1 520 1 is_stmt 0 view .LVU357
 1263 00a6 BCE7     		b	.L65
 1264              	.LVL77:
 1265              	.L70:
 487:Core/Src/stm32h7xx_hal_msp.c ****     }
 1266              		.loc 1 487 7 is_stmt 1 view .LVU358
 1267 00a8 FFF7FEFF 		bl	Error_Handler
 1268              	.LVL78:
 1269 00ac C8E7     		b	.L67
 1270              	.L72:
 1271 00ae 00BF     		.align	2
 1272              	.L71:
 1273 00b0 00000840 		.word	1074266112
 1274 00b4 00440258 		.word	1476543488
 1275 00b8 00000258 		.word	1476526080
 1276              		.cfi_endproc
 1277              	.LFE153:
 1279              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1280              		.align	1
 1281              		.global	HAL_PCD_MspDeInit
 1282              		.syntax unified
 1283              		.thumb
 1284              		.thumb_func
 1286              	HAL_PCD_MspDeInit:
 1287              	.LVL79:
 1288              	.LFB154:
 521:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 37


 522:Core/Src/stm32h7xx_hal_msp.c **** /**
 523:Core/Src/stm32h7xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 524:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 525:Core/Src/stm32h7xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 526:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 527:Core/Src/stm32h7xx_hal_msp.c **** */
 528:Core/Src/stm32h7xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 529:Core/Src/stm32h7xx_hal_msp.c **** {
 1289              		.loc 1 529 1 view -0
 1290              		.cfi_startproc
 1291              		@ args = 0, pretend = 0, frame = 0
 1292              		@ frame_needed = 0, uses_anonymous_args = 0
 1293              		.loc 1 529 1 is_stmt 0 view .LVU360
 1294 0000 08B5     		push	{r3, lr}
 1295              	.LCFI23:
 1296              		.cfi_def_cfa_offset 8
 1297              		.cfi_offset 3, -8
 1298              		.cfi_offset 14, -4
 530:Core/Src/stm32h7xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1299              		.loc 1 530 3 is_stmt 1 view .LVU361
 1300              		.loc 1 530 10 is_stmt 0 view .LVU362
 1301 0002 0268     		ldr	r2, [r0]
 1302              		.loc 1 530 5 view .LVU363
 1303 0004 084B     		ldr	r3, .L77
 1304 0006 9A42     		cmp	r2, r3
 1305 0008 00D0     		beq	.L76
 1306              	.LVL80:
 1307              	.L73:
 531:Core/Src/stm32h7xx_hal_msp.c ****   {
 532:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 533:Core/Src/stm32h7xx_hal_msp.c **** 
 534:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 535:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 536:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 537:Core/Src/stm32h7xx_hal_msp.c **** 
 538:Core/Src/stm32h7xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 539:Core/Src/stm32h7xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 540:Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 541:Core/Src/stm32h7xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 542:Core/Src/stm32h7xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 543:Core/Src/stm32h7xx_hal_msp.c ****     */
 544:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12);
 545:Core/Src/stm32h7xx_hal_msp.c **** 
 546:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 547:Core/Src/stm32h7xx_hal_msp.c **** 
 548:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 549:Core/Src/stm32h7xx_hal_msp.c ****   }
 550:Core/Src/stm32h7xx_hal_msp.c **** 
 551:Core/Src/stm32h7xx_hal_msp.c **** }
 1308              		.loc 1 551 1 view .LVU364
 1309 000a 08BD     		pop	{r3, pc}
 1310              	.LVL81:
 1311              	.L76:
 536:Core/Src/stm32h7xx_hal_msp.c **** 
 1312              		.loc 1 536 5 is_stmt 1 view .LVU365
 1313 000c 074A     		ldr	r2, .L77+4
 1314 000e D2F8D830 		ldr	r3, [r2, #216]
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 38


 1315 0012 23F00063 		bic	r3, r3, #134217728
 1316 0016 C2F8D830 		str	r3, [r2, #216]
 544:Core/Src/stm32h7xx_hal_msp.c **** 
 1317              		.loc 1 544 5 view .LVU366
 1318 001a 4FF4D851 		mov	r1, #6912
 1319 001e 0448     		ldr	r0, .L77+8
 1320              	.LVL82:
 544:Core/Src/stm32h7xx_hal_msp.c **** 
 1321              		.loc 1 544 5 is_stmt 0 view .LVU367
 1322 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1323              	.LVL83:
 1324              		.loc 1 551 1 view .LVU368
 1325 0024 F1E7     		b	.L73
 1326              	.L78:
 1327 0026 00BF     		.align	2
 1328              	.L77:
 1329 0028 00000840 		.word	1074266112
 1330 002c 00440258 		.word	1476543488
 1331 0030 00000258 		.word	1476526080
 1332              		.cfi_endproc
 1333              	.LFE154:
 1335              		.text
 1336              	.Letext0:
 1337              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1338              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1339              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 1340              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1341              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 1342              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1343              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1344              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 1345              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 1346              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1347              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1348              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
 1349              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pcd.h"
 1350              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1351              		.file 16 "Core/Inc/main.h"
 1352              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 1353              		.file 18 "<built-in>"
ARM GAS  C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s 			page 39


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:61     .text.HAL_MspInit:00000020 $d
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:66     .text.HAL_ETH_MspInit:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:72     .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:314    .text.HAL_ETH_MspInit:00000120 $d
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:324    .text.HAL_ETH_MspDeInit:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:330    .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:396    .text.HAL_ETH_MspDeInit:00000058 $d
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:406    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:412    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:557    .text.HAL_SPI_MspInit:0000009c $d
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:564    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:570    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:617    .text.HAL_SPI_MspDeInit:0000002c $d
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:624    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:630    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:676    .text.HAL_TIM_Base_MspInit:0000002c $d
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:682    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:688    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:717    .text.HAL_TIM_Base_MspDeInit:0000001c $d
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:723    .text.HAL_UART_MspInit:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:729    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:1007   .text.HAL_UART_MspInit:00000144 $d
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:1016   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:1022   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:1098   .text.HAL_UART_MspDeInit:00000058 $d
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:1107   .text.HAL_PCD_MspInit:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:1113   .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:1273   .text.HAL_PCD_MspInit:000000b0 $d
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:1280   .text.HAL_PCD_MspDeInit:00000000 $t
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:1286   .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
C:\Users\PgRick\AppData\Local\Temp\cc4VS1Jl.s:1329   .text.HAL_PCD_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
HAL_NVIC_DisableIRQ
HAL_PWREx_EnableUSBVoltageDetector
