{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359590250819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359590250819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 21:57:30 2013 " "Processing started: Wed Jan 30 21:57:30 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359590250819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359590250819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semaphore -c semaphore " "Command: quartus_map --read_settings_files=on --write_settings_files=off semaphore -c semaphore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359590250819 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359590251506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semaphore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semaphore-behaviour " "Found design unit 1: semaphore-behaviour" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359590252631 ""} { "Info" "ISGN_ENTITY_NAME" "1 semaphore " "Found entity 1: semaphore" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359590252631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359590252631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/mestrado/sistemasvlsi/timer_ctl/timer_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/mestrado/sistemasvlsi/timer_ctl/timer_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ctl-timer_behaviour " "Found design unit 1: timer_ctl-timer_behaviour" {  } { { "../timer_ctl/timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359590252647 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ctl " "Found entity 1: timer_ctl" {  } { { "../timer_ctl/timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359590252647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359590252647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/mestrado/sistemasvlsi/clk_converter/clk_converter_60hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/mestrado/sistemasvlsi/clk_converter/clk_converter_60hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_converter_60hz-behaviour_clk_converter " "Found design unit 1: clk_converter_60hz-behaviour_clk_converter" {  } { { "../clk_converter/clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359590252663 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_converter_60hz " "Found entity 1: clk_converter_60hz" {  } { { "../clk_converter/clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359590252663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359590252663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semaphore " "Elaborating entity \"semaphore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1359590252788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_ctl timer_ctl:timer_ctl_ports " "Elaborating entity \"timer_ctl\" for hierarchy \"timer_ctl:timer_ctl_ports\"" {  } { { "semaphore.vhd" "timer_ctl_ports" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359590252803 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_converter_reset timer_ctl.vhd(27) " "VHDL Signal Declaration warning at timer_ctl.vhd(27): used explicit default value for signal \"clk_converter_reset\" because signal was never assigned a value" {  } { { "../timer_ctl/timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1359590252803 "|semaphore|timer_ctl:timer_ctl_ports"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_converter_60hz timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports " "Elaborating entity \"clk_converter_60hz\" for hierarchy \"timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\"" {  } { { "../timer_ctl/timer_ctl.vhd" "clk_converter_ports" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359590252819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1359590257131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1359590258381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1359590258381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359590258600 "|semaphore|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1359590258600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1359590258600 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1359590258600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1359590258600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1359590258600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359590258694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 21:57:38 2013 " "Processing ended: Wed Jan 30 21:57:38 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359590258694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359590258694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359590258694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359590258694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359590260756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359590260756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 21:57:40 2013 " "Processing started: Wed Jan 30 21:57:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359590260756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359590260756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off semaphore -c semaphore " "Command: quartus_fit --read_settings_files=off --write_settings_files=off semaphore -c semaphore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359590260756 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359590261038 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semaphore EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"semaphore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1359590261100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359590261491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359590261491 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1359590261834 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1359590261913 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1359590262616 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1359590262616 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1359590262616 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1359590262616 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/" { { 0 { 0 ""} 0 213 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1359590262616 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/" { { 0 { 0 ""} 0 215 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1359590262616 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/" { { 0 { 0 ""} 0 217 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1359590262616 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1359590262616 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1359590262631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semaphore.sdc " "Synopsys Design Constraints File file not found: 'semaphore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1359590268913 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1359590268913 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1359590268913 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1359590268913 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1359590268913 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp  " "Automatically promoted node timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1359590268928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp~0 " "Destination node timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp~0" {  } { { "../clk_converter/clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 29 -1 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/" { { 0 { 0 ""} 0 98 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1359590268928 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1359590268928 ""}  } { { "../clk_converter/clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 29 -1 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/" { { 0 { 0 ""} 0 47 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1359590268928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1359590269569 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1359590269569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1359590269569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1359590269569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1359590269569 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1359590269569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1359590269584 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1359590269584 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1359590269584 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359590269600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1359590272663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359590272897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1359590272897 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1359590274069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359590274069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1359590275022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X9_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y10" {  } { { "loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y10"} 0 0 10 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1359590277725 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1359590277725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1359590278319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1359590278319 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1359590278319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1359590278538 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1359590278866 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1359590279038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1359590279569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359590288069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 21:58:08 2013 " "Processing ended: Wed Jan 30 21:58:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359590288069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359590288069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359590288069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359590288069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359590291459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359590291459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 21:58:11 2013 " "Processing started: Wed Jan 30 21:58:11 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359590291459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359590291459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off semaphore -c semaphore " "Command: quartus_asm --read_settings_files=off --write_settings_files=off semaphore -c semaphore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359590291459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359590294741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359590294741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 21:58:10 2013 " "Processing started: Wed Jan 30 21:58:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359590294741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359590294741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta semaphore -c semaphore " "Command: quartus_sta semaphore -c semaphore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359590294741 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1359590295256 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1359590295538 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1359590295647 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359590297209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359590297866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1359590297866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359590298397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 21:58:18 2013 " "Processing ended: Wed Jan 30 21:58:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359590298397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359590298397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359590298397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359590298397 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semaphore.sdc " "Synopsys Design Constraints File file not found: 'semaphore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1359590299319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1359590299319 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp " "create_clock -period 1.000 -name timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1359590299319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1359590299319 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1359590299319 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1359590299694 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1359590299694 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1359590299709 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1359590299788 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1359590299819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.495 " "Worst-case setup slack is -2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.495       -46.088 clk  " "   -2.495       -46.088 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.767       -19.340 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp  " "   -1.767       -19.340 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359590299834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.005 " "Worst-case hold slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005        -0.005 clk  " "   -0.005        -0.005 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp  " "    0.357         0.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359590299897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359590299897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359590299913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -36.000 clk  " "   -3.000       -36.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp  " "   -1.000       -18.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590299913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359590299913 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1359590300131 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1359590300163 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1359590301538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1359590301678 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1359590301694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.125 " "Worst-case setup slack is -2.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125       -36.809 clk  " "   -2.125       -36.809 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.496       -15.825 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp  " "   -1.496       -15.825 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359590301741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.060 " "Worst-case hold slack is -0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060        -0.060 clk  " "   -0.060        -0.060 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp  " "    0.312         0.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359590301756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359590301772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359590301772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -36.000 clk  " "   -3.000       -36.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp  " "   -1.000       -18.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590301788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359590301788 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1359590302038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1359590302350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1359590302397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.939 " "Worst-case setup slack is -0.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939       -12.406 clk  " "   -0.939       -12.406 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534        -5.167 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp  " "   -0.534        -5.167 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359590302413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018         0.000 clk  " "    0.018         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp  " "    0.187         0.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359590302428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359590302444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1359590302459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -39.387 clk  " "   -3.000       -39.387 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp  " "   -1.000       -18.000 timer_ctl:timer_ctl_ports\|clk_converter_60hz:clk_converter_ports\|clock_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1359590302506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1359590302506 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1359590303475 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1359590303475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359590303725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 21:58:23 2013 " "Processing ended: Wed Jan 30 21:58:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359590303725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359590303725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359590303725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359590303725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359590306381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359590306381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 21:58:26 2013 " "Processing started: Wed Jan 30 21:58:26 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359590306381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359590306381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off semaphore -c semaphore " "Command: quartus_eda --read_settings_files=off --write_settings_files=off semaphore -c semaphore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359590306381 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "semaphore_6_1200mv_85c_slow.vho Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/ simulation " "Generated file semaphore_6_1200mv_85c_slow.vho in folder \"Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359590307928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "semaphore_6_1200mv_0c_slow.vho Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/ simulation " "Generated file semaphore_6_1200mv_0c_slow.vho in folder \"Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359590308069 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "semaphore_min_1200mv_0c_fast.vho Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/ simulation " "Generated file semaphore_min_1200mv_0c_fast.vho in folder \"Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359590308194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "semaphore.vho Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/ simulation " "Generated file semaphore.vho in folder \"Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359590308319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "semaphore_6_1200mv_85c_vhd_slow.sdo Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/ simulation " "Generated file semaphore_6_1200mv_85c_vhd_slow.sdo in folder \"Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359590308444 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "semaphore_6_1200mv_0c_vhd_slow.sdo Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/ simulation " "Generated file semaphore_6_1200mv_0c_vhd_slow.sdo in folder \"Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359590308616 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "semaphore_min_1200mv_0c_vhd_fast.sdo Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/ simulation " "Generated file semaphore_min_1200mv_0c_vhd_fast.sdo in folder \"Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359590308788 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "semaphore_vhd.sdo Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/ simulation " "Generated file semaphore_vhd.sdo in folder \"Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1359590308897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359590309038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 21:58:29 2013 " "Processing ended: Wed Jan 30 21:58:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359590309038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359590309038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359590309038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359590309038 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1359590309850 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359590309850 ""}
