

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Wed Nov  1 03:33:00 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2533841069|  2533971629|  25.338 sec|  25.340 sec|  2533841070|  2533971630|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |                             |                  |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |           Instance          |      Module      |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |grp_srcnn_Pipeline_1_fu_226  |srcnn_Pipeline_1  |     4161602|     4161602|   41.616 ms|   41.616 ms|     4161602|     4161602|       no|
        |grp_srcnn_Pipeline_2_fu_233  |srcnn_Pipeline_2  |     2080802|     2080802|   20.808 ms|   20.808 ms|     2080802|     2080802|       no|
        |grp_srcnn_Pipeline_3_fu_240  |srcnn_Pipeline_3  |       65027|       65027|    0.650 ms|    0.650 ms|       65027|       65027|       no|
        |grp_conv1_fu_247             |conv1             |  1532463233|  1532593793|  15.325 sec|  15.326 sec|  1532463233|  1532593793|       no|
        |grp_conv2_fu_282             |conv2             |   691303951|   691303951|   6.913 sec|   6.913 sec|   691303951|   691303951|       no|
        |grp_conv3_fu_315             |conv3             |   303766426|   303766426|   3.038 sec|   3.038 sec|   303766426|   303766426|       no|
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      139|   21|   42999|  54472|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    798|    -|
|Register         |        -|    -|     701|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      139|   21|   43700|  55270|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       32|    5|      30|     78|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                      |control_s_axi                   |        0|   0|    526|    936|    0|
    |grp_conv1_fu_247                     |conv1                           |       80|  10|   5555|   8818|    0|
    |grp_conv2_fu_282                     |conv2                           |       38|   4|  31310|  37593|    0|
    |grp_conv3_fu_315                     |conv3                           |        9|   2|   2695|   4387|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U259  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|    227|    214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U261     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|      0|      0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U260   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|    128|    135|    0|
    |input_r_m_axi_U                      |input_r_m_axi                   |        4|   0|    830|    694|    0|
    |output_r_m_axi_U                     |output_r_m_axi                  |        4|   0|    830|    694|    0|
    |params_m_axi_U                       |params_m_axi                    |        4|   0|    830|    694|    0|
    |grp_srcnn_Pipeline_1_fu_226          |srcnn_Pipeline_1                |        0|   0|     25|    107|    0|
    |grp_srcnn_Pipeline_2_fu_233          |srcnn_Pipeline_2                |        0|   0|     24|    105|    0|
    |grp_srcnn_Pipeline_3_fu_240          |srcnn_Pipeline_3                |        0|   0|     19|     95|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                |      139|  21|  42999|  54472|    0|
    +-------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  145|         30|    1|         30|
    |grp_fu_471_ce      |   20|          4|    1|          4|
    |grp_fu_471_p0      |   20|          4|   32|        128|
    |grp_fu_471_p1      |   20|          4|   32|        128|
    |grp_fu_475_ce      |   20|          4|    1|          4|
    |grp_fu_475_p0      |   20|          4|   32|        128|
    |grp_fu_475_p1      |   20|          4|   32|        128|
    |grp_fu_479_ce      |   14|          3|    1|          3|
    |grp_fu_479_opcode  |   14|          3|    5|         15|
    |grp_fu_479_p0      |   14|          3|   32|         96|
    |grp_fu_479_p1      |   14|          3|   32|         96|
    |input_r_ARVALID    |    9|          2|    1|          2|
    |input_r_RREADY     |    9|          2|    1|          2|
    |output_r_ARADDR    |   14|          3|   64|        192|
    |output_r_ARLEN     |   14|          3|   32|         96|
    |output_r_ARVALID   |   14|          3|    1|          3|
    |output_r_AWADDR    |   54|         10|   64|        640|
    |output_r_AWLEN     |   54|         10|   32|        320|
    |output_r_AWVALID   |   43|          8|    1|          8|
    |output_r_BREADY    |   43|          8|    1|          8|
    |output_r_RREADY    |   14|          3|    1|          3|
    |output_r_WDATA     |   37|          7|   32|        224|
    |output_r_WSTRB     |   37|          7|    4|         28|
    |output_r_WVALID    |   37|          7|    1|          7|
    |output_r_blk_n_AW  |    9|          2|    1|          2|
    |output_r_blk_n_B   |    9|          2|    1|          2|
    |params_ARADDR      |   20|          4|   64|        256|
    |params_ARLEN       |   20|          4|   32|        128|
    |params_ARVALID     |   20|          4|    1|          4|
    |params_RREADY      |   20|          4|    1|          4|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  798|        159|  536|       2689|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  29|   0|   29|          0|
    |conv1_output_ftmap_read_reg_417           |  64|   0|   64|          0|
    |conv1_weights_read_reg_423                |  64|   0|   64|          0|
    |conv2_output_ftmap_read_reg_406           |  64|   0|   64|          0|
    |conv2_weights_read_reg_412                |  64|   0|   64|          0|
    |conv3_weights_read_reg_401                |  64|   0|   64|          0|
    |empty_78_reg_466                          |  32|   0|   32|          0|
    |grp_conv1_fu_247_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv2_fu_282_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv3_fu_315_ap_start_reg             |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_1_fu_226_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_2_fu_233_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_3_fu_240_ap_start_reg  |   1|   0|    1|          0|
    |input_ftmap_read_reg_428                  |  64|   0|   64|          0|
    |output_ftmap_read_reg_396                 |  64|   0|   64|          0|
    |trunc_ln1_reg_439                         |  62|   0|   62|          0|
    |trunc_ln2_reg_445                         |  62|   0|   62|          0|
    |trunc_ln_reg_433                          |  62|   0|   62|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 701|   0|  701|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|         srcnn|  return value|
|m_axi_input_r_AWVALID    |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWREADY    |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWADDR     |  out|   64|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWID       |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWLEN      |  out|    8|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWSIZE     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWBURST    |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWLOCK     |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWCACHE    |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWPROT     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWQOS      |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWREGION   |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_AWUSER     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WVALID     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WREADY     |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WDATA      |  out|   32|       m_axi|       input_r|       pointer|
|m_axi_input_r_WSTRB      |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_WLAST      |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WID        |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_WUSER      |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARVALID    |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARREADY    |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARADDR     |  out|   64|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARID       |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARLEN      |  out|    8|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARSIZE     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARBURST    |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARLOCK     |  out|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARCACHE    |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARPROT     |  out|    3|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARQOS      |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARREGION   |  out|    4|       m_axi|       input_r|       pointer|
|m_axi_input_r_ARUSER     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RVALID     |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RREADY     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RDATA      |   in|   32|       m_axi|       input_r|       pointer|
|m_axi_input_r_RLAST      |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RID        |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RUSER      |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_RRESP      |   in|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_BVALID     |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_BREADY     |  out|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_BRESP      |   in|    2|       m_axi|       input_r|       pointer|
|m_axi_input_r_BID        |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_input_r_BUSER      |   in|    1|       m_axi|       input_r|       pointer|
|m_axi_params_AWVALID     |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_AWREADY     |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_AWADDR      |  out|   64|       m_axi|        params|       pointer|
|m_axi_params_AWID        |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_AWLEN       |  out|    8|       m_axi|        params|       pointer|
|m_axi_params_AWSIZE      |  out|    3|       m_axi|        params|       pointer|
|m_axi_params_AWBURST     |  out|    2|       m_axi|        params|       pointer|
|m_axi_params_AWLOCK      |  out|    2|       m_axi|        params|       pointer|
|m_axi_params_AWCACHE     |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_AWPROT      |  out|    3|       m_axi|        params|       pointer|
|m_axi_params_AWQOS       |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_AWREGION    |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_AWUSER      |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_WVALID      |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_WREADY      |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_WDATA       |  out|   32|       m_axi|        params|       pointer|
|m_axi_params_WSTRB       |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_WLAST       |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_WID         |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_WUSER       |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_ARVALID     |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_ARREADY     |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_ARADDR      |  out|   64|       m_axi|        params|       pointer|
|m_axi_params_ARID        |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_ARLEN       |  out|    8|       m_axi|        params|       pointer|
|m_axi_params_ARSIZE      |  out|    3|       m_axi|        params|       pointer|
|m_axi_params_ARBURST     |  out|    2|       m_axi|        params|       pointer|
|m_axi_params_ARLOCK      |  out|    2|       m_axi|        params|       pointer|
|m_axi_params_ARCACHE     |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_ARPROT      |  out|    3|       m_axi|        params|       pointer|
|m_axi_params_ARQOS       |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_ARREGION    |  out|    4|       m_axi|        params|       pointer|
|m_axi_params_ARUSER      |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_RVALID      |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_RREADY      |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_RDATA       |   in|   32|       m_axi|        params|       pointer|
|m_axi_params_RLAST       |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_RID         |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_RUSER       |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_RRESP       |   in|    2|       m_axi|        params|       pointer|
|m_axi_params_BVALID      |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_BREADY      |  out|    1|       m_axi|        params|       pointer|
|m_axi_params_BRESP       |   in|    2|       m_axi|        params|       pointer|
|m_axi_params_BID         |   in|    1|       m_axi|        params|       pointer|
|m_axi_params_BUSER       |   in|    1|       m_axi|        params|       pointer|
|m_axi_output_r_AWVALID   |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWREADY   |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWADDR    |  out|   64|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWID      |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWLEN     |  out|    8|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWSIZE    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWBURST   |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWLOCK    |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWCACHE   |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWPROT    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWQOS     |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWREGION  |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_AWUSER    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WVALID    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WREADY    |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WDATA     |  out|   32|       m_axi|      output_r|       pointer|
|m_axi_output_r_WSTRB     |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_WLAST     |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WID       |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_WUSER     |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARVALID   |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARREADY   |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARADDR    |  out|   64|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARID      |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARLEN     |  out|    8|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARSIZE    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARBURST   |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARLOCK    |  out|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARCACHE   |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARPROT    |  out|    3|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARQOS     |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARREGION  |  out|    4|       m_axi|      output_r|       pointer|
|m_axi_output_r_ARUSER    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RVALID    |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RREADY    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RDATA     |   in|   32|       m_axi|      output_r|       pointer|
|m_axi_output_r_RLAST     |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RID       |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RUSER     |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_RRESP     |   in|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_BVALID    |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_BREADY    |  out|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_BRESP     |   in|    2|       m_axi|      output_r|       pointer|
|m_axi_output_r_BID       |   in|    1|       m_axi|      output_r|       pointer|
|m_axi_output_r_BUSER     |   in|    1|       m_axi|      output_r|       pointer|
|conv1_biases_address0    |  out|    6|   ap_memory|  conv1_biases|         array|
|conv1_biases_ce0         |  out|    1|   ap_memory|  conv1_biases|         array|
|conv1_biases_q0          |   in|   32|   ap_memory|  conv1_biases|         array|
|conv2_biases_address0    |  out|    5|   ap_memory|  conv2_biases|         array|
|conv2_biases_ce0         |  out|    1|   ap_memory|  conv2_biases|         array|
|conv2_biases_q0          |   in|   32|   ap_memory|  conv2_biases|         array|
|conv3_biases             |   in|   32|     ap_none|  conv3_biases|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:6]   --->   Operation 30 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:6]   --->   Operation 31 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%conv2_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 32 'read' 'conv2_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:6]   --->   Operation 33 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%conv1_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 34 'read' 'conv1_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights" [src/srcnn.cpp:6]   --->   Operation 35 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap" [src/srcnn.cpp:6]   --->   Operation 36 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:37]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:38]   --->   Operation 38 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:39]   --->   Operation 39 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i62 %trunc_ln" [src/srcnn.cpp:37]   --->   Operation 40 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 %sext_ln37" [src/srcnn.cpp:37]   --->   Operation 41 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %output_r_addr, i32 4161600" [src/srcnn.cpp:37]   --->   Operation 42 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln37 = call void @srcnn_Pipeline_1, i32 %output_r, i62 %trunc_ln" [src/srcnn.cpp:37]   --->   Operation 43 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln37 = call void @srcnn_Pipeline_1, i32 %output_r, i62 %trunc_ln" [src/srcnn.cpp:37]   --->   Operation 44 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 45 [5/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr" [src/srcnn.cpp:38]   --->   Operation 45 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 46 [4/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr" [src/srcnn.cpp:38]   --->   Operation 46 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 47 [3/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr" [src/srcnn.cpp:38]   --->   Operation 47 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 48 [2/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr" [src/srcnn.cpp:38]   --->   Operation 48 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 49 [1/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr" [src/srcnn.cpp:38]   --->   Operation 49 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i62 %trunc_ln1" [src/srcnn.cpp:38]   --->   Operation 50 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%output_r_addr_1 = getelementptr i32 %output_r, i64 %sext_ln38" [src/srcnn.cpp:38]   --->   Operation 51 'getelementptr' 'output_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (7.30ns)   --->   "%empty_74 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %output_r_addr_1, i32 2080800" [src/srcnn.cpp:38]   --->   Operation 52 'writereq' 'empty_74' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln38 = call void @srcnn_Pipeline_2, i32 %output_r, i62 %trunc_ln1" [src/srcnn.cpp:38]   --->   Operation 53 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln38 = call void @srcnn_Pipeline_2, i32 %output_r, i62 %trunc_ln1" [src/srcnn.cpp:38]   --->   Operation 54 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 55 [5/5] (7.30ns)   --->   "%empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr_1" [src/srcnn.cpp:39]   --->   Operation 55 'writeresp' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 56 [4/5] (7.30ns)   --->   "%empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr_1" [src/srcnn.cpp:39]   --->   Operation 56 'writeresp' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 57 [3/5] (7.30ns)   --->   "%empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr_1" [src/srcnn.cpp:39]   --->   Operation 57 'writeresp' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 58 [2/5] (7.30ns)   --->   "%empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr_1" [src/srcnn.cpp:39]   --->   Operation 58 'writeresp' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 59 [1/5] (7.30ns)   --->   "%empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr_1" [src/srcnn.cpp:39]   --->   Operation 59 'writeresp' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln2" [src/srcnn.cpp:39]   --->   Operation 60 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%output_r_addr_2 = getelementptr i32 %output_r, i64 %sext_ln39" [src/srcnn.cpp:39]   --->   Operation 61 'getelementptr' 'output_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (7.30ns)   --->   "%empty_76 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %output_r_addr_2, i32 65025" [src/srcnn.cpp:39]   --->   Operation 62 'writereq' 'empty_76' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln39 = call void @srcnn_Pipeline_3, i32 %output_r, i62 %trunc_ln2" [src/srcnn.cpp:39]   --->   Operation 63 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln39 = call void @srcnn_Pipeline_3, i32 %output_r, i62 %trunc_ln2" [src/srcnn.cpp:39]   --->   Operation 64 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 65 [5/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr_2" [src/srcnn.cpp:42]   --->   Operation 65 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 66 [4/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr_2" [src/srcnn.cpp:42]   --->   Operation 66 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 67 [3/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr_2" [src/srcnn.cpp:42]   --->   Operation 67 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 68 [2/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr_2" [src/srcnn.cpp:42]   --->   Operation 68 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 69 [1/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %output_r_addr_2" [src/srcnn.cpp:42]   --->   Operation 69 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln42 = call void @conv1, i32 %input_r, i64 %input_ftmap_read, i32 %params, i64 %conv1_weights_read, i32 %conv1_biases, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:42]   --->   Operation 70 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln42 = call void @conv1, i32 %input_r, i64 %input_ftmap_read, i32 %params, i64 %conv1_weights_read, i32 %conv1_biases, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:42]   --->   Operation 71 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln45 = call void @conv2, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %params, i64 %conv2_weights_read, i32 %conv2_biases, i64 %conv2_output_ftmap_read, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 72 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln45 = call void @conv2, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %params, i64 %conv2_weights_read, i32 %conv2_biases, i64 %conv2_output_ftmap_read, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 73 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 74 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 74 'read' 'conv3_biases_read' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 75 [1/1] (0.00ns)   --->   "%empty_78 = bitcast i32 %conv3_biases_read"   --->   Operation 75 'bitcast' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln48 = call void @conv3, i32 %output_r, i64 %conv2_output_ftmap_read, i32 %params, i64 %conv3_weights_read, i32 %empty_78, i64 %output_ftmap_read, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/srcnn.cpp:48]   --->   Operation 76 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 77 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_40" [src/srcnn.cpp:6]   --->   Operation 77 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_33, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_25, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %params"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_26, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_27, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_28, void @empty_29, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_27, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_28, void @empty_32, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_15, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_27, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_28, void @empty_34, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_27, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_28, void @empty_36, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_15, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_27, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_28, void @empty_13, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_27, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_28, void @empty_37, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_27, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_28, void @empty_38, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_30, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_27, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_28, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln48 = call void @conv3, i32 %output_r, i64 %conv2_output_ftmap_read, i32 %params, i64 %conv3_weights_read, i32 %empty_78, i64 %output_ftmap_read, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/srcnn.cpp:48]   --->   Operation 105 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [src/srcnn.cpp:50]   --->   Operation 106 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ params]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_ftmap_read       (read         ) [ 001111111111111111111111111111]
conv3_weights_read      (read         ) [ 001111111111111111111111111111]
conv2_output_ftmap_read (read         ) [ 001111111111111111111111111111]
conv2_weights_read      (read         ) [ 001111111111111111111111111100]
conv1_output_ftmap_read (read         ) [ 001111111111111111111111111100]
conv1_weights_read      (read         ) [ 001111111111111111111111110000]
input_ftmap_read        (read         ) [ 001111111111111111111111110000]
trunc_ln                (partselect   ) [ 001110000000000000000000000000]
trunc_ln1               (partselect   ) [ 001111111111000000000000000000]
trunc_ln2               (partselect   ) [ 001111111111111111100000000000]
sext_ln37               (sext         ) [ 000000000000000000000000000000]
output_r_addr           (getelementptr) [ 000111111100000000000000000000]
empty                   (writereq     ) [ 000000000000000000000000000000]
call_ln37               (call         ) [ 000000000000000000000000000000]
empty_73                (writeresp    ) [ 000000000000000000000000000000]
sext_ln38               (sext         ) [ 000000000000000000000000000000]
output_r_addr_1         (getelementptr) [ 000000000011111110000000000000]
empty_74                (writereq     ) [ 000000000000000000000000000000]
call_ln38               (call         ) [ 000000000000000000000000000000]
empty_75                (writeresp    ) [ 000000000000000000000000000000]
sext_ln39               (sext         ) [ 000000000000000000000000000000]
output_r_addr_2         (getelementptr) [ 000000000000000001111111000000]
empty_76                (writereq     ) [ 000000000000000000000000000000]
call_ln39               (call         ) [ 000000000000000000000000000000]
empty_77                (writeresp    ) [ 000000000000000000000000000000]
call_ln42               (call         ) [ 000000000000000000000000000000]
call_ln45               (call         ) [ 000000000000000000000000000000]
conv3_biases_read       (read         ) [ 000000000000000000000000000000]
empty_78                (bitcast      ) [ 000000000000000000000000000001]
spectopmodule_ln6       (spectopmodule) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000000000000000000]
call_ln48               (call         ) [ 000000000000000000000000000000]
ret_ln50                (ret          ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="params">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_ftmap">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_biases">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_weights">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_biases">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_output_ftmap">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv3_weights">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv3_biases">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_ftmap">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_buffer_0_0_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_buffer_0_0_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights_buffer_0_0_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weights_buffer_0_0_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weights_buffer_0_0_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weights_buffer_0_0_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weights_buffer_0_0_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="weights_buffer_0_0_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="output_ftmap_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="conv3_weights_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="27"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="conv2_output_ftmap_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="conv2_weights_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv1_output_ftmap_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv1_weights_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input_ftmap_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_writeresp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="23" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_73/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_writeresp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="22" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_74/9 empty_75/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_writeresp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="17" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_76/16 empty_77/19 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv3_biases_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/28 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_srcnn_Pipeline_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="62" slack="2"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_srcnn_Pipeline_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="62" slack="9"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/10 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_srcnn_Pipeline_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="62" slack="16"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/17 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_conv1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="64" slack="23"/>
<pin id="251" dir="0" index="3" bw="32" slack="0"/>
<pin id="252" dir="0" index="4" bw="64" slack="23"/>
<pin id="253" dir="0" index="5" bw="32" slack="0"/>
<pin id="254" dir="0" index="6" bw="32" slack="0"/>
<pin id="255" dir="0" index="7" bw="64" slack="23"/>
<pin id="256" dir="0" index="8" bw="32" slack="0"/>
<pin id="257" dir="0" index="9" bw="32" slack="0"/>
<pin id="258" dir="0" index="10" bw="32" slack="0"/>
<pin id="259" dir="0" index="11" bw="32" slack="0"/>
<pin id="260" dir="0" index="12" bw="32" slack="0"/>
<pin id="261" dir="0" index="13" bw="32" slack="0"/>
<pin id="262" dir="0" index="14" bw="32" slack="0"/>
<pin id="263" dir="0" index="15" bw="32" slack="0"/>
<pin id="264" dir="0" index="16" bw="32" slack="0"/>
<pin id="265" dir="0" index="17" bw="32" slack="0"/>
<pin id="266" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/24 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_conv2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="64" slack="25"/>
<pin id="286" dir="0" index="3" bw="32" slack="0"/>
<pin id="287" dir="0" index="4" bw="64" slack="25"/>
<pin id="288" dir="0" index="5" bw="32" slack="0"/>
<pin id="289" dir="0" index="6" bw="64" slack="25"/>
<pin id="290" dir="0" index="7" bw="32" slack="0"/>
<pin id="291" dir="0" index="8" bw="32" slack="0"/>
<pin id="292" dir="0" index="9" bw="32" slack="0"/>
<pin id="293" dir="0" index="10" bw="32" slack="0"/>
<pin id="294" dir="0" index="11" bw="32" slack="0"/>
<pin id="295" dir="0" index="12" bw="32" slack="0"/>
<pin id="296" dir="0" index="13" bw="32" slack="0"/>
<pin id="297" dir="0" index="14" bw="32" slack="0"/>
<pin id="298" dir="0" index="15" bw="32" slack="0"/>
<pin id="299" dir="0" index="16" bw="32" slack="0"/>
<pin id="300" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/26 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_conv3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="64" slack="27"/>
<pin id="319" dir="0" index="3" bw="32" slack="0"/>
<pin id="320" dir="0" index="4" bw="64" slack="27"/>
<pin id="321" dir="0" index="5" bw="32" slack="0"/>
<pin id="322" dir="0" index="6" bw="64" slack="27"/>
<pin id="323" dir="0" index="7" bw="32" slack="0"/>
<pin id="324" dir="0" index="8" bw="32" slack="0"/>
<pin id="325" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/28 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="62" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="3" slack="0"/>
<pin id="335" dir="0" index="3" bw="7" slack="0"/>
<pin id="336" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="62" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="0" index="2" bw="3" slack="0"/>
<pin id="345" dir="0" index="3" bw="7" slack="0"/>
<pin id="346" dir="1" index="4" bw="62" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="62" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="0" index="2" bw="3" slack="0"/>
<pin id="355" dir="0" index="3" bw="7" slack="0"/>
<pin id="356" dir="1" index="4" bw="62" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln37_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="62" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="output_r_addr_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln38_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="62" slack="8"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/9 "/>
</bind>
</comp>

<comp id="374" class="1004" name="output_r_addr_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_1/9 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln39_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="62" slack="15"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/16 "/>
</bind>
</comp>

<comp id="384" class="1004" name="output_r_addr_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_2/16 "/>
</bind>
</comp>

<comp id="391" class="1004" name="empty_78_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_78/28 "/>
</bind>
</comp>

<comp id="396" class="1005" name="output_ftmap_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="27"/>
<pin id="398" dir="1" index="1" bw="64" slack="27"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="conv3_weights_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="27"/>
<pin id="403" dir="1" index="1" bw="64" slack="27"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="conv2_output_ftmap_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="25"/>
<pin id="408" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="conv2_weights_read_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="25"/>
<pin id="414" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="417" class="1005" name="conv1_output_ftmap_read_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="23"/>
<pin id="419" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="conv1_weights_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="23"/>
<pin id="425" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="428" class="1005" name="input_ftmap_read_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="23"/>
<pin id="430" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="433" class="1005" name="trunc_ln_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="62" slack="1"/>
<pin id="435" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="439" class="1005" name="trunc_ln1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="62" slack="8"/>
<pin id="441" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="trunc_ln2_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="62" slack="15"/>
<pin id="447" dir="1" index="1" bw="62" slack="15"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="451" class="1005" name="output_r_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="3"/>
<pin id="453" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="output_r_addr_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="3"/>
<pin id="458" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="output_r_addr_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="output_r_addr_2_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="3"/>
<pin id="463" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="output_r_addr_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="empty_78_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_78 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="473" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="474" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/18 add52_1/18 add52_2/18 add52_3/18 add/3 add15_2/4 add/13 add56_1/17 add56_2/21 add56_3/25 add56_4/29 add56_5/33 add56_6/37 add56_7/41 add_i/51 add23_i/59 add/24 add57_1/28 add57_2/32 add57_3/36 add57_4/40 add57_5/44 add57_6/48 add57_7/52 add_i/59 add23_i/67 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="477" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="478" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/15 mul_1/15 mul_2/15 mul_3/15 mul/10 mul49_2/11 mul49_4/12 mul49_6/13 mul/21 mul50_1/22 mul50_2/23 mul50_3/24 mul50_4/25 mul50_5/26 mul50_6/27 mul50_7/28 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/7 tmp_6/8 tmp_3/63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="70" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="70" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="70" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="70" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="78" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="80" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="203"><net_src comp="84" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="209"><net_src comp="78" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="86" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="211"><net_src comp="84" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="217"><net_src comp="78" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="90" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="84" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="98" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="82" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="88" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="92" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="267"><net_src comp="94" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="268"><net_src comp="0" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="247" pin=5"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="247" pin=6"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="247" pin=8"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="247" pin=9"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="247" pin=10"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="247" pin=11"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="247" pin=12"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="247" pin=13"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="247" pin=14"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="247" pin=15"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="247" pin=16"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="247" pin=17"/></net>

<net id="301"><net_src comp="96" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="302"><net_src comp="4" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="303"><net_src comp="2" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="282" pin=5"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="282" pin=7"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="282" pin=8"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="282" pin=9"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="282" pin=10"/></net>

<net id="309"><net_src comp="54" pin="0"/><net_sink comp="282" pin=11"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="282" pin=12"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="282" pin=13"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="282" pin=14"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="282" pin=15"/></net>

<net id="314"><net_src comp="64" pin="0"/><net_sink comp="282" pin=16"/></net>

<net id="326"><net_src comp="100" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="4" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="328"><net_src comp="2" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="315" pin=7"/></net>

<net id="330"><net_src comp="68" pin="0"/><net_sink comp="315" pin=8"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="178" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="74" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="76" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="347"><net_src comp="72" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="166" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="74" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="76" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="357"><net_src comp="72" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="154" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="74" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="76" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="368"><net_src comp="4" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="364" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="378"><net_src comp="4" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="374" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="388"><net_src comp="4" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="384" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="394"><net_src comp="220" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="315" pin=5"/></net>

<net id="399"><net_src comp="154" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="315" pin=6"/></net>

<net id="404"><net_src comp="160" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="315" pin=4"/></net>

<net id="409"><net_src comp="166" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="282" pin=6"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="415"><net_src comp="172" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="420"><net_src comp="178" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="247" pin=7"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="426"><net_src comp="184" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="431"><net_src comp="190" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="436"><net_src comp="331" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="442"><net_src comp="341" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="448"><net_src comp="351" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="454"><net_src comp="364" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="459"><net_src comp="374" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="464"><net_src comp="384" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="469"><net_src comp="391" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="315" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {24 25 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {24 25 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {24 25 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we | {24 25 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {24 25 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 | {24 25 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {24 25 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {24 25 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in | {24 25 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {24 25 }
	Port: input_fm_buffer_1 | {26 27 }
	Port: weights_buffer_0_0_0 | {26 27 }
	Port: weights_buffer_0_0_1 | {26 27 }
	Port: weights_buffer_0_0_2 | {26 27 }
	Port: weights_buffer_0_0_3 | {26 27 }
	Port: weights_buffer_0_0_4 | {26 27 }
	Port: weights_buffer_0_0_5 | {26 27 }
	Port: weights_buffer_0_0_6 | {26 27 }
	Port: weights_buffer_0_0_7 | {26 27 }
	Port: output_fm_buffer | {26 27 }
	Port: input_fm_buffer | {28 29 }
	Port: output_fm_buffer_0 | {28 29 }
 - Input state : 
	Port: srcnn : input_r | {24 25 }
	Port: srcnn : params | {24 25 26 27 28 29 }
	Port: srcnn : output_r | {26 27 28 29 }
	Port: srcnn : input_ftmap | {1 }
	Port: srcnn : conv1_weights | {1 }
	Port: srcnn : conv1_biases | {24 25 }
	Port: srcnn : conv1_output_ftmap | {1 }
	Port: srcnn : conv2_weights | {1 }
	Port: srcnn : conv2_biases | {26 27 }
	Port: srcnn : conv2_output_ftmap | {1 }
	Port: srcnn : conv3_weights | {1 }
	Port: srcnn : conv3_biases | {28 }
	Port: srcnn : output_ftmap | {1 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {24 25 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {24 25 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {24 25 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_we | {24 25 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {24 25 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 | {24 25 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {24 25 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {24 25 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in | {24 25 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {24 25 }
	Port: srcnn : input_fm_buffer_1 | {26 27 }
	Port: srcnn : weights_buffer_0_0_0 | {26 27 }
	Port: srcnn : weights_buffer_0_0_1 | {26 27 }
	Port: srcnn : weights_buffer_0_0_2 | {26 27 }
	Port: srcnn : weights_buffer_0_0_3 | {26 27 }
	Port: srcnn : weights_buffer_0_0_4 | {26 27 }
	Port: srcnn : weights_buffer_0_0_5 | {26 27 }
	Port: srcnn : weights_buffer_0_0_6 | {26 27 }
	Port: srcnn : weights_buffer_0_0_7 | {26 27 }
	Port: srcnn : output_fm_buffer | {26 27 }
	Port: srcnn : input_fm_buffer | {28 29 }
	Port: srcnn : output_fm_buffer_0 | {28 29 }
  - Chain level:
	State 1
	State 2
		output_r_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		output_r_addr_1 : 1
		empty_74 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		output_r_addr_2 : 1
		empty_76 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		call_ln48 : 1
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |     grp_srcnn_Pipeline_1_fu_226     |    0    |    0    |    54   |    58   |
|          |     grp_srcnn_Pipeline_2_fu_233     |    0    |    0    |    53   |    56   |
|   call   |     grp_srcnn_Pipeline_3_fu_240     |    0    |    0    |    48   |    46   |
|          |           grp_conv1_fu_247          |    39   |  39.592 |   7197  |   7645  |
|          |           grp_conv2_fu_282          |    9    | 28.6278 |  23826  |  33721  |
|          |           grp_conv3_fu_315          |    7    |  6.361  |   3440  |   3710  |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fadd   |              grp_fu_471             |    2    |    0    |   227   |   214   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fmul   |              grp_fu_475             |    3    |    0    |   128   |   135   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |    output_ftmap_read_read_fu_154    |    0    |    0    |    0    |    0    |
|          |    conv3_weights_read_read_fu_160   |    0    |    0    |    0    |    0    |
|          | conv2_output_ftmap_read_read_fu_166 |    0    |    0    |    0    |    0    |
|   read   |    conv2_weights_read_read_fu_172   |    0    |    0    |    0    |    0    |
|          | conv1_output_ftmap_read_read_fu_178 |    0    |    0    |    0    |    0    |
|          |    conv1_weights_read_read_fu_184   |    0    |    0    |    0    |    0    |
|          |     input_ftmap_read_read_fu_190    |    0    |    0    |    0    |    0    |
|          |    conv3_biases_read_read_fu_220    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |         grp_writeresp_fu_196        |    0    |    0    |    0    |    0    |
| writeresp|         grp_writeresp_fu_204        |    0    |    0    |    0    |    0    |
|          |         grp_writeresp_fu_212        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           trunc_ln_fu_331           |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln1_fu_341          |    0    |    0    |    0    |    0    |
|          |           trunc_ln2_fu_351          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           sext_ln37_fu_361          |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln38_fu_371          |    0    |    0    |    0    |    0    |
|          |           sext_ln39_fu_381          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fcmp   |              grp_fu_479             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    60   | 74.5808 |  34973  |  45585  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------------------------------------------+--------+--------+--------+--------+
|                                                        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------------------------------------------+--------+--------+--------+--------+
| conv1_float_255_255_float_1_9_9_float_float_255_255_in |    4   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|    4   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|    4   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|    4   |    0   |    0   |    0   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_ou |   30   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|   30   |    0   |    0   |    0   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_we |    1   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|    1   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|    1   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|    1   |    0   |    0   |    0   |
|                     input_fm_buffer                    |    8   |    0   |    0   |    0   |
|                    input_fm_buffer_1                   |    8   |    0   |    0   |    0   |
|                    output_fm_buffer                    |   22   |    0   |    0   |    0   |
|                   output_fm_buffer_0                   |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_0                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_1                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_2                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_3                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_4                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_5                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_6                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_7                  |    1   |    0   |    0   |    0   |
+--------------------------------------------------------+--------+--------+--------+--------+
|                          Total                         |   127  |    0   |    0   |    0   |
+--------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|conv1_output_ftmap_read_reg_417|   64   |
|   conv1_weights_read_reg_423  |   64   |
|conv2_output_ftmap_read_reg_406|   64   |
|   conv2_weights_read_reg_412  |   64   |
|   conv3_weights_read_reg_401  |   64   |
|        empty_78_reg_466       |   32   |
|    input_ftmap_read_reg_428   |   64   |
|   output_ftmap_read_reg_396   |   64   |
|    output_r_addr_1_reg_456    |   32   |
|    output_r_addr_2_reg_461    |   32   |
|     output_r_addr_reg_451     |   32   |
|       trunc_ln1_reg_439       |   62   |
|       trunc_ln2_reg_445       |   62   |
|        trunc_ln_reg_433       |   62   |
+-------------------------------+--------+
|             Total             |   762  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_196 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_196 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_204 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_204 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_212 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_212 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_conv3_fu_315   |  p5  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   262  ||  2.989  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   60   |   74   |  34973 |  45585 |    -   |
|   Memory  |   127  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   762  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   127  |   60   |   77   |  35735 |  45621 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
