// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright Â© 2018 Intel Corporation.
 *
 * Authors: Gayatri Kammela <gayatri.kammela@intel.com>
 *          Jacob Pan <jacob.jun.pan@linux.intel.com>
 *          Sohil Mehta <sohil.mehta@intel.com>
 */

#define pr_fmt(fmt)     "INTEL_IOMMU: " fmt
#include <linux/debugfs.h>
#include <linux/dmar.h>
#include <linux/err.h>
#include <linux/intel-iommu.h>
#include <linux/intel-svm.h>
#include <linux/io.h>
#include <linux/iommu.h>
#include <linux/pci.h>
#include <linux/pm_runtime.h>
#include <linux/slab.h>
#include <linux/spinlock.h>
#include <linux/uaccess.h>

#include "irq_remapping.h"

#define TOTAL_BUS_NR	256	/* full bus range */

struct iommu_regset {
	int offset;
	const char *regs;
};

#define IOMMU_REGSET_ENTRY(_reg_)					\
	{ DMAR_##_reg_##_REG, __stringify(_reg_) }
static const struct iommu_regset iommu_regs[] = {
	IOMMU_REGSET_ENTRY(VER),
	IOMMU_REGSET_ENTRY(CAP),
	IOMMU_REGSET_ENTRY(ECAP),
	IOMMU_REGSET_ENTRY(GCMD),
	IOMMU_REGSET_ENTRY(GSTS),
	IOMMU_REGSET_ENTRY(RTADDR),
	IOMMU_REGSET_ENTRY(CCMD),
	IOMMU_REGSET_ENTRY(FSTS),
	IOMMU_REGSET_ENTRY(FECTL),
	IOMMU_REGSET_ENTRY(FEDATA),
	IOMMU_REGSET_ENTRY(FEADDR),
	IOMMU_REGSET_ENTRY(FEUADDR),
	IOMMU_REGSET_ENTRY(AFLOG),
	IOMMU_REGSET_ENTRY(PMEN),
	IOMMU_REGSET_ENTRY(PLMBASE),
	IOMMU_REGSET_ENTRY(PLMLIMIT),
	IOMMU_REGSET_ENTRY(PHMBASE),
	IOMMU_REGSET_ENTRY(PHMLIMIT),
	IOMMU_REGSET_ENTRY(IQH),
	IOMMU_REGSET_ENTRY(IQT),
	IOMMU_REGSET_ENTRY(IQA),
	IOMMU_REGSET_ENTRY(ICS),
	IOMMU_REGSET_ENTRY(IRTA),
	IOMMU_REGSET_ENTRY(PQH),
	IOMMU_REGSET_ENTRY(PQT),
	IOMMU_REGSET_ENTRY(PQA),
	IOMMU_REGSET_ENTRY(PRS),
	IOMMU_REGSET_ENTRY(PECTL),
	IOMMU_REGSET_ENTRY(PEDATA),
	IOMMU_REGSET_ENTRY(PEADDR),
	IOMMU_REGSET_ENTRY(PEUADDR),
	IOMMU_REGSET_ENTRY(MTRRCAP),
	IOMMU_REGSET_ENTRY(MTRRDEF)
};

#ifdef CONFIG_INTEL_IOMMU_SVM
static void pasid_tbl_entry_show(struct seq_file *m, struct intel_iommu *iommu)
{
	int pasid_size = 0, i;

	if (!ecap_pasid(iommu->ecap))
		return;

	pasid_size = intel_iommu_get_pts(iommu);
	seq_printf(m, "Pasid Table Address: %p\n", iommu->pasid_table);

	if (!iommu->pasid_table)
		return;

	seq_printf(m, "Pasid Table Entries for domain %d:\n", iommu->segment);
	seq_puts(m, "[Entry]\t\tContents\n");

	/* Publish the pasid table entries here */
	for (i = 0; i < pasid_size; i++) {
		if (!iommu->pasid_table[i].val)
			continue;

		seq_printf(m, "[%d]\t\t%04llx\n", i, iommu->pasid_table[i].val);
	}
}
#else /* CONFIG_INTEL_IOMMU_SVM */
static inline void
pasid_tbl_entry_show(struct seq_file *m, struct intel_iommu *iommu) {}
#endif /* CONFIG_INTEL_IOMMU_SVM */

static void ctx_tbl_entry_show(struct seq_file *m, struct intel_iommu *iommu,
			       int bus, bool ext)
{
	const char *ct = ext ? "Lower Context Table" : "Context Table";
	struct context_entry *context;
	unsigned long flags;
	int ctx;

	seq_printf(m, "%s Entries for Bus: %d\n", ct, bus);
	seq_puts(m, "[entry]\tDevice B:D.F\tLow\t\tHigh\n");

	spin_lock_irqsave(&iommu->lock, flags);

	/* Publish either context entries or extended context entries */
	for (ctx = 0; ctx < (ext ? 128 : 256); ctx++) {
		context = iommu_context_addr(iommu, bus, ctx, 0);
		if (!context)
			goto out;

		if (!context_present(context))
			continue;

		seq_printf(m, "[%d]\t%04x:%02x:%02x.%x\t%llx\t%llx\n", ctx,
			   iommu->segment, bus, PCI_SLOT(ctx), PCI_FUNC(ctx),
			   context[0].lo, context[0].hi);

		if (!ecap_ecs(iommu->ecap))
			continue;

		seq_printf(m, "Higher Context Table Entries for Bus: %d\n",
			   bus);
		seq_printf(m, "[%d]\t%04x:%02x:%02x.%x\t%llx\t%llx\n", ctx,
			   iommu->segment, bus, PCI_SLOT(ctx), PCI_FUNC(ctx),
			   context[1].lo, context[1].hi);
	}
	pasid_tbl_entry_show(m, iommu);
out:
	spin_unlock_irqrestore(&iommu->lock, flags);
}

static void root_tbl_entry_show(struct seq_file *m, struct intel_iommu *iommu)
{
	u64 rtaddr_reg = dmar_readq(iommu->reg + DMAR_RTADDR_REG);
	bool ext = !!(rtaddr_reg & DMA_RTADDR_RTT);
	const char *rt = ext ? "Extended Root Table" : "Root Table";
	int bus;

	seq_printf(m, "IOMMU %s: %s Address:%llx\n", iommu->name, rt,
		   rtaddr_reg);
	/* Publish extended root table entries or root table entries here */
	for (bus = 0; bus < TOTAL_BUS_NR; bus++) {
		if (!iommu->root_entry[bus].lo)
			continue;

		seq_printf(m, "%s Entries:\n", rt);
		seq_printf(m, "Bus %d L: %llx H: %llx\n", bus,
			   iommu->root_entry[bus].lo,
			   iommu->root_entry[bus].hi);

		ctx_tbl_entry_show(m, iommu, bus, ext);
	}
}

static int dmar_translation_struct_show(struct seq_file *m, void *unused)
{
	struct dmar_drhd_unit *drhd;
	struct intel_iommu *iommu;

	rcu_read_lock();
	for_each_active_iommu(iommu, drhd) {
		root_tbl_entry_show(m, iommu);
		seq_putc(m, '\n');
	}
	rcu_read_unlock();

	return 0;
}
DEFINE_SHOW_ATTRIBUTE(dmar_translation_struct);

static int iommu_regset_show(struct seq_file *m, void *unused)
{
	struct dmar_drhd_unit *drhd;
	struct intel_iommu *iommu;
	unsigned long long base;
	int i, ret = 0;
	u64 value;

	rcu_read_lock();
	for_each_active_iommu(iommu, drhd) {
		if (!drhd->reg_base_addr) {
			seq_puts(m, "IOMMU: Invalid base address\n");
			ret = -EINVAL;
			goto out;
		}

		base = drhd->reg_base_addr;
		seq_printf(m, "DMAR: %s: Register Base Address %llx\n",
			   iommu->name, base);
		seq_puts(m, "Name\t\t\tOffset\t\tContents\n");
		/*
		 * Publish the contents of the 64-bit hardware registers
		 * by adding the offset to the pointer (virtual address).
		 */
		for (i = 0 ; i < ARRAY_SIZE(iommu_regs); i++) {
			value = dmar_readq(iommu->reg + iommu_regs[i].offset);
			seq_printf(m, "%-8s\t\t0x%02x\t\t0x%016llx\n",
				   iommu_regs[i].regs, iommu_regs[i].offset,
				   value);
		}
		seq_putc(m, '\n');
	}
out:
	rcu_read_unlock();

	return ret;
}
DEFINE_SHOW_ATTRIBUTE(iommu_regset);

void __init intel_iommu_debugfs_init(void)
{
	struct dentry *iommu_debug_root;

	iommu_debug_root = debugfs_create_dir("intel_iommu", NULL);
	if (!iommu_debug_root)
		return;

	debugfs_create_file("dmar_translation_struct", 0444, iommu_debug_root,
			    NULL, &dmar_translation_struct_fops);
	debugfs_create_file("iommu_regset", 0444, iommu_debug_root, NULL,
			    &iommu_regset_fops);
}
