Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Wed Jun 11 19:03:17 2025
| Host              : DESKTOP-4VU606L running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file IntegralImage_timing_summary_routed.rpt -pb IntegralImage_timing_summary_routed.pb -rpx IntegralImage_timing_summary_routed.rpx -warn_on_violation
| Design            : IntegralImage
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  95          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (54)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (54)
-------------------------------
 There are 54 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.672        0.000                      0                  793        0.019        0.000                      0                  793        9.468        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                14.672        0.000                      0                  793        0.019        0.000                      0                  793        9.468        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.672ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 1.389ns (26.367%)  route 3.879ns (73.633%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT5=2 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 21.810 - 20.000 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.532ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.484ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.317     2.229    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.310 r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/Q
                         net (fo=62, routed)          0.785     3.095    DATAPATH_INST/COUNTER_I/I[1]
    SLICE_X69Y209        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.228 f  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.327     3.555    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X67Y206        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.703 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_3/O
                         net (fo=2, routed)           0.110     3.813    DATAPATH_INST/COUNTER_I/DI[3]
    SLICE_X67Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.961 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_10/O
                         net (fo=1, routed)           0.014     3.975    DATAPATH_INST/COUNTER_I_n_32
    SLICE_X67Y207        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     4.038 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.167     4.205    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X68Y208        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.256 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.009     4.265    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X68Y208        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     4.318 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.233     4.551    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X70Y208        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     4.688 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_104/O
                         net (fo=7, routed)           0.560     5.248    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.397 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.274     5.671    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69_n_0
    SLICE_X70Y213        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.796 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.157     5.953    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23_n_0
    SLICE_X70Y212        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.051 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.540     6.591    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6/A4
    SLICE_X67Y215        RAMS64E (Prop_D6LUT_SLICEM_ADR4_O)
                                                      0.051     6.642 r  DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6/SP/O
                         net (fo=1, routed)           0.318     6.960    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6_n_0
    SLICE_X70Y214        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     7.112 r  DATAPATH_INST/Memory_ins/Dout[7]_i_1/O
                         net (fo=2, routed)           0.385     7.497    DATAPATH_INST/Memory_ins/p_0_out[7]
    SLICE_X71Y218        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.184    21.810    DATAPATH_INST/Memory_ins/CLK
    SLICE_X71Y218        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[7]_lopt_replica/C
                         clock pessimism              0.370    22.180    
                         clock uncertainty           -0.035    22.144    
    SLICE_X71Y218        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    22.169    DATAPATH_INST/Memory_ins/Dout_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                 14.672    

Slack (MET) :             14.693ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 1.389ns (26.447%)  route 3.863ns (73.553%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT5=2 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 21.815 - 20.000 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.532ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.484ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.317     2.229    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.310 r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/Q
                         net (fo=62, routed)          0.785     3.095    DATAPATH_INST/COUNTER_I/I[1]
    SLICE_X69Y209        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.228 f  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.327     3.555    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X67Y206        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.703 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_3/O
                         net (fo=2, routed)           0.110     3.813    DATAPATH_INST/COUNTER_I/DI[3]
    SLICE_X67Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.961 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_10/O
                         net (fo=1, routed)           0.014     3.975    DATAPATH_INST/COUNTER_I_n_32
    SLICE_X67Y207        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     4.038 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.167     4.205    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X68Y208        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.256 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.009     4.265    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X68Y208        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     4.318 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.233     4.551    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X70Y208        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     4.688 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_104/O
                         net (fo=7, routed)           0.560     5.248    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.397 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.274     5.671    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69_n_0
    SLICE_X70Y213        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.796 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.157     5.953    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23_n_0
    SLICE_X70Y212        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.051 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.540     6.591    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6/A4
    SLICE_X67Y215        RAMS64E (Prop_D6LUT_SLICEM_ADR4_O)
                                                      0.051     6.642 r  DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6/SP/O
                         net (fo=1, routed)           0.318     6.960    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__6_n_0
    SLICE_X70Y214        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     7.112 r  DATAPATH_INST/Memory_ins/Dout[7]_i_1/O
                         net (fo=2, routed)           0.369     7.481    DATAPATH_INST/Memory_ins/p_0_out[7]
    SLICE_X71Y214        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.189    21.815    DATAPATH_INST/Memory_ins/CLK
    SLICE_X71Y214        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[7]/C
                         clock pessimism              0.370    22.185    
                         clock uncertainty           -0.035    22.149    
    SLICE_X71Y214        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    22.174    DATAPATH_INST/Memory_ins/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         22.174    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 14.693    

Slack (MET) :             14.698ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.395ns (26.612%)  route 3.847ns (73.388%))
  Logic Levels:           13  (CARRY8=2 LUT2=2 LUT5=2 LUT6=5 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 21.810 - 20.000 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.532ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.484ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.317     2.229    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.310 r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/Q
                         net (fo=62, routed)          0.785     3.095    DATAPATH_INST/COUNTER_I/I[1]
    SLICE_X69Y209        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.228 f  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.327     3.555    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X67Y206        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.703 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_3/O
                         net (fo=2, routed)           0.110     3.813    DATAPATH_INST/COUNTER_I/DI[3]
    SLICE_X67Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.961 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_10/O
                         net (fo=1, routed)           0.014     3.975    DATAPATH_INST/COUNTER_I_n_32
    SLICE_X67Y207        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     4.038 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.167     4.205    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X68Y208        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.256 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.009     4.265    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X68Y208        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     4.318 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.233     4.551    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X70Y208        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     4.688 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_104/O
                         net (fo=7, routed)           0.560     5.248    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.397 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.274     5.671    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69_n_0
    SLICE_X70Y213        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.796 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.157     5.953    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23_n_0
    SLICE_X70Y212        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.051 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.380     6.431    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/A4
    SLICE_X73Y215        RAMS64E (Prop_G6LUT_SLICEM_ADR4_O)
                                                      0.052     6.483 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/HIGH/O
                         net (fo=1, routed)           0.017     6.500    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/O1
    SLICE_X73Y215        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     6.567 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2/F7/O
                         net (fo=1, routed)           0.328     6.895    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__2_n_0
    SLICE_X69Y215        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.985 r  DATAPATH_INST/Memory_ins/Dout[3]_i_1/O
                         net (fo=2, routed)           0.486     7.471    DATAPATH_INST/Memory_ins/p_0_out[3]
    SLICE_X71Y218        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.184    21.810    DATAPATH_INST/Memory_ins/CLK
    SLICE_X71Y218        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[3]_lopt_replica/C
                         clock pessimism              0.370    22.180    
                         clock uncertainty           -0.035    22.144    
    SLICE_X71Y218        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    22.169    DATAPATH_INST/Memory_ins/Dout_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 14.698    

Slack (MET) :             14.743ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.328ns (25.538%)  route 3.872ns (74.462%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT5=2 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 21.813 - 20.000 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.532ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.484ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.317     2.229    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.310 r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/Q
                         net (fo=62, routed)          0.785     3.095    DATAPATH_INST/COUNTER_I/I[1]
    SLICE_X69Y209        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.228 f  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.327     3.555    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X67Y206        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.703 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_3/O
                         net (fo=2, routed)           0.110     3.813    DATAPATH_INST/COUNTER_I/DI[3]
    SLICE_X67Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.961 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_10/O
                         net (fo=1, routed)           0.014     3.975    DATAPATH_INST/COUNTER_I_n_32
    SLICE_X67Y207        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     4.038 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.167     4.205    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X68Y208        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.256 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.009     4.265    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X68Y208        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     4.318 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.233     4.551    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X70Y208        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     4.688 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_104/O
                         net (fo=7, routed)           0.560     5.248    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.397 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.274     5.671    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69_n_0
    SLICE_X70Y213        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.796 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.157     5.953    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23_n_0
    SLICE_X70Y212        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.051 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.543     6.594    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__8/A4
    SLICE_X67Y215        RAMS64E (Prop_B6LUT_SLICEM_ADR4_O)
                                                      0.052     6.646 r  DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__8/SP/O
                         net (fo=1, routed)           0.361     7.007    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__8_n_0
    SLICE_X70Y214        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     7.097 r  DATAPATH_INST/Memory_ins/Dout[9]_i_1/O
                         net (fo=2, routed)           0.332     7.429    DATAPATH_INST/Memory_ins/p_0_out[9]
    SLICE_X71Y217        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.187    21.813    DATAPATH_INST/Memory_ins/CLK
    SLICE_X71Y217        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[9]_lopt_replica/C
                         clock pessimism              0.370    22.183    
                         clock uncertainty           -0.035    22.147    
    SLICE_X71Y217        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    22.172    DATAPATH_INST/Memory_ins/Dout_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.172    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 14.743    

Slack (MET) :             14.778ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.356ns (26.284%)  route 3.803ns (73.716%))
  Logic Levels:           13  (CARRY8=2 LUT2=2 LUT5=2 LUT6=5 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 21.807 - 20.000 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.532ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.484ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.317     2.229    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.310 r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/Q
                         net (fo=62, routed)          0.785     3.095    DATAPATH_INST/COUNTER_I/I[1]
    SLICE_X69Y209        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.228 f  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.327     3.555    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X67Y206        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.703 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_3/O
                         net (fo=2, routed)           0.110     3.813    DATAPATH_INST/COUNTER_I/DI[3]
    SLICE_X67Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.961 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_10/O
                         net (fo=1, routed)           0.014     3.975    DATAPATH_INST/COUNTER_I_n_32
    SLICE_X67Y207        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     4.038 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.167     4.205    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X68Y208        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.256 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.009     4.265    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X68Y208        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     4.318 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.233     4.551    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X70Y208        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     4.688 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_104/O
                         net (fo=7, routed)           0.560     5.248    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.397 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.274     5.671    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69_n_0
    SLICE_X70Y213        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.796 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.157     5.953    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23_n_0
    SLICE_X70Y212        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.051 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.415     6.466    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/A4
    SLICE_X71Y216        RAMS64E (Prop_B6LUT_SLICEM_ADR4_O)
                                                      0.052     6.518 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/O
                         net (fo=1, routed)           0.017     6.535    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/O0
    SLICE_X71Y216        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     6.602 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/F7/O
                         net (fo=1, routed)           0.197     6.799    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10_n_0
    SLICE_X69Y216        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     6.850 r  DATAPATH_INST/Memory_ins/Dout[11]_i_1/O
                         net (fo=2, routed)           0.538     7.388    DATAPATH_INST/Memory_ins/p_0_out[11]
    SLICE_X75Y217        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.181    21.807    DATAPATH_INST/Memory_ins/CLK
    SLICE_X75Y217        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[11]_lopt_replica/C
                         clock pessimism              0.370    22.177    
                         clock uncertainty           -0.035    22.142    
    SLICE_X75Y217        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    22.167    DATAPATH_INST/Memory_ins/Dout_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                 14.778    

Slack (MET) :             14.800ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.326ns (25.878%)  route 3.798ns (74.122%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT5=2 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 21.794 - 20.000 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.532ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.484ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.317     2.229    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.310 r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/Q
                         net (fo=62, routed)          0.785     3.095    DATAPATH_INST/COUNTER_I/I[1]
    SLICE_X69Y209        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.228 f  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.327     3.555    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X67Y206        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.703 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_3/O
                         net (fo=2, routed)           0.110     3.813    DATAPATH_INST/COUNTER_I/DI[3]
    SLICE_X67Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.961 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_10/O
                         net (fo=1, routed)           0.014     3.975    DATAPATH_INST/COUNTER_I_n_32
    SLICE_X67Y207        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     4.038 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.167     4.205    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X68Y208        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.256 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.009     4.265    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X68Y208        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     4.318 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.233     4.551    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X70Y208        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     4.688 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_104/O
                         net (fo=7, routed)           0.560     5.248    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.397 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.274     5.671    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69_n_0
    SLICE_X70Y213        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.796 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.157     5.953    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23_n_0
    SLICE_X70Y212        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.051 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.541     6.592    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__7/A4
    SLICE_X67Y215        RAMS64E (Prop_C6LUT_SLICEM_ADR4_O)
                                                      0.051     6.643 r  DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__7/SP/O
                         net (fo=1, routed)           0.351     6.994    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__7_n_0
    SLICE_X69Y215        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     7.083 r  DATAPATH_INST/Memory_ins/Dout[8]_i_1/O
                         net (fo=2, routed)           0.270     7.353    DATAPATH_INST/Memory_ins/p_0_out[8]
    SLICE_X69Y216        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.168    21.794    DATAPATH_INST/Memory_ins/CLK
    SLICE_X69Y216        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[8]/C
                         clock pessimism              0.370    22.164    
                         clock uncertainty           -0.035    22.129    
    SLICE_X69Y216        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    22.154    DATAPATH_INST/Memory_ins/Dout_reg[8]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                 14.800    

Slack (MET) :             14.845ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.328ns (26.121%)  route 3.756ns (73.879%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT5=2 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 21.799 - 20.000 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.532ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.484ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.317     2.229    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.310 r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/Q
                         net (fo=62, routed)          0.785     3.095    DATAPATH_INST/COUNTER_I/I[1]
    SLICE_X69Y209        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.228 f  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.327     3.555    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X67Y206        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.703 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_3/O
                         net (fo=2, routed)           0.110     3.813    DATAPATH_INST/COUNTER_I/DI[3]
    SLICE_X67Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.961 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_10/O
                         net (fo=1, routed)           0.014     3.975    DATAPATH_INST/COUNTER_I_n_32
    SLICE_X67Y207        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     4.038 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.167     4.205    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X68Y208        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.256 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.009     4.265    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X68Y208        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     4.318 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.233     4.551    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X70Y208        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     4.688 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_104/O
                         net (fo=7, routed)           0.560     5.248    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.397 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.274     5.671    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69_n_0
    SLICE_X70Y213        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.796 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.157     5.953    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23_n_0
    SLICE_X70Y212        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.051 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.543     6.594    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__8/A4
    SLICE_X67Y215        RAMS64E (Prop_B6LUT_SLICEM_ADR4_O)
                                                      0.052     6.646 r  DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__8/SP/O
                         net (fo=1, routed)           0.361     7.007    DATAPATH_INST/Memory_ins/memory_reg_0_63_0_0__8_n_0
    SLICE_X70Y214        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     7.097 r  DATAPATH_INST/Memory_ins/Dout[9]_i_1/O
                         net (fo=2, routed)           0.216     7.313    DATAPATH_INST/Memory_ins/p_0_out[9]
    SLICE_X70Y216        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.173    21.799    DATAPATH_INST/Memory_ins/CLK
    SLICE_X70Y216        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[9]/C
                         clock pessimism              0.370    22.169    
                         clock uncertainty           -0.035    22.134    
    SLICE_X70Y216        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    22.159    DATAPATH_INST/Memory_ins/Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         22.159    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                 14.845    

Slack (MET) :             14.856ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.355ns (26.652%)  route 3.729ns (73.348%))
  Logic Levels:           13  (CARRY8=2 LUT2=2 LUT5=2 LUT6=5 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 21.810 - 20.000 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.532ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.484ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.317     2.229    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.310 r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/Q
                         net (fo=62, routed)          0.785     3.095    DATAPATH_INST/COUNTER_I/I[1]
    SLICE_X69Y209        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.228 f  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.327     3.555    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X67Y206        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.703 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_3/O
                         net (fo=2, routed)           0.110     3.813    DATAPATH_INST/COUNTER_I/DI[3]
    SLICE_X67Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.961 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_10/O
                         net (fo=1, routed)           0.014     3.975    DATAPATH_INST/COUNTER_I_n_32
    SLICE_X67Y207        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     4.038 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.167     4.205    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X68Y208        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.256 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.009     4.265    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X68Y208        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     4.318 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.233     4.551    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X70Y208        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     4.688 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_104/O
                         net (fo=7, routed)           0.560     5.248    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.397 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.274     5.671    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69_n_0
    SLICE_X70Y213        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.796 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.157     5.953    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23_n_0
    SLICE_X70Y212        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.051 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.466     6.517    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/A4
    SLICE_X73Y215        RAMS64E (Prop_B6LUT_SLICEM_ADR4_O)
                                                      0.052     6.569 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/LOW/O
                         net (fo=1, routed)           0.017     6.586    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/O0
    SLICE_X73Y215        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     6.653 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/F7/O
                         net (fo=1, routed)           0.299     6.952    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5_n_0
    SLICE_X69Y215        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     7.002 r  DATAPATH_INST/Memory_ins/Dout[6]_i_1/O
                         net (fo=2, routed)           0.311     7.313    DATAPATH_INST/Memory_ins/p_0_out[6]
    SLICE_X71Y218        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.184    21.810    DATAPATH_INST/Memory_ins/CLK
    SLICE_X71Y218        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[6]_lopt_replica/C
                         clock pessimism              0.370    22.180    
                         clock uncertainty           -0.035    22.144    
    SLICE_X71Y218        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    22.169    DATAPATH_INST/Memory_ins/Dout_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                 14.856    

Slack (MET) :             14.867ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.355ns (26.694%)  route 3.721ns (73.306%))
  Logic Levels:           13  (CARRY8=2 LUT2=2 LUT5=2 LUT6=5 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 21.813 - 20.000 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.532ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.484ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.317     2.229    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.310 r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/Q
                         net (fo=62, routed)          0.785     3.095    DATAPATH_INST/COUNTER_I/I[1]
    SLICE_X69Y209        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.228 f  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.327     3.555    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X67Y206        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.703 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_3/O
                         net (fo=2, routed)           0.110     3.813    DATAPATH_INST/COUNTER_I/DI[3]
    SLICE_X67Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.961 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_10/O
                         net (fo=1, routed)           0.014     3.975    DATAPATH_INST/COUNTER_I_n_32
    SLICE_X67Y207        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     4.038 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.167     4.205    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X68Y208        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.256 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.009     4.265    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X68Y208        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     4.318 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.233     4.551    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X70Y208        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     4.688 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_104/O
                         net (fo=7, routed)           0.560     5.248    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.397 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.274     5.671    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69_n_0
    SLICE_X70Y213        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.796 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.157     5.953    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23_n_0
    SLICE_X70Y212        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.051 r  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.466     6.517    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/A4
    SLICE_X73Y215        RAMS64E (Prop_B6LUT_SLICEM_ADR4_O)
                                                      0.052     6.569 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/LOW/O
                         net (fo=1, routed)           0.017     6.586    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/O0
    SLICE_X73Y215        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     6.653 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5/F7/O
                         net (fo=1, routed)           0.299     6.952    DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__5_n_0
    SLICE_X69Y215        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     7.002 r  DATAPATH_INST/Memory_ins/Dout[6]_i_1/O
                         net (fo=2, routed)           0.303     7.305    DATAPATH_INST/Memory_ins/p_0_out[6]
    SLICE_X71Y213        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.187    21.813    DATAPATH_INST/Memory_ins/CLK
    SLICE_X71Y213        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[6]/C
                         clock pessimism              0.370    22.183    
                         clock uncertainty           -0.035    22.147    
    SLICE_X71Y213        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    22.172    DATAPATH_INST/Memory_ins/Dout_reg[6]
  -------------------------------------------------------------------
                         required time                         22.172    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                 14.867    

Slack (MET) :             14.878ns  (required time - arrival time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Memory_ins/Dout_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.433ns (28.326%)  route 3.626ns (71.674%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 21.807 - 20.000 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.532ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.484ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.317     2.229    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.310 r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/Q
                         net (fo=62, routed)          0.785     3.095    DATAPATH_INST/COUNTER_I/I[1]
    SLICE_X69Y209        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.228 f  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19/O
                         net (fo=7, routed)           0.327     3.555    DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_19_n_0
    SLICE_X67Y206        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.703 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_3/O
                         net (fo=2, routed)           0.110     3.813    DATAPATH_INST/COUNTER_I/DI[3]
    SLICE_X67Y207        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.961 r  DATAPATH_INST/COUNTER_I/addr_B1__0_carry_i_10/O
                         net (fo=1, routed)           0.014     3.975    DATAPATH_INST/COUNTER_I_n_32
    SLICE_X67Y207        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.063     4.038 r  DATAPATH_INST/addr_B1__0_carry/O[4]
                         net (fo=2, routed)           0.167     4.205    DATAPATH_INST/addr_B1__0_carry_n_11
    SLICE_X68Y208        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.256 r  DATAPATH_INST/addr_B1__35_carry_i_5/O
                         net (fo=1, routed)           0.009     4.265    DATAPATH_INST/addr_B1__35_carry_i_5_n_0
    SLICE_X68Y208        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     4.318 r  DATAPATH_INST/addr_B1__35_carry/O[1]
                         net (fo=3, routed)           0.233     4.551    DATAPATH_INST/Memory_ins/addr_B1[4]
    SLICE_X70Y208        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     4.688 r  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0_i_104/O
                         net (fo=7, routed)           0.560     5.248    DATAPATH_INST/COUNTER_J/addr_B0__45[4]
    SLICE_X68Y213        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.397 f  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69/O
                         net (fo=1, routed)           0.274     5.671    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_69_n_0
    SLICE_X70Y213        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.796 f  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23/O
                         net (fo=1, routed)           0.157     5.953    DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_23_n_0
    SLICE_X70Y212        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.051 f  DATAPATH_INST/COUNTER_J/memory_reg_0_127_0_0_i_7/O
                         net (fo=50, routed)          0.195     6.246    DATAPATH_INST/COUNTER_J/ADDR[4]
    SLICE_X70Y213        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.344 r  DATAPATH_INST/COUNTER_J/Dout[15]_i_4/O
                         net (fo=16, routed)          0.436     6.780    DATAPATH_INST/Memory_ins/Dout_reg[0]_2
    SLICE_X69Y217        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     6.929 r  DATAPATH_INST/Memory_ins/Dout[15]_i_2/O
                         net (fo=2, routed)           0.359     7.288    DATAPATH_INST/Memory_ins/p_0_out[15]
    SLICE_X73Y218        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AG21                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    20.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300    20.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    20.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.181    21.807    DATAPATH_INST/Memory_ins/CLK
    SLICE_X73Y218        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[15]_lopt_replica/C
                         clock pessimism              0.370    22.177    
                         clock uncertainty           -0.035    22.142    
    SLICE_X73Y218        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    22.167    DATAPATH_INST/Memory_ins/Dout_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 14.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGB/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.059ns (30.102%)  route 0.137ns (69.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.169ns (routing 0.484ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.532ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.169     1.795    DATAPATH_INST/Memory_ins/CLK
    SLICE_X69Y215        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y215        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.854 r  DATAPATH_INST/Memory_ins/Dout_reg[1]/Q
                         net (fo=4, routed)           0.137     1.991    DATAPATH_INST/REGB/D[1]
    SLICE_X72Y214        FDCE                                         r  DATAPATH_INST/REGB/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.367     2.279    DATAPATH_INST/REGB/CLK
    SLICE_X72Y214        FDCE                                         r  DATAPATH_INST/REGB/Q_reg[1]/C
                         clock pessimism             -0.370     1.909    
    SLICE_X72Y214        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.971    DATAPATH_INST/REGB/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGB/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.059ns (32.597%)  route 0.122ns (67.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.189ns (routing 0.484ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.532ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.189     1.815    DATAPATH_INST/Memory_ins/CLK
    SLICE_X75Y216        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.874 r  DATAPATH_INST/Memory_ins/Dout_reg[11]/Q
                         net (fo=4, routed)           0.122     1.996    DATAPATH_INST/REGB/D[11]
    SLICE_X73Y216        FDCE                                         r  DATAPATH_INST/REGB/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.350     2.262    DATAPATH_INST/REGB/CLK
    SLICE_X73Y216        FDCE                                         r  DATAPATH_INST/REGB/Q_reg[11]/C
                         clock pessimism             -0.370     1.892    
    SLICE_X73Y216        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.954    DATAPATH_INST/REGB/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGD/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.059ns (26.818%)  route 0.161ns (73.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.169ns (routing 0.484ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.532ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.169     1.795    DATAPATH_INST/Memory_ins/CLK
    SLICE_X69Y215        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y215        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.854 r  DATAPATH_INST/Memory_ins/Dout_reg[1]/Q
                         net (fo=4, routed)           0.161     2.015    DATAPATH_INST/REGD/Q_reg[15]_0[1]
    SLICE_X72Y213        FDCE                                         r  DATAPATH_INST/REGD/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.366     2.278    DATAPATH_INST/REGD/CLK
    SLICE_X72Y213        FDCE                                         r  DATAPATH_INST/REGD/Q_reg[1]/C
                         clock pessimism             -0.370     1.908    
    SLICE_X72Y213        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.970    DATAPATH_INST/REGD/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CONTROLLER_INST/FSM_onehot_STATE_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CONTROLLER_INST/FSM_onehot_STATE_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Net Delay (Source):      0.735ns (routing 0.295ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.330ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.735     1.133    CONTROLLER_INST/CLK
    SLICE_X66Y216        FDCE                                         r  CONTROLLER_INST/FSM_onehot_STATE_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y216        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.172 r  CONTROLLER_INST/FSM_onehot_STATE_reg[13]/Q
                         net (fo=2, routed)           0.025     1.197    CONTROLLER_INST/FSM_onehot_STATE_reg_n_0_[13]
    SLICE_X66Y216        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     1.230 r  CONTROLLER_INST/FSM_onehot_STATE[11]_i_1/O
                         net (fo=1, routed)           0.006     1.236    CONTROLLER_INST/FSM_onehot_STATE[11]_i_1_n_0
    SLICE_X66Y216        FDCE                                         r  CONTROLLER_INST/FSM_onehot_STATE_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.838     1.464    CONTROLLER_INST/CLK
    SLICE_X66Y216        FDCE                                         r  CONTROLLER_INST/FSM_onehot_STATE_reg[11]/C
                         clock pessimism             -0.325     1.139    
    SLICE_X66Y216        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.186    CONTROLLER_INST/FSM_onehot_STATE_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGA/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.746ns (routing 0.295ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.330ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.746     1.144    DATAPATH_INST/Memory_ins/CLK
    SLICE_X73Y217        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y217        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.183 r  DATAPATH_INST/Memory_ins/Dout_reg[15]/Q
                         net (fo=4, routed)           0.080     1.263    DATAPATH_INST/REGA/D[15]
    SLICE_X73Y216        FDCE                                         r  DATAPATH_INST/REGA/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.857     1.483    DATAPATH_INST/REGA/CLK
    SLICE_X73Y216        FDCE                                         r  DATAPATH_INST/REGA/Q_reg[15]/C
                         clock pessimism             -0.316     1.167    
    SLICE_X73Y216        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.213    DATAPATH_INST/REGA/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DATAPATH_INST/REGC/Q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/Cmpute/res_int_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.076ns (52.414%)  route 0.069ns (47.586%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      0.749ns (routing 0.295ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.330ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.749     1.147    DATAPATH_INST/REGC/CLK
    SLICE_X73Y216        FDCE                                         r  DATAPATH_INST/REGC/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y216        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.184 r  DATAPATH_INST/REGC/Q_reg[13]/Q
                         net (fo=3, routed)           0.055     1.239    DATAPATH_INST/REGD/res_int0__0_carry__0_i_9_1[13]
    SLICE_X72Y216        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     1.261 r  DATAPATH_INST/REGD/res_int0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.007     1.268    DATAPATH_INST/Cmpute/res_int_reg[15]_1[6]
    SLICE_X72Y216        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     1.285 r  DATAPATH_INST/Cmpute/res_int0__0_carry__0/O[6]
                         net (fo=1, routed)           0.007     1.292    DATAPATH_INST/Cmpute/res_int0[14]
    SLICE_X72Y216        FDCE                                         r  DATAPATH_INST/Cmpute/res_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.854     1.480    DATAPATH_INST/Cmpute/CLK
    SLICE_X72Y216        FDCE                                         r  DATAPATH_INST/Cmpute/res_int_reg[14]/C
                         clock pessimism             -0.286     1.194    
    SLICE_X72Y216        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.240    DATAPATH_INST/Cmpute/res_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/COUNTER_I/counter_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.054ns (51.429%)  route 0.051ns (48.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      0.748ns (routing 0.295ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.330ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.748     1.146    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X68Y214        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y214        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.185 r  DATAPATH_INST/COUNTER_I/counter_value_reg[2]/Q
                         net (fo=41, routed)          0.034     1.219    DATAPATH_INST/COUNTER_I/I[2]
    SLICE_X68Y214        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.234 r  DATAPATH_INST/COUNTER_I/counter_value[2]_i_1/O
                         net (fo=1, routed)           0.017     1.251    DATAPATH_INST/COUNTER_I/counter_value[2]_i_1_n_0
    SLICE_X68Y214        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.854     1.480    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X68Y214        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[2]/C
                         clock pessimism             -0.328     1.152    
    SLICE_X68Y214        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.198    DATAPATH_INST/COUNTER_I/counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 DATAPATH_INST/Memory_ins/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/REGB/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.060ns (31.746%)  route 0.129ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.189ns (routing 0.484ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.532ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.602    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.189     1.815    DATAPATH_INST/Memory_ins/CLK
    SLICE_X71Y214        FDRE                                         r  DATAPATH_INST/Memory_ins/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y214        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.875 r  DATAPATH_INST/Memory_ins/Dout_reg[3]/Q
                         net (fo=4, routed)           0.129     2.004    DATAPATH_INST/REGB/D[3]
    SLICE_X73Y214        FDCE                                         r  DATAPATH_INST/REGB/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.884    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.912 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         1.347     2.259    DATAPATH_INST/REGB/CLK
    SLICE_X73Y214        FDCE                                         r  DATAPATH_INST/REGB/Q_reg[3]/C
                         clock pessimism             -0.370     1.889    
    SLICE_X73Y214        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     1.949    DATAPATH_INST/REGB/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DATAPATH_INST/COUNTER_I/counter_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.667%)  route 0.036ns (33.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.735ns (routing 0.295ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.330ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.735     1.133    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y215        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.172 r  DATAPATH_INST/COUNTER_I/counter_value_reg[0]/Q
                         net (fo=68, routed)          0.030     1.202    DATAPATH_INST/COUNTER_I/I[0]
    SLICE_X66Y215        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.235 r  DATAPATH_INST/COUNTER_I/counter_value[1]_i_1/O
                         net (fo=1, routed)           0.006     1.241    DATAPATH_INST/COUNTER_I/counter_value[1]_i_1_n_0
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.837     1.463    DATAPATH_INST/COUNTER_I/CLK
    SLICE_X66Y215        FDCE                                         r  DATAPATH_INST/COUNTER_I/counter_value_reg[1]/C
                         clock pessimism             -0.324     1.139    
    SLICE_X66Y215        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.186    DATAPATH_INST/COUNTER_I/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CONTROLLER_INST/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CONTROLLER_INST/FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.111%)  route 0.069ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      0.750ns (routing 0.295ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.330ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.381    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.398 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.750     1.148    CONTROLLER_INST/CLK
    SLICE_X74Y214        FDCE                                         r  CONTROLLER_INST/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y214        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.187 r  CONTROLLER_INST/FSM_onehot_STATE_reg[3]/Q
                         net (fo=15, routed)          0.069     1.256    CONTROLLER_INST/Q[3]
    SLICE_X74Y214        FDCE                                         r  CONTROLLER_INST/FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    clk_IBUF_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.607    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.626 r  clk_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=215, routed)         0.854     1.480    CONTROLLER_INST/CLK
    SLICE_X74Y214        FDCE                                         r  CONTROLLER_INST/FSM_onehot_STATE_reg[2]/C
                         clock pessimism             -0.326     1.154    
    SLICE_X74Y214        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.200    CONTROLLER_INST/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         20.000      18.710     BUFGCE_X1Y48   clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/LOW/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/HIGH/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__10/LOW/CLK
Min Period        n/a     RAMS64E/CLK  n/a            1.064         20.000      18.936     SLICE_X70Y217  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__11/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            0.532         10.000      9.468      SLICE_X71Y216  DATAPATH_INST/Memory_ins/memory_reg_0_127_0_0__1/HIGH/CLK



