URL: http://www.cs.washington.edu/research/projects/lis/www/papers/postscript/hauck-SplitOrder.ps
Refering-URL: http://www.cs.washington.edu/research/projects/lis/www/papers/
Root-URL: 
Title: Logic Partition Orderings for Multi-FPGA Systems  
Author: Scott Hauck, Gaetano Borriello 
Address: Seattle, WA 98195  
Affiliation: Department of Computer Science and Engineering University of Washington  
Date: February 1995.  
Note: ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Santa Cruz, CA,  
Abstract: Multi-FPGA systems are being used for tasks including logic emulation, software acceleration, and custom computing. One of the critical issues for these systems is developing software tools for automatically mapping circuits. In this paper, we consider one step in this process, partitioning. We describe the task of generating partition orderings, i.e., determining the way in which a circuit should be bipartitioned so as to best map it to a multi-FPGA system. This allows multi-FPGA partitioners to harness standard partitioning techniques. We develop an algorithm for finding partition orderings, which includes a method for increasing parallelism in the process, as well as for including multi-sectioning and multi-way partitioning algorithms. This method is very efficient, and capable of handling most of the current multi-FPGA topologies. It also enables designers of multi-FPGA systems to include greater flexibility in their topologies and provides improved methods for handling resource overflows.
Abstract-found: 1
Intro-found: 1
Reference: <author> Aptix Corporation, </author> <title> "Data Book", </title> <address> San Jose, CA, </address> <month> February </month> <year> 1993. </year>
Reference: <author> J. M. Arnold, </author> <title> "The Splash 2 Software Environment", </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pp. 88-93, </pages> <year> 1993. </year>
Reference: <author> J. Babb, R. Tessier, A. Agarwal, </author> <title> "Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators", </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pp. 142-151, </pages> <year> 1993. </year>
Reference: <author> S. Bapat, J. P. Cohoon, </author> <title> "Sharp-Looking Geometric Partitioning", </title> <booktitle> European Conference on Design Automation, </booktitle> <pages> pp. 172-176, </pages> <year> 1991. </year>
Reference: <author> L. Barroso, S. Iman, J. Jeong, K. ner, K. Ramamurthy, M. Dubois, </author> <title> "The U.S.C. Multiprocessor Testbed: Project Overview", </title> <type> USC CENG Technical Report CENG-94-15, </type> <month> August </month> <year> 1994. </year>
Reference: <author> P. Bertin, D. Roncin, J. Vuillemin, </author> <title> "Programmable Active Memories: a Performance Assessment", </title> <booktitle> Research on Integrated Systems: Proceedings of the 1993 Symposium, </booktitle> <address> pp.88-102, </address> <year> 1993. </year>
Reference: <author> T. N. Bui, B. R. Moon, </author> <title> "A Fast and Stable Hybrid Genetic Algorithm for the Ratio-Cut Partitioning Problem on Hypergraphs", </title> <booktitle> Design Automation Conference, </booktitle> <pages> pp. 664-669, </pages> <year> 1994. </year>
Reference: <author> P. K. Chan, M. Schlag, J. Y. Zien, </author> <title> "Spectral K-Way Ratio-Cut Partitioning and Clustering", </title> <booktitle> Symposium on Integrated Systems, </booktitle> <pages> pp. 123-142, </pages> <year> 1993. </year>
Reference: <author> P. K. Chan, M. Schlag, M. Martin, "BORG: </author> <title> A Reconfigurable Prototyping Board Using Field-Programmable Gate Arrays", </title> <booktitle> Proceedings of the 1st International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, </booktitle> <pages> pp. 47-51, </pages> <year> 1992. </year>
Reference: <author> W. E. Donath, </author> <title> "Logic Partitioning", in Physical Design Automation of VLSI Systems, </title> <editor> B. Preas, M. Lorenzetti, Editors, </editor> <address> Menlo Park, CA: </address> <publisher> Benjamin/Cummings, </publisher> <pages> pp. 65-86, </pages> <year> 1988. </year>
Reference: <author> A. E. Dunlop, B. W. Kernighan, </author> <title> "A Procedure for Placement of Standard-Cell VLSI Circuits", </title> <journal> IEEE Transactions on Computer-Aided Design, </journal> <volume> Vol. CAD-4, No. 1, </volume> <pages> pp. 92-98, </pages> <month> January </month> <year> 1985. </year>
Reference: <author> A. Ferrucci, M. Martin, T. Geocaris, M. Schlag, P. K. Chan, "ACME: </author> <title> A Field-Programmable Gate Array Implementation of a Self-Adapting and Scalable Connectionist Network", </title> <booktitle> 2nd International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, </booktitle> <year> 1994. </year>
Reference: <author> C. M. Fiduccia, R. M. Mattheyses, </author> <title> "A Linear-Time Heuristic for Improved Network Partitions", </title> <booktitle> Design Automation Conference, </booktitle> <pages> pp. 241-247, </pages> <year> 1982. </year> <institution> Giga Operations Corporation, G-800 VL-Bus Board, Berkeley, </institution> <address> CA, </address> <year> 1994. </year>
Reference: <author> L. Hagen, A. B. Kahng, </author> <title> "New Spectral Methods for Ratio Cut Partitioning and Clustering", </title> <journal> IEEE Trans. on Computer-Aided Design, </journal> <volume> Vol. 11, No. 9, </volume> <pages> pp. 1074-1085, </pages> <month> September </month> <year> 1992. </year>
Reference: <author> S. Hauck, G. Borriello, C. Ebeling, "Springbok: </author> <title> A Rapid-Prototyping System for Board-Level Designs", </title> <booktitle> 2nd International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, </booktitle> <year> 1994. </year> <title> I-Cube, Inc., "The FPID Family Data Sheet", </title> <address> Santa Clara, CA, </address> <month> February </month> <year> 1994. </year>
Reference: <author> R. A. Keaney, C. H. Lee, D. J. Skellern, J. Vuillemin, M. Shand, </author> <title> "Implementation of Long Constraint Length Viterbi Decoders using Programmable Active Memories", </title> <booktitle> Australian Microelectronics Conference, </booktitle> <pages> pp. 52-57, </pages> <year> 1993. </year>
Reference: <author> B. W. Kernighan, S. Lin, </author> <title> "An Efficient Heuristic Procedure for Partitioning of Electrical Circuits", </title> <journal> Bell Systems Technical Journal, </journal> <volume> Vol. 49, No. 2, </volume> <pages> pp. </pages> <address> 291- 307, </address> <month> February </month> <year> 1970. </year>
Reference: <author> G. Koch, U. Kebschull, W. Rosenstiel, </author> <title> "A Prototyping Environment for Hardware/Software Codesign in the COBRA Project", </title> <booktitle> Third International Workshop on Hardware/Software Codesign, </booktitle> <pages> pp. 10-16, </pages> <year> 1994. </year>
Reference: <author> B. Krishnamurthy, </author> <title> "An Improved Min-Cut Algorithm for Partitioning VLSI Networks", </title> <journal> IEEE Transactions on Computers, </journal> <volume> Vol. C-33, No. 5, </volume> <pages> pp. 438-446, </pages> <month> May </month> <year> 1984. </year>
Reference: <author> D. M. Lewis, M. H. van Ierssel, D. H. Wong, </author> <title> A Field Programmable Accelerator for Compiled-Code Applications, </title> <booktitle> ICCD 93, </booktitle> <pages> pp. 491-496, </pages> <year> 1993. </year>
Reference: <author> D. P. Lopresti, </author> <title> Rapid Implementation of a Genetic Sequence Comparator Using Field-Programmable Logic Arrays, </title> <booktitle> Advanced Research in VLSI 1991: </booktitle> <address> Santa Cruz, </address> <pages> pp. 139-152, </pages> <year> 1991. </year>
Reference: <author> B. M.. Riess, K. Doll, F. M. Johannes, </author> <title> "Partitioning Very Large Circuits Using Analytical Placement Techniques", </title> <booktitle> Design Automation Conference, </booktitle> <pages> pp. 646-651, </pages> <year> 1994. </year> <note> 12 K. </note> <author> Roy, C. Sechen, </author> <title> "A Timing Driven N-Way Chip and Multi-Chip Partitioner", </title> <booktitle> International Conference on Computer-Aided Design, </booktitle> <pages> pp. 240-247, </pages> <year> 1993. </year>
Reference: <author> L. A. Sanchis, </author> <title> "Multiple-Way Network Partitions", </title> <journal> IEEE Transactions on Computers, </journal> <volume> Vol. 38, No. 1, </volume> <pages> pp. 62-81, </pages> <year> 1989. </year>
Reference: <author> P. R. Suaris, G. Kedem, </author> <title> "Standard Cell Placement by Quadrisection", </title> <booktitle> International Conference on Computer Design, </booktitle> <pages> pp. 612-615, </pages> <year> 1987. </year>
Reference: <author> D. A. Thomae, T. A. Petersen, D. E. Van den Bout, </author> <title> The Anyboard Rapid Prototyping Environment, </title> <booktitle> Advanced Research in VLSI 1991: </booktitle> <address> Santa Cruz, </address> <pages> pp. 356-370, </pages> <year> 1991. </year>
Reference: <author> J. Varghese, M. Butts, J. Batcheller, </author> <title> "An Efficient Logic Emulation System", </title> <journal> IEEE Transactions on VLSI Systems, </journal> <volume> Vol. 1, No. 2, </volume> <pages> pp. 171-174, </pages> <month> June </month> <year> 1993. </year>
Reference: <author> G. Vijayan, </author> <title> "Partitioning Logic on Graph Structures to Minimize Routing Cost", </title> <journal> IEEE Transactions on Computer-Aided Design, </journal> <volume> Vol. 9, No. 12, </volume> <pages> pp. 1326-1334, </pages> <month> December </month> <year> 1990. </year>
Reference: <author> M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, S. Ghosh, </author> <title> "PRISM-II Compiler and Architecture", </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pp. 9-16, </pages> <year> 1993. </year>
Reference: <author> Y.-C. Wei, C.-K. Cheng, </author> <title> "Towards Efficient Hierarchical Designs by Ratio Cut Partitioning", </title> <booktitle> International Conference on Computer-Aided Design, </booktitle> <pages> pp. 298-301, </pages> <year> 1989. </year>
Reference: <author> K. Yamada, H. Nakada, A. Tsutsui, N. Ohta, </author> <title> "High-Speed Emulation of Communication Circuits on a Multiple-FPGA System", </title> <booktitle> 2nd International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, </booktitle> <year> 1994. </year>
Reference: <author> H. Yang, D. F. Wong, </author> <title> "Efficient Network Flow Based Min-Cut Balanced Partitioning", </title> <booktitle> International Conference on Computer-Aided Design, </booktitle> <year> 1994. </year>
Reference: <author> C. W. Yeh, C. K. Cheng, T. T. Lin, </author> <title> "A Probabilistic Multicommodity-Flow Solution to Circuit Clustering Problems", </title> <booktitle> International Conference on Computer-Aided Design, </booktitle> <pages> pp. 428-431, </pages> <year> 1992. </year> <title> Zycad Corporation, Paradigm RP, </title> <address> Fremont, CA, </address> <year> 1994. </year>
References-found: 32

