do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# vsim -gui work.top_tb 
# Start time: 13:57:30 on Mar 16,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# Loading work.split_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlftn6301z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn6301z
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
run -all
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 4020 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 13:59:36 on Mar 16,2023, Elapsed time: 0:02:06
# Errors: 0, Warnings: 3
# vsim -gui work.top_tb 
# Start time: 13:59:36 on Mar 16,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'data_o'. The port definition is at: C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Averaging/avg_128.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/AVG_128 File: C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top.v Line: 57
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlftia9h6i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftia9h6i
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/SPLIT_DATA/data_i'.
# Executing ONERROR command at macro ./top.do line 42
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/SPLIT_DATA/data_uart_o'.
# Executing ONERROR command at macro ./top.do line 43
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/SPLIT_DATA/count_r'.
# Executing ONERROR command at macro ./top.do line 44
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 4020 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 14:01:49 on Mar 16,2023, Elapsed time: 0:02:13
# Errors: 0, Warnings: 4
# vsim -gui work.top_tb 
# Start time: 14:01:49 on Mar 16,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'data_o'. The port definition is at: C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT File: C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'data_o'. The port definition is at: C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Averaging/avg_128.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/DUT/AVG_128 File: C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top.v Line: 57
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlfteish2i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteish2i
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/SPLIT_DATA/data_i'.
# Executing ONERROR command at macro ./top.do line 42
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/SPLIT_DATA/data_uart_o'.
# Executing ONERROR command at macro ./top.do line 43
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/SPLIT_DATA/count_r'.
# Executing ONERROR command at macro ./top.do line 44
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 4020 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 14:02:25 on Mar 16,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 5
# vsim -gui work.top_tb 
# Start time: 14:02:25 on Mar 16,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlftjx4nk0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjx4nk0
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/SPLIT_DATA/data_i'.
# Executing ONERROR command at macro ./top.do line 42
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/SPLIT_DATA/data_uart_o'.
# Executing ONERROR command at macro ./top.do line 43
# ** UI-Msg: (vish-4014) No objects found matching '/top_tb/DUT/SPLIT_DATA/count_r'.
# Executing ONERROR command at macro ./top.do line 44
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 4020 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/ModelSim/wave.do
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 14:15:54 on Mar 16,2023, Elapsed time: 0:13:29
# Errors: 0, Warnings: 3
# vsim -gui work.top_tb 
# Start time: 14:15:54 on Mar 16,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlfti7an56".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti7an56
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 4020 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 14:17:20 on Mar 16,2023, Elapsed time: 0:01:26
# Errors: 0, Warnings: 3
# vsim -gui work.top_tb 
# Start time: 14:17:20 on Mar 16,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlftrr3995".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrr3995
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 4020 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
do top.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top
# 
# Top level modules:
# 	top
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module avg_128
# 
# Top level modules:
# 	avg_128
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module conj_c_mult
# 
# Top level modules:
# 	conj_c_mult
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fir_17
# 
# Top level modules:
# 	fir_17
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module pkg_detect
# 
# Top level modules:
# 	pkg_detect
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module merge_data
# 
# Top level modules:
# 	merge_data
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module split_data
# 
# Top level modules:
# 	split_data
# End time: 14:18:17 on Mar 16,2023, Elapsed time: 0:00:57
# Errors: 0, Warnings: 3
# vsim -gui work.top_tb 
# Start time: 14:18:17 on Mar 16,2023
# Loading work.top_tb
# Loading work.top
# Loading work.merge_data
# Loading work.conj_c_mult
# Loading work.avg_128
# Loading work.fir_17
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: David  Hostname: DESKTOP-2A41VS7  ProcessID: 9920
#           Attempting to use alternate WLF file "./wlft6bedh7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6bedh7
# File was opened successfully : -2147483645
# File was opened successfully : -2147483644
# ** Note: $finish    : C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v(57)
#    Time: 4020 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/David/Documents/GitHub/FM-Demodulator/Module/Top/top_tb.v line 57
# End time: 15:05:29 on Mar 16,2023, Elapsed time: 0:47:12
# Errors: 0, Warnings: 3
