$date
	Fri May 16 18:08:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_tb $end
$var wire 32 ! pc [31:0] $end
$var reg 1 " clk $end
$var reg 32 # next_pc [31:0] $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 32 % next_pc [31:0] $end
$var wire 1 $ rst $end
$var reg 32 & pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx %
1$
bx #
1"
b0 !
$end
#5000
0"
#10000
bx !
bx &
1"
0$
#15000
0"
b1010 #
b1010 %
#20000
b1010 !
b1010 &
1"
#25000
0"
b1110 #
b1110 %
#30000
b1110 !
b1110 &
1"
#35000
0"
b10010001101000101011001111000 #
b10010001101000101011001111000 %
#40000
b0 !
b0 &
1"
b0 #
b0 %
#45000
0"
#50000
1"
#55000
0"
#60000
1"
#65000
0"
#70000
1"
#75000
0"
#80000
1"
#85000
0"
#90000
1"
#95000
0"
#100000
1"
#105000
0"
#110000
1"
#115000
0"
#120000
1"
#125000
0"
#130000
1"
#135000
0"
#140000
1"
#145000
0"
#150000
1"
#155000
0"
#160000
1"
#165000
0"
#170000
1"
#175000
0"
#180000
1"
#185000
0"
#190000
1"
#195000
0"
#200000
1"
#205000
0"
#210000
1"
#215000
0"
#220000
1"
#225000
0"
#230000
1"
#235000
0"
#240000
1"
#245000
0"
#250000
1"
#255000
0"
#260000
1"
#265000
0"
#270000
1"
#275000
0"
#280000
1"
#285000
0"
#290000
1"
#295000
0"
#300000
1"
#305000
0"
#310000
1"
#315000
0"
#320000
1"
#325000
0"
#330000
1"
#335000
0"
#340000
1"
#345000
0"
#350000
1"
#355000
0"
#360000
1"
#365000
0"
#370000
1"
#375000
0"
#380000
1"
#385000
0"
#390000
1"
#395000
0"
#400000
1"
#405000
0"
#410000
1"
#415000
0"
#420000
1"
#425000
0"
#430000
1"
#435000
0"
#440000
1"
#445000
0"
#450000
1"
#455000
0"
#460000
1"
#465000
0"
#470000
1"
#475000
0"
#480000
1"
#485000
0"
#490000
1"
#495000
0"
#500000
1"
