#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb  5 16:46:36 2021
# Process ID: 20912
# Current directory: /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado
# Command line: vivado
# Log file: /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/vivado.log
# Journal file: /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project CMcnally_lab0 {/home/cmcnally/Documents/Year5/Semester 2/5M9/Labs/Lab0/CMcnally_lab0} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 6372.977 ; gain = 62.227 ; free physical = 127 ; free virtual = 2686
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
add_files -norecurse -scan_for_includes {{/home/cmcnally/Documents/Year5/Semester 2/5M9/Labs/Lab0/lab0_top.sv}}
import_files -norecurse {{/home/cmcnally/Documents/Year5/Semester 2/5M9/Labs/Lab0/lab0_top.sv}}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{/home/cmcnally/Documents/Year5/Semester 2/5M9/Labs/Lab0/Basys3_Master.xdc}}
import_files -fileset constrs_1 {{/home/cmcnally/Documents/Year5/Semester 2/5M9/Labs/Lab0/Basys3_Master.xdc}}
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Feb  5 16:53:48 2021] Launched synth_1...
Run output will be captured here: /home/cmcnally/Documents/Year5/Semester 2/5M9/Labs/Lab0/CMcnally_lab0/CMcnally_lab0.runs/synth_1/runme.log
[Fri Feb  5 16:53:48 2021] Launched impl_1...
Run output will be captured here: /home/cmcnally/Documents/Year5/Semester 2/5M9/Labs/Lab0/CMcnally_lab0/CMcnally_lab0.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7378.180 ; gain = 767.035 ; free physical = 137 ; free virtual = 1758
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Feb  5 16:57:16 2021] Launched impl_1...
Run output will be captured here: /home/cmcnally/Documents/Year5/Semester 2/5M9/Labs/Lab0/CMcnally_lab0/CMcnally_lab0.runs/impl_1/runme.log
