/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature 2166f6477dda2a72bbfa4b7dd9f3044569580f79 % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050305 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_psss_0.7v_110c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 psss_0_7 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 110 ;
   nom_voltage : 0.7;

   voltage_map(vccd_1p0, 0.7);
   voltage_map(vccdgt_1p0, 0.7);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 110 ;
     voltage : 0.7 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 (" 10,  25,  70, 100, 150, 200");
   }





/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;

      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
         capacitance :      7.364;

 	 min_pulse_width_high :   991.526;
         min_pulse_width_low  :   991.526;
         min_period           :  1983.051;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "454, 446, 421, 405, 383, 364", \
                     "474, 465, 440, 425, 402, 383", \
                     "499, 490, 465, 450, 427, 408", \
                     "522, 513, 488, 473, 450, 431", \
                     "542, 533, 508, 493, 470, 451", \
                     "588, 579, 554, 539, 517, 497");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "422, 413, 388, 373, 351, 331", \
                     "443, 434, 409, 394, 371, 352", \
                     "470, 462, 437, 421, 399, 380", \
                     "495, 486, 461, 446, 423, 404", \
                     "517, 508, 483, 468, 445, 426", \
                     "565, 556, 531, 516, 493, 474");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "577, 586, 611, 626, 648, 668", \
                     "564, 573, 598, 613, 636, 655", \
                     "548, 556, 581, 597, 619, 638", \
                     "534, 543, 568, 583, 605, 625", \
                     "523, 532, 556, 572, 594, 614", \
                     "505, 513, 538, 554, 576, 595");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "575, 584, 609, 624, 647, 666", \
                     "562, 571, 595, 611, 633, 653", \
                     "544, 553, 578, 593, 616, 635", \
                     "529, 538, 563, 578, 600, 620", \
                     "515, 524, 549, 564, 587, 606", \
                     "487, 496, 521, 536, 559, 578");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "154, 145, 120, 105,  82,  63", \
                     "173, 164, 139, 124, 102,  82", \
                     "199, 190, 165, 150, 128, 108", \
                     "223, 214, 189, 174, 151, 132", \
                     "243, 235, 210, 194, 172, 153", \
                     "292, 283, 258, 243, 220, 201");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "179, 170, 145, 130, 107,  88", \
                     "199, 190, 165, 150, 128, 108", \
                     "226, 217, 192, 177, 154, 135", \
                     "250, 241, 216, 201, 178, 159", \
                     "271, 262, 237, 222, 199, 180", \
                     "318, 309, 284, 269, 247, 227");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "142, 151, 176, 191, 214, 233", \
                     "129, 138, 163, 178, 201, 220", \
                     "112, 121, 146, 161, 184, 203", \
                     " 98, 107, 132, 147, 170, 189", \
                     " 87,  96, 121, 136, 159, 178", \
                     " 68,  77, 102, 117, 140, 159");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "140, 149, 174, 189, 212, 231", \
                     "126, 135, 160, 175, 198, 217", \
                     "108, 117, 142, 157, 180, 199", \
                     " 92, 101, 126, 141, 164, 183", \
                     " 79,  88, 113, 128, 150, 170", \
                     " 51,  60,  85, 100, 123, 142");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "1331, 1344, 1367, 1381, 1418, 1480", \
                     "1341, 1354, 1377, 1392, 1428, 1490", \
                     "1369, 1382, 1405, 1420, 1456, 1518", \
                     "1387, 1399, 1422, 1437, 1473, 1535", \
                     "1412, 1424, 1448, 1462, 1499, 1561", \
                     "1434, 1446, 1470, 1484, 1521, 1583");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 10,  22,  48,  67, 124, 282", \
                     " 10,  22,  48,  67, 124, 282", \
                     " 10,  22,  48,  67, 124, 282", \
                     " 10,  22,  48,  67, 124, 282", \
                     " 10,  22,  48,  67, 124, 282", \
                     " 10,  22,  48,  67, 124, 282");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "662, 674, 697, 710, 737, 754", \
                     "672, 684, 707, 720, 747, 764", \
                     "700, 713, 735, 748, 775, 792", \
                     "717, 730, 752, 765, 793, 809", \
                     "742, 755, 778, 791, 818, 834", \
                     "764, 777, 800, 813, 840, 856");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 11,  21,  41,  55,  95, 195", \
                     " 11,  21,  41,  55,  95, 195", \
                     " 11,  21,  41,  55,  95, 195", \
                     " 11,  21,  41,  55,  95, 195", \
                     " 11,  21,  41,  55,  95, 195", \
                     " 11,  21,  41,  55,  95, 195");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "6618, 6647, 6704, 6740, 6833, 7008", \
                     "6645, 6675, 6732, 6768, 6861, 7036", \
                     "6681, 6711, 6767, 6804, 6897, 7072", \
                     "6712, 6741, 6798, 6834, 6928, 7103", \
                     "6738, 6767, 6824, 6861, 6954, 7129", \
                     "6787, 6816, 6873, 6910, 7003, 7179");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 28,  55, 112, 152, 268, 573", \
                     " 28,  55, 112, 152, 268, 573", \
                     " 28,  55, 112, 152, 268, 573", \
                     " 28,  55, 112, 152, 268, 573", \
                     " 28,  55, 112, 152, 268, 573", \
                     " 28,  55, 112, 152, 268, 573");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "6050, 6077, 6128, 6159, 6234, 6344", \
                     "6080, 6107, 6158, 6190, 6265, 6376", \
                     "6119, 6146, 6197, 6229, 6305, 6417", \
                     "6153, 6180, 6232, 6264, 6340, 6453", \
                     "6182, 6210, 6262, 6294, 6371, 6485", \
                     "6244, 6272, 6325, 6357, 6436, 6554");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " -6,  25,  83, 119, 211, 374", \
                     " -6,  25,  83, 119, 211, 374", \
                     " -6,  25,  83, 119, 211, 374", \
                     " -6,  25,  83, 119, 211, 374", \
                     " -6,  25,  83, 119, 211, 374", \
                     " -6,  25,  83, 119, 211, 374");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


