From 198f39532d6dd67240a289694f322c04e3238008 Mon Sep 17 00:00:00 2001
From: Matteo Lisi <matteo.lisi@engicam.com>
Date: Fri, 17 Apr 2020 10:19:49 +0200
Subject: [PATCH] changed cma e mmp memory value

---
 .../dts/engicam/icore-r8a774c0-cat874.dts     |    9 +-
 firmware/r8a779x_usb3_v2.dlmem                |  Bin 0 -> 9416 bytes
 my_db.dts                                     | 2282 +++++++++++++++++
 3 files changed, 2284 insertions(+), 7 deletions(-)
 create mode 100644 firmware/r8a779x_usb3_v2.dlmem
 create mode 100644 my_db.dts

diff --git a/arch/arm64/boot/dts/engicam/icore-r8a774c0-cat874.dts b/arch/arm64/boot/dts/engicam/icore-r8a774c0-cat874.dts
index 99d34338b..538365d90 100644
--- a/arch/arm64/boot/dts/engicam/icore-r8a774c0-cat874.dts
+++ b/arch/arm64/boot/dts/engicam/icore-r8a774c0-cat874.dts
@@ -44,7 +44,7 @@
 		linux,cma@58000000 {
 			compatible = "shared-dma-pool";
 			reusable;
-			reg = <0x00000000 0x60000000 0x0 0x10000000>;
+			reg = <0x00000000 0x60000000 0x0 0x8000000>;
 			linux,cma-default;
 		};
 
@@ -52,7 +52,7 @@
 		mmp_reserved: linux,multimedia {
 			compatible = "shared-dma-pool";
 			reusable;
-			reg = <0x00000000 0x70000000 0x0 0x10000000>;
+			reg = <0x00000000 0x70000000 0x0 0x8000000>;
 		};
 	};
 
@@ -455,11 +455,6 @@
 
 &du {
 	status = "okay";
-
-	clocks = <&cpg CPG_MOD 724>,
-		 <&cpg CPG_MOD 723>,
-		 <&x13_clk>;
-	clock-names = "du.0", "du.1", "dclkin.0";
 };
 
 &vin4 {
diff --git a/firmware/r8a779x_usb3_v2.dlmem b/firmware/r8a779x_usb3_v2.dlmem
new file mode 100644
index 0000000000000000000000000000000000000000..2b85222467e555a0f33002d1dad5ecf39da9d9b8
GIT binary patch
literal 9416
zcma)C4_s7rwm&n&oy)(A%!Qdja&)8_Ggo`aCMu~QA!}wmK?Fro`6HE?*>2nRdX*y%
zN@S+Kbjg324VGlClDK7hqY2EAEkGHO6o(NKM^}(l)=a$b`?~|;zTNkEkI(0Of4_V0
z@1EZ|=XcKeo!=SC=2Tq|rv_qw9d!17)@sdJk-4&pZ1PaLA8k_P3hIC2QT0Eu@!4e6
zzBE)#+(VSWVC^B>DDC>QL@&%4r42tv<YyFJzeC@vCt94*Sm-o#ky`7Py(Wv%+V-}1
zhBF%|G!K1?QSW+RJYceRT35$wi%3nXnAeG7BzdF8o#NqGuMNG!9HrjS`$p}<D8eZA
z?RN1CPLkIORmO0aWrxvqay*eF*UeC+CTLgCq!VMcTLuxuYx6>gR!{-s{hh%!%T*#x
zbiDRDD7{G5HG10!Z5^9CE?(=eQqyuWb#a`EoBW19X<kn-kWHr-^Z|NH5A_Cc!$ghV
z`UjKk{_!drD&`q=S@GH__-Yv?Vos(XZHFWW3$JIWh;bqDfr7<gHjdKLHd#}w%j1U|
z)!Hlan}VgsY*dZYa0TL1BBx&giG~}Kb>$}ZTs<c+)G1c!a^lAr0}U$D=q(u!8a*jr
za(TSf2t9({Rs1PqGR7EvGp|<WcH{lLtiZV|#RG!-(ni5z<e;fDoUg6#4VuOH8mo0Z
zGN7A(Ue_ePPEd(S#(KftSubRJTREqY>#Y~Mg$lh*PA066$tE8PzaiLUgQ^<WICTYQ
zlNV`hvJ_s;sjzlxqdmS}=$+VoE=o(fvNH8V_O!`xqmgmI=9J_TtZ$7n`YP_?hDh@2
zyHC!-8YlSK<XwKlV!o1(+>zuZci&Y)UxKSZyrh@p?-Q{$F4CLR<!du^Dm{~w*_maB
z%5`!LVdNLCJY$!?B#*lLy^VbKbX)DSI!O+>`z{ajy8K3H_gd88sl((>>BcNq)%~0%
z^?f@*<FiHgnnfxm*(-WgYEnj>;FGR3n(;vmZ;N}t5#zO9S%X6H1HrO`TqljpS_6}8
zvWFU<m*mLl7UQMUcCo&1^ajj1VyMNaa+Sc&tG-gZ7`?5K3pVMOhrVz89!}NZlXwHx
zn$2^DbJrh+XEYDBb{;5**S3I9<}vKuo^kGa?>MHBmEzA<yYX-SZrx$4%4>z4t6Qq5
zQE!S~4Ze0aVTFZJu<}PPs^CLWerkFRt6sxZt@+$lDoph<D^sVg6fu9Q_tNQhW-UMa
zSG^PLa@RLw_Dr))uF)iD<!Hsa6dzv#D$K_v`L~d+Mc;1+4%k_?cvx>Y&TDh)x&=w@
zPPBGDZ;RJ%!583t#~|0qVMIxMy<*RW;w7%?fpV8k-bjtptesy#$|_}~JH?5)heni6
zhCj7I7XphSEn(KquQ8@W8N+P5bPRi6q(qQeQ7kgOsq|+m{bHr>vPkkxMP^mZQTfR`
z?2DD4=;O8-_T}TM>iuAFGD7k90a?>IpLIxb4rE<sV6rMPsB<vndI@he(XaPeQo-G^
zYYmco(7>XLwbR7p#~Y?Ei_sTfTCt9di<QvB#5TM5HGFP8Rrl%OxH8(OgW`xyldYYN
zklNix-P);J6|cRbjByzM&Q=~@&w_^?QQL8!BNkYF&udJQymVTiTau@YwRX0GMwFKE
zVePzz{zFP%l3$H+w{}C@iPKn&mgMWBvD){@I2YpvWX#7MTYFfv7qN+};>imeH89_u
zt4~M|r9j<0Xe!b;Abm;Ste+OfYaM-kroHk$%98x#J)@5)Bl_d;FcFlqctq|X#BcO_
zIX&WN4_)H)JZoK?UaKz<HweQJ$2k|<1$}?kP8H?|=Y0~h{ox8Cyc+w%$i8R8@%~|@
z@3Y|HbX2bW#cZhKEj^zPvW45yWqD;<LE5TtvtbBXdLsPyhxw%*n5_}Z!#)dBWgeVg
zF?(f}IsG^lq?s42SFOr2FUTW%R$<y|zcqg5^jlPf=c83`W)-6ir?)V+QnNOVOWiVi
z>uhb#w%mXv+n?Jp|NYrJXMd0zn7M1dc|j<BIA5LVm|r@7ci2Z^ABXLkUpD`fu)SfQ
zhV7gEr}+umcqQUOZg-O2yjkwD?D+jJsk#CKsix^q{)xpRZ3OcvYv&WN64BphcRM5g
z(QZfMIa^Z)B1g7Zj6I!mZ4<xKBPRJPS`_=WNHkS^THM_08*zY3;{S#SOjcMYtSikr
zu*z>JbFpy=>7<#VbHWOSM&iD=Ky2;v_YJ+9gn=*iD_^jc9`LAReVj@1tP$=M7J*zN
zBsuhffv<kL`<0C!&g6a2ol=f*wWIpAW9=M^Oe7?L$?mi1tQg-4w=Sm!7UAajE0Oa1
zXpOq%VU5LD;Z=9kc(-_+hIsN^a*jJ^7)GAhV5%CcH6DC-MC|@|o5XEmws_6dz~v(H
zJN2ceiAqF$3A4P0c<YO=1<GBSR+gQDs-aYP<YEBDYfF@;Y+s#1Q@!WX<0&cQkhifq
z0XYFy(yP&D>hGPu_-J;+Eza6G5i58~kpdpMoW&$<SKeGrSX1V<%qH<Y@i4TivO(L?
zGjt7B)~^w_i0WC+)T)$G8F-UVwwWmfrXX#XT#sGtat8L>h2z>D$DW{`;4uUv5<F2@
zrStseyFp1Y@!Etyrm;Rv(IhQJm6cg~9JHvzu3@=D0dj{8Lb=e0$i6YL5!u4SREq1%
zbOZWtNv!77h|&!q_V`ljo!Gz)naJ+<h1iXI2vO=Biz`eDM`tN9dK>k*3e{533we}X
zk37mKX_Kls4ZbW2aVV4u1Y{n+W|@Z{o-PRK=g{8y5jie?M5a)+_OEj56NwZ?1{zF5
zXc$G2l}6I9=ph<Q57T&xqsf#&kJ4k544d&jS~?l@lWvTY<l?02aW=VxHsN}T+Q-=B
za8(7aAFB#+b*mb!Hu;Xa6xaRS4P;BFxN2Dblh1C#HEKya@+dzo%ch2E3t{m)mNM;l
zmojNKKhLCDu&kP6d><C<@gG4iiZn?~8h<=pFF5e@_QZ`$#yRY%IW`m=zJmNihJSuU
z&x)Uz5-E^^={^dfP+Ua{$JKzWba|4*M@^IXb-+F#GFjr|fX&HVjKohDR`gLgp-?b^
zMkr_)6bdGa0EOEa?fQ+xCp{+dznw1eu`?vT7<d);FFmdW6?GpKwf3T1KP?gZO~&jd
z=y*8Y4=q1H4?@pl=-;5}U(-0e9ZwVK5$HRa;(@7{#rC+wFPJIu!B1copaEF>q{NH=
zF7Y#GNqi45Iz{4-0b;7en`cXWPMXBm0k`Hz{6pyyUjoztqvuNews|}_dnUMFzPA+l
z21C9O@D~b*KsaWek}2^=fVBA%e;A0$lK4qaLG%2mzOS>f3m52f#cN!HkSBULtQl{4
z%En_A_|XdkFp@BGHQ&12K3?Z<G1v>V9o1gvCAM>uhZ-y`4t^Cf8OQj~cu79Aw0*H8
z_v|qlRdhz&F6N0_gmZt_l84)VktbC{ljnWUmqvjYE$a_|frlRv)YKxrFRCZ}2dS{z
z?WJvD+coa`0;{{VSuh#(h!JU*&xt$4Z$#&{VWJBAU#Y%-q$wkaYSM?%)Kssrk`{{F
z!z?`qc@?MOs{WW3QZ*<o<dJxRs`#`J4dUKM#7CFJoQT^RcPvhl-Ts!?y<|2dkfsY%
zIjeE|D$A6#kidkX=^SjimP=OR&Tz$wva!c@>+{47)^2^ixYFbiHo+U>kO>U#trj<l
ziK5e>p(JCtu@K%6qhfv#v5>`w-74k>Hy2fNfw1`UKwq3j4z%z9Z@KE=Er?S=p(RS>
zs!eh0b_r_jdHEVQ3OYn|vn3)g35uzHibcA_6we%ItV}_nCq(N-lYJ}n7O%Y(!lH0e
zMyP)=1wJEaRq|nui>a7ay+jDD(nT5HD{vZk$`-pP=ZfBOfuV(>GhahBi1MmT&%#Q|
zdwQ_ZnG>vxeaxG;&}4jE$4<I;C3{(OS57A7Ro#}}s%OXCrCSdBDHE!)M;jmWCeCZ%
zw2H2)_2$?xIvPI+{v7gLqu@KMd_2gPL9rEdkUeZw81r<N4_X#Dcx0wHUrcOUh4z#2
z_>#|CVmIpit8tF(mm^o~=GeEZG%C>^R*J|!*l5Wx8QD29igA$A&pFOK+`zgt3ib@W
zk@4@<-Qqq0UyMI^<dPLsguT@A^Z{=}&X$~DgDhu@pFyUL`e(&%;W@EEcwQ{Ws&vW)
zg4*y`y#0oohy8Ht6ZQ=F!~%OkU}&{?LYJLW&gJAB7JNHUp>1928Jzlac@=gDOUCn;
zb2G5xWxRM<)1{e%)x3|J!*jyynsf~nr`zc5*&*|zFyh1lH`Oc~M#8*x^G~I|m-^1^
zU}R$1sTa6sQ=MEOxbSiXu<CE845CKP5`Vy38@DY^6D`THew?ED>By5<?EF{0y?24c
zS1m*&SQG@`w)pqQkpDf(#x6os&6fDxz%d{uN8(d~x}0E8@bEqg**F=N3pt{bYeWQ@
zkcXJFSipPdJ?}kSPG5vcSS;~(fc*RrjM>54_|{N%@~`$*U3#5=v*309ZD0ei33w0K
z4t!9cb*~}5347#oCSzg2eG`U6`=U$@JS=T#1+J@?!k$7wZ#mzzmHg|rP{47mdm9Y_
zZ5F+pmrT(VXHGW5Do1IDMBg_dGGXv^>`zOFM6;;nyZ2EoW;@z47QY5hk4#{*v3Vk2
zXvg)*7ualRFJLz0CIj5}b7)x3IGlXdUclz?(eolEh|3whep-3U8LeZ>8LgYkeVk_#
z(?k`xb#Ts0BaIyKbKfHMEOm5UYDsF~6cw$Z^)cC*yT;^ZI!$?*W#gI=X|ti(T(Lk{
zEbc;v;ty*O3vXCid%dtiX<e&tnArWcH5De`7v<bykx4YSs1%as6x|U1@%f@6#@*^7
z#@*hc{%R1*VeaMd+fF~kRYs>u8Ts;?uV-*d9#zb@%I4T3(DaeDfjcExTAQ1}su73K
z`k_6DRtqm=Ble;1-`6igKM>E(q76oS3T+752DG7lV`|YynqEeSshn!`9p5m0`C)at
z7BxLxnd`oO-mH#*w25m?UD=`Di)QtO3=Lga$dT7*Rxh6QW9#J%v-+&gnQ~zvPkEu2
z@ieEYMt312fb!j5<!k2|Nj9uy-<rC9Y+Y1$!5Bml(YZ~Y(`L0K`}rti<b@0Yln3=u
zZa%{(|EN&b^;526l*1^$$%}6zqMh}qnyh8BG@rTs#U5_R=f51-!`-*vbTxsd*1Sh~
zHD7Pnqk5*ERh6>jtD_oJ(f)i+Gqr3JJyUkAa0W7Lmi=puey|0$W-O{@#~qmC9FrSY
zKiQ+ti)(%&TWsY#LN2ZaLi;pSvK-a8<~cUunq1nB3{bthV)DJCD#l6j=O1puHPX>O
z2KshX;JU7~aLm1<3ayfy^<g{mzq$`AaDB~Di0g#XM*Y2`*#0-<!wOt?e^`j?NJk@w
zeW0`yl@{L)IGpUpuLq%0f@uEvpl73tG_ciAEJj_got><Q`S<qilwEA+z{v$UdYhi*
z=t^y{a;13bB9ZSTQ%M!3Axh1s{8(Uz`%*b7KsI?NO&+hJiRW4EXQ)9<|4G@1pyz(j
zP&w*Nn}n$zMhSFK#qzYSY4`0=GcYm&r^86p809YJ+e(!P=Y3R(`f5y-)ZSNPN<0?m
zcDH(jA($_kCSg9`S!f-oyoUM8|EbFKZ972&a%fiM2*jIFS{1UjT=Y(eZ;3N>3F#vC
zC$FFulZ~jo{EI(U)wc9l1e?ZeI7=(T)M7!{Doq~$pimU165kACRmoPeceVyNF17}k
zLZ245S`*2if{-2RkQEv!68Wo5UWRj<O?Il7?@y|`fi)_stH$+a-6mu$H&x8{d+M3*
zUvIF-w+8h3vh;jkmd@g5gUW&DecAgTe9sf`{IJSyYz=Vh%5mmfs)elJh-Fc&0c@A(
zR^k+!V>Gp6L^`oKPW?raKW?yRfNSH008dH-tl~(3BdiqFw|M2;1paD$>vgR!m$(iM
zv1*KO-P93k3dFjx^HC9Ely7Y7^A_U=l`M~%q1%EJ<8YkxQN!GPzpDYYxPf=Op3<;d
zOXXPoEd2~!`5Yh3bkOwGdw&1RI#dYk#_TMXojH4by%y}n7UT9`oZ4Wzb;Gjx_rElt
z3Q_e=UZpa_`ve=W$F6t_zXPb^C{aBFRj?Q}cInmti!r;hK>Q9hh1P%yRLrR|bMoAA
zp@~Q3>%A7kZGV=Pnhlkxo0|<}=JZzMrz<V7M*>)W%IlBHu3OWU3baqNZk>nALuRxX
zd%z~F;@(=ee%-Z9w=YAtGwTO*TaHYhRsJ5UJjp``|D@+dKd|-77n`ByCr~TP9L&7V
z+L?lWzS8%dL0SD_XM^3S4}|9ntTw=64VyjqB%8hYB%A%<seXS)^)~QVum)MC)W>x>
z*r^gWM^m?MBigZOecwhjvTtuTvTs9N_kK&M&IQPQwKmzSFTsv?K+kMxrLaqQ0r?rT
z-AOJs`%D+3kmX_&auf;<;~?<3QW<{@Jig%55})b9=?vHnRJxewu&5*iQmPuW{497l
zwe}79QlC^k3SI4KM%R3ramL27k*FN<$*0xY6-w`!(-ObzG^6$ZlQ^o0@q4O?(Y?~-
zquUywO3fD;-N-X5Fwelf4fkvh#&1B?ChTyoGp5)8tV9P|?1(toP_rp^u+kfi9<qEq
zyMnhPlwL%$Z}kQ!h#19zLS)~YR{Z|;T7d7&P!0{Vy6E~JnXeRz^<z*ODJm;-biNpr
z#4iuZR%#--UZ=3w+aTn7Jpzj)9cS5U#GPZSarPXOE~bT5fOeB3{>7l)i5^r(%&|69
z9M{2<UJP>Uiu>v#Z0<?_WA4v?gq>Y>r))&c|1J-;jE9WiBtAX(U-NL*!+3b;0^_0M
z0^{MeHpasp@Q@MQ&ja}#l>@;;M(_X+*@&LM3o?a1CvF{=h*R|-L})$g1^3ZVocb*|
z^N+%bAMxniCaX=(BDNQbEo?8G(!%z_cUu|}Q@6FS$m(ce`j~K@@ltl4@!~$uc<DLM
zRy)mYkN+L?q0~R#^F>fn9hG0X-M>Z-aFXq1HlFJ}AT&VBJ`KmZ8O1C&qgdi*6g%9E
zVo9rGfZ~^Z6xB!N5qBxtJLd)e-?AOQFd*BIHYVGvZA><I8<Wkyoyiv6&SXn!XPgZE
ziE(24iE*;|C&tOhi}v_=(6b`jxjs((kILJA8IWxr)@~)FLM2Q<?CO&(@FJu5@I^*3
zp@UIe-@zzWbvOnnUhSh8dQ_fqmm-U)tHt*Ov%ySx=&NIxKMd(~bT-0L&fK+>ul427
z<kx~vmlH0t`4(Je^Zj(0%{Su;oA3A)M|@+y1ajYe=A&}+Er;<8?4?=x4Unh>zr2nP
zCFFWUJAffNqD&wW756k?H~LqB-EhxYz;)o|FrwqNM7M$8{)OmcAn<#lTA&VDPSp=Y
z5p_g4z%1kv57lD~;MYL(5>N*`e3Ix6kaG&Zfdexd@f?W3?*Oj?9w6>C(LrEl6ZR#*
zaE9m^pbdy^CMpN~egwaO9dH0mKoourp9QdA#g75(SMeNRHLwdf415oGfSZ8WLNpSX
z0@#5&K>2y1pMXd=XaTE%BS1I1Zzb9W)B&OgJX`?JXd}=%fKhEk{>Q)z@Z`5dOMumY
z3&=lC6#X61B48bG9B2V<10!pQmICX6T|gU9bOPg{=TzX8cIe&<zJMi{0qkcbKu;&;
z?jkycz9CXgL$47f15?mn22AOO-hdrIG47B54LS#oq3;5UuY)Gqk@u<TjT=P4J>U;0
z26h4Ez*!&>?<FANXQD&Ef;-TO44sjR+?<N8A|H%G#UKYL25tgb{wmr5bOc~bkc#ZV
zD!L972rAkMgoLPQ5pWQQ7^I?nU>Wc-a0oaBxQ4<$hhwfNqAU1siIG6Gm6X3zXlFh^
z<i&3b2OlP?8Ar4)mgu4Jzy$CJgieG!z&hYI@Jt+03Gh7-@(9KOi-0A-9YzQ3;Ymc(
zCqt)zZ3@wdc-R6e`q2r{3t*UvUqgX5VC18?Pl69jgFgTt1Gj-$$wX^`7GV8v(4P*>
zAli#|KiYf$B4!e~@vIv%<~<4fSq9#gqJ0&70EdBQ;3iP;pF|Bn!fTKfIHXgPR#ekV
zfZYxsE`&V-HNb+^M03|bZ@{i1(0Y?7tr&I(;Al=~fo@>tTKF2U;BD9fuyh@K^c~y-
z*Ma2qm>(Fj0exT{un)Kev~48X`CsrS!16BW0!2U#5WER|0;_?&n~8e<NK^?v%eO)=
zfVd658K$PP?L_7s;2SsyM7~e-2H*k$cS3I%Q;RnA1EO?bBj5qn?SgC{g0=%=fl;MI
zqj!TQ@Y+ZCRSjqZ%pZd`5WWX%1jLj<AHdB|uzsIHFTj2vbsy#eivC2T-VYgpvI9h2
z<#_)YeBdC_av-t->kGUBYyoP49$@+*@bqWs5P0`<_*uA`Uj7oi9zmQqif2HH1X^Fg
zuYhh~Q6*vpF!yWtBoOiqYzT3*2yI;z?yEr;C<2ZHZDELi;m{AT8)yN#fn+`6B*6aj
zXQlykfptI)&;<-NVm*NpKmyu;xCq!iPz%Hj22I5Le6;I;8tC_+6MlzhFV#YKq3}!K
LYz$&<BGG>XVMWuO

literal 0
HcmV?d00001

diff --git a/my_db.dts b/my_db.dts
new file mode 100644
index 000000000..35ced725b
--- /dev/null
+++ b/my_db.dts
@@ -0,0 +1,2282 @@
+/dts-v1/;
+
+/ {
+	compatible = "si-linux,cat875", "si-linux,cat874", "renesas,r8a774c0";
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	model = "Silicon Linux RZ/G2E evaluation kit EK874 (CAT874 + CAT875)";
+
+	aliases {
+		i2c0 = "/soc/i2c@e6500000";
+		i2c1 = "/soc/i2c@e6508000";
+		i2c2 = "/soc/i2c@e6510000";
+		i2c3 = "/soc/i2c@e66d0000";
+		i2c4 = "/soc/i2c@e66d8000";
+		i2c5 = "/soc/i2c@e66e0000";
+		i2c6 = "/soc/i2c@e66e8000";
+		i2c7 = "/soc/i2c@e60b0000";
+		i2c8 = "/soc/i2c@e6690000";
+		serial0 = "/soc/serial@e6e88000";
+		serial1 = "/soc/serial@e6560000";
+		serial2 = "/soc/serial@e66a0000";
+		serial3 = "/soc/serial@e66b0000";
+		spi0 = "/soc/spi@e6e90000";
+		spi1 = "/soc/spi@e6ea0000";
+		spi2 = "/soc/spi@e6c00000";
+		spi3 = "/soc/spi@e6c10000";
+		ethernet0 = "/soc/ethernet@e6800000";
+	};
+
+	audio_clk_a {
+		compatible = "fixed-clock";
+		#clock-cells = <0x0>;
+		clock-frequency = <0x1588800>;
+		phandle = <0x29>;
+	};
+
+	audio_clk_b {
+		compatible = "fixed-clock";
+		#clock-cells = <0x0>;
+		clock-frequency = <0x0>;
+		phandle = <0x2a>;
+	};
+
+	audio_clk_c {
+		compatible = "fixed-clock";
+		#clock-cells = <0x0>;
+		clock-frequency = <0x0>;
+		phandle = <0x2b>;
+	};
+
+	can {
+		compatible = "fixed-clock";
+		#clock-cells = <0x0>;
+		clock-frequency = <0x0>;
+		phandle = <0x9>;
+	};
+
+	opp_table10 {
+		compatible = "operating-points-v2";
+		opp-shared;
+		phandle = <0x5>;
+
+		opp@800000000 {
+			opp-hz = <0x0 0x2faf0800>;
+			opp-microvolt = <0xc8320>;
+			clock-latency-ns = <0x493e0>;
+		};
+
+		opp@1000000000 {
+			opp-hz = <0x0 0x3b9aca00>;
+			opp-microvolt = <0xc8320>;
+			clock-latency-ns = <0x493e0>;
+		};
+
+		opp@1200000000 {
+			opp-hz = <0x0 0x47868c00>;
+			opp-microvolt = <0xc8320>;
+			clock-latency-ns = <0x493e0>;
+			opp-suspend;
+		};
+	};
+
+	cpus {
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+
+		cpu@0 {
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x0>;
+			device_type = "cpu";
+			power-domains = <0x1 0x5>;
+			next-level-cache = <0x2>;
+			enable-method = "psci";
+			#cooling-cells = <0x2>;
+			dynamic-power-coefficient = <0x115>;
+			cooling-min-level = <0x0>;
+			cooling-max-level = <0x2>;
+			cpu-idle-states = <0x3>;
+			clocks = <0x4 0x0 0x0>;
+			operating-points-v2 = <0x5>;
+			phandle = <0x7>;
+		};
+
+		cpu@1 {
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x1>;
+			device_type = "cpu";
+			power-domains = <0x1 0x6>;
+			next-level-cache = <0x2>;
+			enable-method = "psci";
+			clocks = <0x4 0x0 0x0>;
+			operating-points-v2 = <0x5>;
+			cpu-idle-states = <0x3>;
+			phandle = <0x8>;
+		};
+
+		cache-controller-0 {
+			compatible = "cache";
+			power-domains = <0x1 0x15>;
+			cache-unified;
+			cache-level = <0x2>;
+			phandle = <0x2>;
+		};
+
+		idle-states {
+			entry-method = "psci";
+
+			cpu-sleep-1 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x10000>;
+				local-timer-stop;
+				entry-latency-us = <0x2bc>;
+				exit-latency-us = <0x2bc>;
+				min-residency-us = <0x1388>;
+				status = "okay";
+				phandle = <0x3>;
+			};
+		};
+	};
+
+	extal {
+		compatible = "fixed-clock";
+		#clock-cells = <0x0>;
+		clock-frequency = <0x2dc6c00>;
+		phandle = <0xd>;
+	};
+
+	firmware {
+
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	gsx_opp_table {
+		compatible = "operating-points-v2";
+		phandle = <0x3d>;
+
+		opp-300000000 {
+			opp-hz = <0x0 0x11e1a300>;
+			opp-microvolt = <0xc8320>;
+		};
+
+		opp-600000000 {
+			opp-hz = <0x0 0x23c34600>;
+			opp-microvolt = <0xc8320>;
+		};
+	};
+
+	pcie_bus {
+		compatible = "fixed-clock";
+		#clock-cells = <0x0>;
+		clock-frequency = <0x5f5e100>;
+		phandle = <0x3a>;
+	};
+
+	pmu_a53 {
+		compatible = "arm,cortex-a53-pmu";
+		interrupts-extended = <0x6 0x0 0x54 0x4 0x6 0x0 0x55 0x4>;
+		interrupt-affinity = <0x7 0x8>;
+	};
+
+	psci {
+		compatible = "arm,psci-1.0", "arm,psci-0.2";
+		method = "smc";
+	};
+
+	scif {
+		compatible = "fixed-clock";
+		#clock-cells = <0x0>;
+		clock-frequency = <0x0>;
+		phandle = <0x14>;
+	};
+
+	soc {
+		compatible = "simple-bus";
+		interrupt-parent = <0x6>;
+		#address-cells = <0x2>;
+		#size-cells = <0x2>;
+		ranges;
+
+		can@e6c30000 {
+			compatible = "renesas,can-r8a774c0", "renesas,rcar-gen3-can";
+			reg = <0x0 0xe6c30000 0x0 0x1000>;
+			interrupts = <0x0 0xba 0x4>;
+			clocks = <0x4 0x1 0x394 0x9>;
+			clock-names = "clkp1", "can_clk";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x394>;
+			status = "okay";
+			pinctrl-0 = <0xa>;
+			pinctrl-names = "default";
+			renesas,can-clock-select = <0x0>;
+		};
+
+		can@e6c38000 {
+			compatible = "renesas,can-r8a774c0", "renesas,rcar-gen3-can";
+			reg = <0x0 0xe6c38000 0x0 0x1000>;
+			interrupts = <0x0 0xbb 0x4>;
+			clocks = <0x4 0x1 0x393 0x9>;
+			clock-names = "clkp1", "can_clk";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x393>;
+			status = "okay";
+			pinctrl-0 = <0xb>;
+			pinctrl-names = "default";
+			renesas,can-clock-select = <0x0>;
+		};
+
+		watchdog@e6020000 {
+			compatible = "renesas,r8a774c0-wdt", "renesas,rcar-gen3-wdt";
+			reg = <0x0 0xe6020000 0x0 0xc>;
+			clocks = <0x4 0x1 0x192>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x192>;
+			status = "okay";
+			timeout-sec = <0x3c>;
+		};
+
+		gpio@e6050000 {
+			compatible = "renesas,gpio-r8a774c0", "renesas,rcar-gen3-gpio";
+			reg = <0x0 0xe6050000 0x0 0x50>;
+			interrupts = <0x0 0x4 0x4>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+			gpio-ranges = <0xc 0x0 0x0 0x12>;
+			#interrupt-cells = <0x2>;
+			interrupt-controller;
+			clocks = <0x4 0x1 0x390>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x390>;
+			phandle = <0x12>;
+
+			touch-interrupt {
+				gpio-hog;
+				gpios = <0xe 0x0>;
+				input;
+			};
+		};
+
+		gpio@e6051000 {
+			compatible = "renesas,gpio-r8a774c0", "renesas,rcar-gen3-gpio";
+			reg = <0x0 0xe6051000 0x0 0x50>;
+			interrupts = <0x0 0x5 0x4>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+			gpio-ranges = <0xc 0x0 0x20 0x17>;
+			#interrupt-cells = <0x2>;
+			interrupt-controller;
+			clocks = <0x4 0x1 0x38f>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x38f>;
+			phandle = <0x1f>;
+		};
+
+		gpio@e6052000 {
+			compatible = "renesas,gpio-r8a774c0", "renesas,rcar-gen3-gpio";
+			reg = <0x0 0xe6052000 0x0 0x50>;
+			interrupts = <0x0 0x6 0x4>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+			gpio-ranges = <0xc 0x0 0x40 0x1a>;
+			#interrupt-cells = <0x2>;
+			interrupt-controller;
+			clocks = <0x4 0x1 0x38e>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x38e>;
+			phandle = <0x1e>;
+		};
+
+		gpio@e6053000 {
+			compatible = "renesas,gpio-r8a774c0", "renesas,rcar-gen3-gpio";
+			reg = <0x0 0xe6053000 0x0 0x50>;
+			interrupts = <0x0 0x7 0x4>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+			gpio-ranges = <0xc 0x0 0x60 0x10>;
+			#interrupt-cells = <0x2>;
+			interrupt-controller;
+			clocks = <0x4 0x1 0x38d>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x38d>;
+			phandle = <0x36>;
+		};
+
+		gpio@e6054000 {
+			compatible = "renesas,gpio-r8a774c0", "renesas,rcar-gen3-gpio";
+			reg = <0x0 0xe6054000 0x0 0x50>;
+			interrupts = <0x0 0x8 0x4>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+			gpio-ranges = <0xc 0x0 0x80 0xb>;
+			#interrupt-cells = <0x2>;
+			interrupt-controller;
+			clocks = <0x4 0x1 0x38c>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x38c>;
+		};
+
+		gpio@e6055000 {
+			compatible = "renesas,gpio-r8a774c0", "renesas,rcar-gen3-gpio";
+			reg = <0x0 0xe6055000 0x0 0x50>;
+			interrupts = <0x0 0x9 0x4>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+			gpio-ranges = <0xc 0x0 0xa0 0x14>;
+			#interrupt-cells = <0x2>;
+			interrupt-controller;
+			clocks = <0x4 0x1 0x38b>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x38b>;
+		};
+
+		gpio@e6055400 {
+			compatible = "renesas,gpio-r8a774c0", "renesas,rcar-gen3-gpio";
+			reg = <0x0 0xe6055400 0x0 0x50>;
+			interrupts = <0x0 0xa 0x4>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+			gpio-ranges = <0xc 0x0 0xc0 0x12>;
+			#interrupt-cells = <0x2>;
+			interrupt-controller;
+			clocks = <0x4 0x1 0x38a>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x38a>;
+
+			hub-reset {
+				gpio-hog;
+				gpios = <0xe 0x0>;
+				output-high;
+				line-name = "hub-reset";
+			};
+		};
+
+		pin-controller@e6060000 {
+			compatible = "renesas,pfc-r8a774c0";
+			reg = <0x0 0xe6060000 0x0 0x508>;
+			phandle = <0xc>;
+
+			scif2 {
+				groups = "scif2_data_a";
+				function = "scif2";
+				phandle = <0x22>;
+			};
+
+			hscif2 {
+				groups = "hscif2_data_a", "hscif2_ctrl_a";
+				function = "hscif2";
+				phandle = <0x15>;
+			};
+
+			hscif3 {
+				groups = "hscif3_data_c", "hscif3_ctrl_c";
+				function = "hscif3";
+				phandle = <0x16>;
+			};
+
+			hscif4 {
+				groups = "hscif4_data_c";
+				function = "hscif4";
+				phandle = <0x17>;
+			};
+
+			sd0 {
+				groups = "sdhi0_data4", "sdhi0_ctrl";
+				function = "sdhi0";
+				power-source = <0xce4>;
+				phandle = <0x32>;
+			};
+
+			sd0_uhs {
+				groups = "sdhi0_data4", "sdhi0_ctrl";
+				function = "sdhi0";
+				power-source = <0x708>;
+				phandle = <0x33>;
+			};
+
+			pwm5 {
+				groups = "pwm5_a";
+				function = "pwm5";
+				phandle = <0x20>;
+			};
+
+			pwm6 {
+				groups = "pwm6_a";
+				function = "pwm6";
+				phandle = <0x21>;
+			};
+
+			sound {
+				groups = "ssi349_ctrl", "ssi3_data", "ssi4_data";
+				function = "ssi";
+				phandle = <0x2c>;
+			};
+
+			sound_clk {
+				groups = "audio_clk_a", "audio_clk_b_a", "audio_clk_c_a", "audio_clkout_a", "audio_clkout1_a";
+				function = "audio_clk";
+				phandle = <0x2d>;
+			};
+
+			tpu {
+				groups = "tpu0_to0", "tpu0_to1";
+				function = "tpu0";
+				phandle = <0x39>;
+			};
+
+			usb {
+				groups = "usb0_b";
+				function = "usb0";
+				phandle = <0x28>;
+			};
+
+			usb30 {
+				groups = "usb30", "usb30_id";
+				function = "usb30";
+				phandle = <0x25>;
+			};
+
+			sd3_uhs {
+				groups = "sdhi3_data4", "sdhi3_ctrl";
+				function = "sdhi3";
+				power-source = <0x708>;
+				phandle = <0x37>;
+			};
+
+			du {
+				groups = "du_rgb888", "du_sync", "du_clk_out_0", "du_disp", "du_clk_in_0";
+				function = "du";
+			};
+
+			spi0 {
+				groups = "msiof0_clk", "msiof0_sync", "msiof0_rxd", "msiof0_txd";
+				function = "msiof0";
+			};
+
+			i2c5 {
+				groups = "i2c5";
+				function = "i2c5";
+				phandle = <0x11>;
+			};
+
+			i2c6 {
+				groups = "i2c6_b";
+				function = "i2c6";
+				phandle = <0x13>;
+			};
+
+			avb {
+				phandle = <0x1c>;
+
+				mux {
+					groups = "avb_mii";
+					function = "avb";
+				};
+			};
+
+			can0 {
+				groups = "can0_data";
+				function = "can0";
+				phandle = <0xa>;
+			};
+
+			can1 {
+				groups = "can1_data";
+				function = "can1";
+				phandle = <0xb>;
+			};
+		};
+
+		timer@e60f0000 {
+			compatible = "renesas,r8a774c0-cmt0", "renesas,rcar-gen3-cmt0";
+			reg = <0x0 0xe60f0000 0x0 0x1004>;
+			interrupts = <0x0 0x8e 0x4 0x0 0x8f 0x4>;
+			clocks = <0x4 0x1 0x12f>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x12f>;
+			status = "okay";
+		};
+
+		timer@e6130000 {
+			compatible = "renesas,r8a774c0-cmt1", "renesas,rcar-gen3-cmt1";
+			reg = <0x0 0xe6130000 0x0 0x1004>;
+			interrupts = <0x0 0x78 0x4 0x0 0x79 0x4 0x0 0x7a 0x4 0x0 0x7b 0x4 0x0 0x7c 0x4 0x0 0x7d 0x4 0x0 0x7e 0x4 0x0 0x7f 0x4>;
+			clocks = <0x4 0x1 0x12e>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x12e>;
+			status = "okay";
+		};
+
+		timer@e6140000 {
+			compatible = "renesas,r8a774c0-cmt1", "renesas,rcar-gen3-cmt1";
+			reg = <0x0 0xe6140000 0x0 0x1004>;
+			interrupts = <0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4>;
+			clocks = <0x4 0x1 0x12d>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x12d>;
+			status = "disabled";
+		};
+
+		timer@e6148000 {
+			compatible = "renesas,r8a774c0-cmt1", "renesas,rcar-gen3-cmt1";
+			reg = <0x0 0xe6148000 0x0 0x1004>;
+			interrupts = <0x0 0x1d6 0x4 0x0 0x1d7 0x4 0x0 0x1d8 0x4 0x0 0x1d9 0x4 0x0 0x1da 0x4 0x0 0x1db 0x4 0x0 0x1dc 0x4 0x0 0x1dd 0x4>;
+			clocks = <0x4 0x1 0x12c>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x12c>;
+			status = "disabled";
+		};
+
+		clock-controller@e6150000 {
+			compatible = "renesas,r8a774c0-cpg-mssr";
+			reg = <0x0 0xe6150000 0x0 0x1000>;
+			clocks = <0xd>;
+			clock-names = "extal";
+			#clock-cells = <0x2>;
+			#power-domain-cells = <0x0>;
+			#reset-cells = <0x1>;
+			phandle = <0x4>;
+		};
+
+		reset-controller@e6160000 {
+			compatible = "renesas,r8a774c0-rst";
+			reg = <0x0 0xe6160000 0x0 0x200>;
+		};
+
+		system-controller@e6180000 {
+			compatible = "renesas,r8a774c0-sysc";
+			reg = <0x0 0xe6180000 0x0 0x400>;
+			#power-domain-cells = <0x1>;
+			phandle = <0x1>;
+		};
+
+		thermal@e6190000 {
+			compatible = "renesas,thermal-r8a774c0";
+			reg = <0x0 0xe6190000 0x0 0x10 0x0 0xe6190100 0x0 0x38>;
+			interrupts = <0x0 0x43 0x4 0x0 0x44 0x4 0x0 0x45 0x4>;
+			clocks = <0x4 0x1 0x20a>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x20a>;
+			#thermal-sensor-cells = <0x0>;
+			phandle = <0x47>;
+		};
+
+		interrupt-controller@e61c0000 {
+			compatible = "renesas,intc-ex-r8a774c0", "renesas,irqc";
+			#interrupt-cells = <0x2>;
+			interrupt-controller;
+			reg = <0x0 0xe61c0000 0x0 0x200>;
+			interrupts = <0x0 0x0 0x4 0x0 0x1 0x4 0x0 0x2 0x4 0x0 0x3 0x4 0x0 0x12 0x4 0x0 0xa1 0x4>;
+			clocks = <0x4 0x1 0x197>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x197>;
+		};
+
+		mfis@e6260000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "renesas,mfis-ecc-r8a774c0";
+			reg = <0x0 0xe6260000 0x0 0x1000>;
+			interrupts = <0x0 0x199 0x4 0x0 0x19a 0x4 0x0 0x19b 0x4 0x0 0x19c 0x4 0x0 0x19d 0x4 0x0 0x19e 0x4 0x0 0x19f 0x4 0x0 0x133 0x4 0x0 0x127 0x4 0x0 0x12c 0x4 0x0 0x1f 0x4 0x0 0xdd 0x4 0x0 0x1be 0x4>;
+		};
+
+		i2c@e6500000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "renesas,i2c-r8a774c0", "renesas,rcar-gen3-i2c";
+			reg = <0x0 0xe6500000 0x0 0x40>;
+			interrupts = <0x0 0x11f 0x4>;
+			clocks = <0x4 0x1 0x3a3>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x3a3>;
+			dmas = <0xe 0x91 0xe 0x90 0xf 0x91 0xf 0x90>;
+			dma-names = "tx", "rx", "tx", "rx";
+			i2c-scl-internal-delay-ns = <0x6e>;
+			status = "disabled";
+		};
+
+		i2c@e6508000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "renesas,i2c-r8a774c0", "renesas,rcar-gen3-i2c";
+			reg = <0x0 0xe6508000 0x0 0x40>;
+			interrupts = <0x0 0x120 0x4>;
+			clocks = <0x4 0x1 0x3a2>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x3a2>;
+			dmas = <0xe 0x93 0xe 0x92 0xf 0x93 0xf 0x92>;
+			dma-names = "tx", "rx", "tx", "rx";
+			i2c-scl-internal-delay-ns = <0x6>;
+			status = "disabled";
+		};
+
+		i2c@e6510000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "renesas,i2c-r8a774c0", "renesas,rcar-gen3-i2c";
+			reg = <0x0 0xe6510000 0x0 0x40>;
+			interrupts = <0x0 0x11e 0x4>;
+			clocks = <0x4 0x1 0x3a1>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x3a1>;
+			dmas = <0xe 0x95 0xe 0x94 0xf 0x95 0xf 0x94>;
+			dma-names = "tx", "rx", "tx", "rx";
+			i2c-scl-internal-delay-ns = <0x6>;
+			status = "disabled";
+		};
+
+		i2c@e66d0000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "renesas,i2c-r8a774c0", "renesas,rcar-gen3-i2c";
+			reg = <0x0 0xe66d0000 0x0 0x40>;
+			interrupts = <0x0 0x122 0x4>;
+			clocks = <0x4 0x1 0x3a0>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x3a0>;
+			dmas = <0x10 0x97 0x10 0x96>;
+			dma-names = "tx", "rx";
+			i2c-scl-internal-delay-ns = <0x6e>;
+			status = "disabled";
+		};
+
+		i2c@e66d8000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "renesas,i2c-r8a774c0", "renesas,rcar-gen3-i2c";
+			reg = <0x0 0xe66d8000 0x0 0x40>;
+			interrupts = <0x0 0x13 0x4>;
+			clocks = <0x4 0x1 0x39f>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x39f>;
+			dmas = <0x10 0x99 0x10 0x98>;
+			dma-names = "tx", "rx";
+			i2c-scl-internal-delay-ns = <0x6>;
+			status = "disabled";
+		};
+
+		i2c@e66e0000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "renesas,i2c-r8a774c0", "renesas,rcar-gen3-i2c";
+			reg = <0x0 0xe66e0000 0x0 0x40>;
+			interrupts = <0x0 0x14 0x4>;
+			clocks = <0x4 0x1 0x397>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x397>;
+			dmas = <0x10 0x9b 0x10 0x9a>;
+			dma-names = "tx", "rx";
+			i2c-scl-internal-delay-ns = <0x6>;
+			status = "okay";
+			clock-frequency = <0x186a0>;
+			pinctrl-0 = <0x11>;
+			pinctrl-names = "default";
+
+			edt-ft5x26@38 {
+				compatible = "edt,edt-ft5x26";
+				reg = <0x38>;
+				interrupt-parent = <0x12>;
+				interrupts = <0xe 0x2>;
+			};
+		};
+
+		i2c@e66e8000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "renesas,i2c-r8a774c0", "renesas,rcar-gen3-i2c";
+			reg = <0x0 0xe66e8000 0x0 0x40>;
+			interrupts = <0x0 0x15 0x4>;
+			clocks = <0x4 0x1 0x396>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x396>;
+			dmas = <0x10 0x9d 0x10 0x9c>;
+			dma-names = "tx", "rx";
+			i2c-scl-internal-delay-ns = <0x6>;
+			status = "okay";
+			clock-frequency = <0x186a0>;
+			pinctrl-0 = <0x13>;
+			pinctrl-names = "default";
+		};
+
+		i2c@e6690000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "renesas,i2c-r8a774c0", "renesas,rcar-gen3-i2c";
+			reg = <0x0 0xe6690000 0x0 0x40>;
+			interrupts = <0x0 0x24 0x4>;
+			clocks = <0x4 0x1 0x3eb>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x3eb>;
+			i2c-scl-internal-delay-ns = <0x6>;
+			status = "disabled";
+		};
+
+		i2c@e60b0000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			compatible = "renesas,iic-r8a774c0";
+			reg = <0x0 0xe60b0000 0x0 0x15>;
+			interrupts = <0x0 0xad 0x4>;
+			clocks = <0x4 0x1 0x39e>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x39e>;
+			dmas = <0x10 0x11 0x10 0x10>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		timer@e61e0000 {
+			compatible = "renesas,tmu-r8a774c0", "renesas,tmu";
+			reg = <0x0 0xe61e0000 0x0 0x30>;
+			interrupts = <0x0 0x88 0x4 0x0 0x89 0x4 0x0 0x8a 0x4>;
+			clocks = <0x4 0x1 0x7d>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x7d>;
+			status = "okay";
+		};
+
+		timer@e6fc0000 {
+			compatible = "renesas,tmu-r8a774c0", "renesas,tmu";
+			reg = <0x0 0xe6fc0000 0x0 0x30>;
+			interrupts = <0x0 0x80 0x4 0x0 0x81 0x4 0x0 0x82 0x4>;
+			clocks = <0x4 0x1 0x7c>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x7c>;
+			status = "okay";
+		};
+
+		timer@e6fd0000 {
+			compatible = "renesas,tmu-r8a774c0", "renesas,tmu";
+			reg = <0x0 0xe6fd0000 0x0 0x30>;
+			interrupts = <0x0 0x12f 0x4 0x0 0x130 0x4 0x0 0x131 0x4>;
+			clocks = <0x4 0x1 0x7b>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x7b>;
+			status = "okay";
+		};
+
+		timer@e6fe0000 {
+			compatible = "renesas,tmu-r8a774c0", "renesas,tmu";
+			reg = <0x0 0xe6fe0000 0x0 0x30>;
+			interrupts = <0x0 0x83 0x4 0x0 0x84 0x4 0x0 0x85 0x4>;
+			clocks = <0x4 0x1 0x7a>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x7a>;
+			status = "okay";
+		};
+
+		timer@ffc00000 {
+			compatible = "renesas,tmu-r8a774c0", "renesas,tmu";
+			reg = <0x0 0xffc00000 0x0 0x30>;
+			interrupts = <0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4>;
+			clocks = <0x4 0x1 0x79>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x79>;
+			status = "okay";
+		};
+
+		serial@e6540000 {
+			compatible = "renesas,hscif-r8a774c0", "renesas,rcar-gen3-hscif", "renesas,hscif";
+			reg = <0x0 0xe6540000 0x0 0x60>;
+			interrupts = <0x0 0x9a 0x4>;
+			clocks = <0x4 0x1 0x208 0x4 0x0 0x14 0x14>;
+			clock-names = "fck", "brg_int", "scif_clk";
+			dmas = <0xe 0x31 0xe 0x30 0xf 0x31 0xf 0x30>;
+			dma-names = "tx", "rx", "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x208>;
+			status = "disabled";
+		};
+
+		serial@e6550000 {
+			compatible = "renesas,hscif-r8a774c0", "renesas,rcar-gen3-hscif", "renesas,hscif";
+			reg = <0x0 0xe6550000 0x0 0x60>;
+			interrupts = <0x0 0x9b 0x4>;
+			clocks = <0x4 0x1 0x207 0x4 0x0 0x14 0x14>;
+			clock-names = "fck", "brg_int", "scif_clk";
+			dmas = <0xe 0x33 0xe 0x32 0xf 0x33 0xf 0x32>;
+			dma-names = "tx", "rx", "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x207>;
+			status = "disabled";
+		};
+
+		serial@e6560000 {
+			compatible = "renesas,hscif-r8a774c0", "renesas,rcar-gen3-hscif", "renesas,hscif";
+			reg = <0x0 0xe6560000 0x0 0x60>;
+			interrupts = <0x0 0x90 0x4>;
+			clocks = <0x4 0x1 0x206 0x4 0x0 0x14 0x14>;
+			clock-names = "fck", "brg_int", "scif_clk";
+			dmas = <0xe 0x35 0xe 0x34 0xf 0x35 0xf 0x34>;
+			dma-names = "tx", "rx", "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x206>;
+			status = "okay";
+			pinctrl-0 = <0x15>;
+			pinctrl-names = "default";
+			uart-has-rtscts;
+		};
+
+		serial@e66a0000 {
+			compatible = "renesas,hscif-r8a774c0", "renesas,rcar-gen3-hscif", "renesas,hscif";
+			reg = <0x0 0xe66a0000 0x0 0x60>;
+			interrupts = <0x0 0x91 0x4>;
+			clocks = <0x4 0x1 0x205 0x4 0x0 0x14 0x14>;
+			clock-names = "fck", "brg_int", "scif_clk";
+			dmas = <0x10 0x37 0x10 0x36>;
+			dma-names = "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x205>;
+			status = "okay";
+			pinctrl-0 = <0x16>;
+			pinctrl-names = "default";
+			uart-has-rtscts;
+		};
+
+		serial@e66b0000 {
+			compatible = "renesas,hscif-r8a774c0", "renesas,rcar-gen3-hscif", "renesas,hscif";
+			reg = <0x0 0xe66b0000 0x0 0x60>;
+			interrupts = <0x0 0x92 0x4>;
+			clocks = <0x4 0x1 0x204 0x4 0x0 0x14 0x14>;
+			clock-names = "fck", "brg_int", "scif_clk";
+			dmas = <0x10 0x39 0x10 0x38>;
+			dma-names = "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x204>;
+			status = "okay";
+			pinctrl-0 = <0x17>;
+			pinctrl-names = "default";
+		};
+
+		usb@e6590000 {
+			compatible = "renesas,usbhs-r8a774c0", "renesas,rcar-gen3-usbhs";
+			reg = <0x0 0xe6590000 0x0 0x200>;
+			interrupts = <0x0 0x6b 0x4>;
+			clocks = <0x4 0x1 0x2c0 0x4 0x1 0x2bf>;
+			dmas = <0x18 0x0 0x18 0x1 0x19 0x0 0x19 0x1>;
+			dma-names = "ch0", "ch1", "ch2", "ch3";
+			renesas,buswait = <0xb>;
+			phys = <0x1a>;
+			phy-names = "usb";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x2c0 0x4 0x2bf>;
+			status = "disabled";
+		};
+
+		dma-controller@e65a0000 {
+			compatible = "renesas,r8a774c0-usb-dmac", "renesas,usb-dmac";
+			reg = <0x0 0xe65a0000 0x0 0x100>;
+			interrupts = <0x0 0x6d 0x4 0x0 0x6d 0x4>;
+			interrupt-names = "ch0", "ch1";
+			clocks = <0x4 0x1 0x14a>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x14a>;
+			#dma-cells = <0x1>;
+			dma-channels = <0x2>;
+			phandle = <0x18>;
+		};
+
+		dma-controller@e65b0000 {
+			compatible = "renesas,r8a774c0-usb-dmac", "renesas,usb-dmac";
+			reg = <0x0 0xe65b0000 0x0 0x100>;
+			interrupts = <0x0 0x6e 0x4 0x0 0x6e 0x4>;
+			interrupt-names = "ch0", "ch1";
+			clocks = <0x4 0x1 0x14b>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x14b>;
+			#dma-cells = <0x1>;
+			dma-channels = <0x2>;
+			phandle = <0x19>;
+		};
+
+		dma-controller@e6700000 {
+			compatible = "renesas,dmac-r8a774c0", "renesas,rcar-dmac";
+			reg = <0x0 0xe6700000 0x0 0x10000>;
+			interrupts = <0x0 0xc7 0x4 0x0 0xc8 0x4 0x0 0xc9 0x4 0x0 0xca 0x4 0x0 0xcb 0x4 0x0 0xcc 0x4 0x0 0xcd 0x4 0x0 0xce 0x4 0x0 0xcf 0x4 0x0 0xd0 0x4 0x0 0xd1 0x4 0x0 0xd2 0x4 0x0 0xd3 0x4 0x0 0xd4 0x4 0x0 0xd5 0x4 0x0 0xd6 0x4 0x0 0xd7 0x4>;
+			interrupt-names = "error", "ch0", "ch1", "ch2", "ch3", "ch4", "ch5", "ch6", "ch7", "ch8", "ch9", "ch10", "ch11", "ch12", "ch13", "ch14", "ch15";
+			clocks = <0x4 0x1 0xdb>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xdb>;
+			#dma-cells = <0x1>;
+			dma-channels = <0x10>;
+			phandle = <0x10>;
+		};
+
+		dma-controller@e7300000 {
+			compatible = "renesas,dmac-r8a774c0", "renesas,rcar-dmac";
+			reg = <0x0 0xe7300000 0x0 0x10000>;
+			interrupts = <0x0 0xdc 0x4 0x0 0xd8 0x4 0x0 0xd9 0x4 0x0 0xda 0x4 0x0 0xdb 0x4 0x0 0x134 0x4 0x0 0x135 0x4 0x0 0x136 0x4 0x0 0x137 0x4 0x0 0x138 0x4 0x0 0x139 0x4 0x0 0x13a 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4>;
+			interrupt-names = "error", "ch0", "ch1", "ch2", "ch3", "ch4", "ch5", "ch6", "ch7", "ch8", "ch9", "ch10", "ch11", "ch12", "ch13", "ch14", "ch15";
+			clocks = <0x4 0x1 0xda>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xda>;
+			#dma-cells = <0x1>;
+			dma-channels = <0x10>;
+			phandle = <0xe>;
+		};
+
+		dma-controller@e7310000 {
+			compatible = "renesas,dmac-r8a774c0", "renesas,rcar-dmac";
+			reg = <0x0 0xe7310000 0x0 0x10000>;
+			interrupts = <0x0 0x1a0 0x4 0x0 0x1a1 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x1a4 0x4 0x0 0x1a5 0x4 0x0 0x1a6 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4 0x0 0x1aa 0x4 0x0 0x1ab 0x4 0x0 0x1ac 0x4 0x0 0x1ad 0x4 0x0 0x1ae 0x4 0x0 0x1af 0x4 0x0 0x18d 0x4>;
+			interrupt-names = "error", "ch0", "ch1", "ch2", "ch3", "ch4", "ch5", "ch6", "ch7", "ch8", "ch9", "ch10", "ch11", "ch12", "ch13", "ch14", "ch15";
+			clocks = <0x4 0x1 0xd9>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xd9>;
+			#dma-cells = <0x1>;
+			dma-channels = <0x10>;
+			phandle = <0xf>;
+		};
+
+		mmu@e6740000 {
+			compatible = "renesas,ipmmu-r8a774c0";
+			reg = <0x0 0xe6740000 0x0 0x1000>;
+			renesas,ipmmu-main = <0x1b 0x0>;
+			power-domains = <0x1 0x20>;
+			#iommu-cells = <0x1>;
+			status = "disabled";
+		};
+
+		mmu@e7740000 {
+			compatible = "renesas,ipmmu-r8a774c0";
+			reg = <0x0 0xe7740000 0x0 0x1000>;
+			renesas,ipmmu-main = <0x1b 0x1>;
+			power-domains = <0x1 0x20>;
+			#iommu-cells = <0x1>;
+		};
+
+		mmu@e6570000 {
+			compatible = "renesas,ipmmu-r8a774c0";
+			reg = <0x0 0xe6570000 0x0 0x1000>;
+			renesas,ipmmu-main = <0x1b 0x2>;
+			power-domains = <0x1 0x20>;
+			#iommu-cells = <0x1>;
+			status = "disabled";
+		};
+
+		mmu@e67b0000 {
+			compatible = "renesas,ipmmu-r8a774c0";
+			reg = <0x0 0xe67b0000 0x0 0x1000>;
+			interrupts = <0x0 0xc4 0x4 0x0 0xc5 0x4>;
+			power-domains = <0x1 0x20>;
+			#iommu-cells = <0x1>;
+			phandle = <0x1b>;
+		};
+
+		mmu@ec670000 {
+			compatible = "renesas,ipmmu-r8a774c0";
+			reg = <0x0 0xec670000 0x0 0x1000>;
+			renesas,ipmmu-main = <0x1b 0x4>;
+			power-domains = <0x1 0x20>;
+			#iommu-cells = <0x1>;
+			status = "disabled";
+		};
+
+		mmu@fd800000 {
+			compatible = "renesas,ipmmu-r8a774c0";
+			reg = <0x0 0xfd800000 0x0 0x1000>;
+			renesas,ipmmu-main = <0x1b 0x6>;
+			power-domains = <0x1 0x20>;
+			#iommu-cells = <0x1>;
+			status = "disabled";
+		};
+
+		mmu@fe6b0000 {
+			compatible = "renesas,ipmmu-r8a774c0";
+			reg = <0x0 0xfe6b0000 0x0 0x1000>;
+			renesas,ipmmu-main = <0x1b 0xc>;
+			power-domains = <0x1 0xe>;
+			#iommu-cells = <0x1>;
+			status = "disabled";
+		};
+
+		mmu@febd0000 {
+			compatible = "renesas,ipmmu-r8a774c0";
+			reg = <0x0 0xfebd0000 0x0 0x1000>;
+			renesas,ipmmu-main = <0x1b 0xe>;
+			power-domains = <0x1 0x20>;
+			#iommu-cells = <0x1>;
+			status = "disabled";
+		};
+
+		mmu@fe990000 {
+			compatible = "renesas,ipmmu-r8a774c0";
+			reg = <0x0 0xfe990000 0x0 0x1000>;
+			renesas,ipmmu-main = <0x1b 0x10>;
+			power-domains = <0x1 0x20>;
+			#iommu-cells = <0x1>;
+			status = "disabled";
+		};
+
+		qos@e67e0000 {
+			compatible = "renesas,qos";
+			reg = <0x0 0xe67e0000 0x0 0x10090>;
+		};
+
+		ethernet@e6800000 {
+			compatible = "renesas,etheravb-r8a774c0", "renesas,etheravb-rcar-gen3";
+			reg = <0x0 0xe6800000 0x0 0x800>;
+			interrupts = <0x0 0x27 0x4 0x0 0x28 0x4 0x0 0x29 0x4 0x0 0x2a 0x4 0x0 0x2b 0x4 0x0 0x2c 0x4 0x0 0x2d 0x4 0x0 0x2e 0x4 0x0 0x2f 0x4 0x0 0x30 0x4 0x0 0x31 0x4 0x0 0x32 0x4 0x0 0x33 0x4 0x0 0x34 0x4 0x0 0x35 0x4 0x0 0x36 0x4 0x0 0x37 0x4 0x0 0x38 0x4 0x0 0x39 0x4 0x0 0x3a 0x4 0x0 0x3b 0x4 0x0 0x3c 0x4 0x0 0x3d 0x4 0x0 0x3e 0x4 0x0 0x3f 0x4>;
+			interrupt-names = "ch0", "ch1", "ch2", "ch3", "ch4", "ch5", "ch6", "ch7", "ch8", "ch9", "ch10", "ch11", "ch12", "ch13", "ch14", "ch15", "ch16", "ch17", "ch18", "ch19", "ch20", "ch21", "ch22", "ch23", "ch24";
+			clocks = <0x4 0x1 0x32c>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x32c>;
+			phy-mode = "rgmii";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			status = "okay";
+			pinctrl-0 = <0x1c>;
+			pinctrl-names = "default";
+			renesas,no-ether-link;
+			phy-handle = <0x1d>;
+
+			ethernet-phy@3 {
+				rxc-skew-ps = <0x5dc>;
+				reg = <0x3>;
+				interrupt-parent = <0x1e>;
+				interrupts = <0x15 0x8>;
+				reset-gpios = <0x1f 0x14 0x1>;
+				phandle = <0x1d>;
+			};
+		};
+
+		pwm@e6e30000 {
+			compatible = "renesas,pwm-r8a774c0", "renesas,pwm-rcar";
+			reg = <0x0 0xe6e30000 0x0 0x8>;
+			clocks = <0x4 0x1 0x20b>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x20b>;
+			#pwm-cells = <0x2>;
+			status = "disabled";
+		};
+
+		pwm@e6e31000 {
+			compatible = "renesas,pwm-r8a774c0", "renesas,pwm-rcar";
+			reg = <0x0 0xe6e31000 0x0 0x8>;
+			clocks = <0x4 0x1 0x20b>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x20b>;
+			#pwm-cells = <0x2>;
+			status = "disabled";
+		};
+
+		pwm@e6e32000 {
+			compatible = "renesas,pwm-r8a774c0", "renesas,pwm-rcar";
+			reg = <0x0 0xe6e32000 0x0 0x8>;
+			clocks = <0x4 0x1 0x20b>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x20b>;
+			#pwm-cells = <0x2>;
+			status = "disabled";
+		};
+
+		pwm@e6e33000 {
+			compatible = "renesas,pwm-r8a774c0", "renesas,pwm-rcar";
+			reg = <0x0 0xe6e33000 0x0 0x8>;
+			clocks = <0x4 0x1 0x20b>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x20b>;
+			#pwm-cells = <0x2>;
+			status = "disabled";
+		};
+
+		pwm@e6e34000 {
+			compatible = "renesas,pwm-r8a774c0", "renesas,pwm-rcar";
+			reg = <0x0 0xe6e34000 0x0 0x8>;
+			clocks = <0x4 0x1 0x20b>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x20b>;
+			#pwm-cells = <0x2>;
+			status = "disabled";
+		};
+
+		pwm@e6e35000 {
+			compatible = "renesas,pwm-r8a774c0", "renesas,pwm-rcar";
+			reg = <0x0 0xe6e35000 0x0 0x8>;
+			clocks = <0x4 0x1 0x20b>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x20b>;
+			#pwm-cells = <0x2>;
+			status = "okay";
+			pinctrl-0 = <0x20>;
+			pinctrl-names = "default";
+			phandle = <0x4d>;
+		};
+
+		pwm@e6e36000 {
+			compatible = "renesas,pwm-r8a774c0", "renesas,pwm-rcar";
+			reg = <0x0 0xe6e36000 0x0 0x8>;
+			clocks = <0x4 0x1 0x20b>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x20b>;
+			#pwm-cells = <0x2>;
+			status = "okay";
+			pinctrl-0 = <0x21>;
+			pinctrl-names = "default";
+		};
+
+		serial@e6e60000 {
+			compatible = "renesas,scif-r8a774c0", "renesas,rcar-gen3-scif", "renesas,scif";
+			reg = <0x0 0xe6e60000 0x0 0x40>;
+			interrupts = <0x0 0x98 0x4>;
+			clocks = <0x4 0x1 0xcf 0x4 0x0 0x14 0x14>;
+			clock-names = "fck", "brg_int", "scif_clk";
+			dmas = <0xe 0x51 0xe 0x50 0xf 0x51 0xf 0x50>;
+			dma-names = "tx", "rx", "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xcf>;
+			status = "disabled";
+		};
+
+		serial@e6e68000 {
+			compatible = "renesas,scif-r8a774c0", "renesas,rcar-gen3-scif", "renesas,scif";
+			reg = <0x0 0xe6e68000 0x0 0x40>;
+			interrupts = <0x0 0x99 0x4>;
+			clocks = <0x4 0x1 0xce 0x4 0x0 0x14 0x14>;
+			clock-names = "fck", "brg_int", "scif_clk";
+			dmas = <0xe 0x53 0xe 0x52 0xf 0x53 0xf 0x52>;
+			dma-names = "tx", "rx", "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xce>;
+			status = "disabled";
+		};
+
+		serial@e6e88000 {
+			compatible = "renesas,scif-r8a774c0", "renesas,rcar-gen3-scif", "renesas,scif";
+			reg = <0x0 0xe6e88000 0x0 0x40>;
+			interrupts = <0x0 0xa4 0x4>;
+			clocks = <0x4 0x1 0x136 0x4 0x0 0x14 0x14>;
+			clock-names = "fck", "brg_int", "scif_clk";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x136>;
+			status = "okay";
+			pinctrl-0 = <0x22>;
+			pinctrl-names = "default";
+		};
+
+		serial@e6c50000 {
+			compatible = "renesas,scif-r8a774c0", "renesas,rcar-gen3-scif", "renesas,scif";
+			reg = <0x0 0xe6c50000 0x0 0x40>;
+			interrupts = <0x0 0x17 0x4>;
+			clocks = <0x4 0x1 0xcc 0x4 0x0 0x14 0x14>;
+			clock-names = "fck", "brg_int", "scif_clk";
+			dmas = <0x10 0x57 0x10 0x56>;
+			dma-names = "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xcc>;
+			status = "disabled";
+		};
+
+		serial@e6c40000 {
+			compatible = "renesas,scif-r8a774c0", "renesas,rcar-gen3-scif", "renesas,scif";
+			reg = <0x0 0xe6c40000 0x0 0x40>;
+			interrupts = <0x0 0x10 0x4>;
+			clocks = <0x4 0x1 0xcb 0x4 0x0 0x14 0x14>;
+			clock-names = "fck", "brg_int", "scif_clk";
+			dmas = <0x10 0x59 0x10 0x58>;
+			dma-names = "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xcb>;
+			status = "disabled";
+		};
+
+		serial@e6f30000 {
+			compatible = "renesas,scif-r8a774c0", "renesas,rcar-gen3-scif", "renesas,scif";
+			reg = <0x0 0xe6f30000 0x0 0x40>;
+			interrupts = <0x0 0x11 0x4>;
+			clocks = <0x4 0x1 0xca 0x4 0x0 0x14 0x14>;
+			clock-names = "fck", "brg_int", "scif_clk";
+			dmas = <0xe 0x5b 0xe 0x5a 0xf 0x5b 0xf 0x5a>;
+			dma-names = "tx", "rx", "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xca>;
+			status = "disabled";
+		};
+
+		spi@e6e90000 {
+			compatible = "renesas,msiof-r8a774c0", "renesas,rcar-gen3-msiof";
+			reg = <0x0 0xe6e90000 0x0 0x64>;
+			interrupts = <0x0 0x9c 0x4>;
+			clocks = <0x4 0x1 0xd3>;
+			dmas = <0xe 0x41 0xe 0x40 0xf 0x41 0xf 0x40>;
+			dma-names = "tx", "rx", "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xd3>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			status = "disabled";
+		};
+
+		spi@e6ea0000 {
+			compatible = "renesas,msiof-r8a774c0", "renesas,rcar-gen3-msiof";
+			reg = <0x0 0xe6ea0000 0x0 0x64>;
+			interrupts = <0x0 0x9d 0x4>;
+			clocks = <0x4 0x1 0xd2>;
+			dmas = <0xe 0x43 0xe 0x42 0xf 0x43 0xf 0x42>;
+			dma-names = "tx", "rx", "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xd2>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			status = "disabled";
+		};
+
+		spi@e6c00000 {
+			compatible = "renesas,msiof-r8a774c0", "renesas,rcar-gen3-msiof";
+			reg = <0x0 0xe6c00000 0x0 0x64>;
+			interrupts = <0x0 0x9e 0x4>;
+			clocks = <0x4 0x1 0xd1>;
+			dmas = <0x10 0x45 0x10 0x44>;
+			dma-names = "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xd1>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			status = "disabled";
+		};
+
+		spi@e6c10000 {
+			compatible = "renesas,msiof-r8a774c0", "renesas,rcar-gen3-msiof";
+			reg = <0x0 0xe6c10000 0x0 0x64>;
+			interrupts = <0x0 0x9f 0x4>;
+			clocks = <0x4 0x1 0xd0>;
+			dmas = <0x10 0x47 0x10 0x46>;
+			dma-names = "tx", "rx";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0xd0>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			status = "disabled";
+		};
+
+		video@e6ef4000 {
+			compatible = "renesas,vin-r8a774c0";
+			reg = <0x0 0xe6ef4000 0x0 0x1000>;
+			interrupts = <0x0 0xae 0x4>;
+			clocks = <0x4 0x1 0x327>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x327>;
+			renesas,id = <0x4>;
+			status = "okay";
+
+			ports {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+
+				port@1 {
+					#address-cells = <0x1>;
+					#size-cells = <0x0>;
+					reg = <0x1>;
+
+					endpoint@2 {
+						reg = <0x2>;
+						remote-endpoint = <0x23>;
+						phandle = <0x3b>;
+					};
+				};
+			};
+		};
+
+		video@e6ef5000 {
+			compatible = "renesas,vin-r8a774c0";
+			reg = <0x0 0xe6ef5000 0x0 0x1000>;
+			interrupts = <0x0 0xaf 0x4>;
+			clocks = <0x4 0x1 0x326>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x326>;
+			renesas,id = <0x5>;
+			status = "okay";
+
+			ports {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+
+				port@1 {
+					#address-cells = <0x1>;
+					#size-cells = <0x0>;
+					reg = <0x1>;
+
+					endpoint@2 {
+						reg = <0x2>;
+						remote-endpoint = <0x24>;
+						phandle = <0x3c>;
+					};
+				};
+			};
+		};
+
+		usb@ee000000 {
+			compatible = "renesas,xhci-r8a774c0", "renesas,rcar-gen3-xhci";
+			reg = <0x0 0xee000000 0x0 0xc00>;
+			interrupts = <0x0 0x66 0x4>;
+			clocks = <0x4 0x1 0x148>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x148>;
+			status = "okay";
+			pinctrl-0 = <0x25>;
+			pinctrl-names = "default";
+			phandle = <0x26>;
+		};
+
+		usb@ee020000 {
+			compatible = "renesas,r8a774c0-usb3-peri", "renesas,rcar-gen3-usb3-peri";
+			reg = <0x0 0xee020000 0x0 0x400>;
+			interrupts = <0x0 0x68 0x4>;
+			clocks = <0x4 0x1 0x148>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x148>;
+			status = "okay";
+			companion = <0x26>;
+			renesas,usb-role-switch;
+		};
+
+		usb@ee080000 {
+			compatible = "generic-ohci";
+			reg = <0x0 0xee080000 0x0 0x100>;
+			interrupts = <0x0 0x6c 0x4>;
+			clocks = <0x4 0x1 0x2bf 0x4 0x1 0x2c0>;
+			phys = <0x1a>;
+			phy-names = "usb";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x2bf 0x4 0x2c0>;
+			status = "okay";
+			dr_mode = "host";
+			phandle = <0x27>;
+		};
+
+		usb@ee080100 {
+			compatible = "generic-ehci";
+			reg = <0x0 0xee080100 0x0 0x100>;
+			interrupts = <0x0 0x6c 0x4>;
+			clocks = <0x4 0x1 0x2bf 0x4 0x1 0x2c0>;
+			phys = <0x1a>;
+			phy-names = "usb";
+			companion = <0x27>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x2bf 0x4 0x2c0>;
+			status = "okay";
+			dr_mode = "host";
+		};
+
+		usb-phy@ee080200 {
+			compatible = "renesas,usb2-phy-r8a774c0", "renesas,rcar-gen3-usb2-phy";
+			reg = <0x0 0xee080200 0x0 0x700>;
+			interrupts = <0x0 0x6c 0x4>;
+			clocks = <0x4 0x1 0x2bf 0x4 0x1 0x2c0>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x2bf 0x4 0x2c0>;
+			#phy-cells = <0x0>;
+			status = "okay";
+			pinctrl-0 = <0x28>;
+			pinctrl-names = "default";
+			phandle = <0x1a>;
+		};
+
+		sound@ec500000 {
+			compatible = "renesas,rcar_sound-r8a774c0", "renesas,rcar_sound-gen3";
+			reg = <0x0 0xec500000 0x0 0x1000 0x0 0xec5a0000 0x0 0x100 0x0 0xec540000 0x0 0x1000 0x0 0xec541000 0x0 0x280 0x0 0xec760000 0x0 0x200>;
+			reg-names = "scu", "adg", "ssiu", "ssi", "audmapp";
+			clocks = <0x4 0x1 0x3ed 0x4 0x1 0x3ee 0x4 0x1 0x3ef 0x4 0x1 0x3f0 0x4 0x1 0x3f1 0x4 0x1 0x3f2 0x4 0x1 0x3f3 0x4 0x1 0x3f4 0x4 0x1 0x3f5 0x4 0x1 0x3f6 0x4 0x1 0x3f7 0x4 0x1 0x3fe 0x4 0x1 0x3ff 0x4 0x1 0x400 0x4 0x1 0x401 0x4 0x1 0x402 0x4 0x1 0x403 0x4 0x1 0x404 0x4 0x1 0x405 0x4 0x1 0x406 0x4 0x1 0x407 0x4 0x1 0x3fc 0x4 0x1 0x3fd 0x4 0x1 0x3fc 0x4 0x1 0x3fd 0x4 0x1 0x3fb 0x4 0x1 0x3fa 0x29 0x2a 0x2b 0x4 0x0 0x25>;
+			clock-names = "ssi-all", "ssi.9", "ssi.8", "ssi.7", "ssi.6", "ssi.5", "ssi.4", "ssi.3", "ssi.2", "ssi.1", "ssi.0", "src.9", "src.8", "src.7", "src.6", "src.5", "src.4", "src.3", "src.2", "src.1", "src.0", "mix.1", "mix.0", "ctu.1", "ctu.0", "dvc.0", "dvc.1", "clk_a", "clk_b", "clk_c", "clk_i";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x3ed 0x4 0x3ee 0x4 0x3ef 0x4 0x3f0 0x4 0x3f1 0x4 0x3f2 0x4 0x3f3 0x4 0x3f4 0x4 0x3f5 0x4 0x3f6 0x4 0x3f7>;
+			reset-names = "ssi-all", "ssi.9", "ssi.8", "ssi.7", "ssi.6", "ssi.5", "ssi.4", "ssi.3", "ssi.2", "ssi.1", "ssi.0";
+			status = "okay";
+			pinctrl-0 = <0x2c 0x2d>;
+			pinctrl-names = "default";
+			#sound-dai-cells = <0x0>;
+			#clock-cells = <0x1>;
+			clock-frequency = <0xac4400>;
+			phandle = <0x4a>;
+
+			rcar_sound,dvc {
+
+				dvc-0 {
+					dmas = <0x2e 0xbc>;
+					dma-names = "tx";
+					phandle = <0x31>;
+				};
+
+				dvc-1 {
+					dmas = <0x2e 0xbe>;
+					dma-names = "tx";
+				};
+			};
+
+			rcar_sound,mix {
+
+				mix-0 {
+				};
+
+				mix-1 {
+				};
+			};
+
+			rcar_sound,ctu {
+
+				ctu-0 {
+				};
+
+				ctu-1 {
+				};
+
+				ctu-2 {
+				};
+
+				ctu-3 {
+				};
+
+				ctu-4 {
+				};
+
+				ctu-5 {
+				};
+
+				ctu-6 {
+				};
+
+				ctu-7 {
+				};
+			};
+
+			rcar_sound,src {
+
+				src-0 {
+					interrupts = <0x0 0x160 0x4>;
+					dmas = <0x2e 0x85 0x2e 0x9a>;
+					dma-names = "rx", "tx";
+				};
+
+				src-1 {
+					interrupts = <0x0 0x161 0x4>;
+					dmas = <0x2e 0x87 0x2e 0x9c>;
+					dma-names = "rx", "tx";
+				};
+
+				src-2 {
+					interrupts = <0x0 0x162 0x4>;
+					dmas = <0x2e 0x89 0x2e 0x9e>;
+					dma-names = "rx", "tx";
+				};
+
+				src-3 {
+					interrupts = <0x0 0x163 0x4>;
+					dmas = <0x2e 0x8b 0x2e 0xa0>;
+					dma-names = "rx", "tx";
+				};
+
+				src-4 {
+					interrupts = <0x0 0x164 0x4>;
+					dmas = <0x2e 0x8d 0x2e 0xb0>;
+					dma-names = "rx", "tx";
+					phandle = <0x30>;
+				};
+
+				src-5 {
+					interrupts = <0x0 0x165 0x4>;
+					dmas = <0x2e 0x8f 0x2e 0xb2>;
+					dma-names = "rx", "tx";
+				};
+
+				src-6 {
+					interrupts = <0x0 0x166 0x4>;
+					dmas = <0x2e 0x91 0x2e 0xb4>;
+					dma-names = "rx", "tx";
+				};
+
+				src-7 {
+					interrupts = <0x0 0x167 0x4>;
+					dmas = <0x2e 0x93 0x2e 0xb6>;
+					dma-names = "rx", "tx";
+				};
+
+				src-8 {
+					interrupts = <0x0 0x168 0x4>;
+					dmas = <0x2e 0x95 0x2e 0xb8>;
+					dma-names = "rx", "tx";
+				};
+
+				src-9 {
+					interrupts = <0x0 0x169 0x4>;
+					dmas = <0x2e 0x97 0x2e 0xba>;
+					dma-names = "rx", "tx";
+				};
+			};
+
+			rcar_sound,ssi {
+
+				ssi-0 {
+					interrupts = <0x0 0x172 0x4>;
+					dmas = <0x2e 0x1 0x2e 0x2 0x2e 0x15 0x2e 0x16>;
+					dma-names = "rx", "tx", "rxu", "txu";
+				};
+
+				ssi-1 {
+					interrupts = <0x0 0x173 0x4>;
+					dmas = <0x2e 0x3 0x2e 0x4 0x2e 0x49 0x2e 0x4a>;
+					dma-names = "rx", "tx", "rxu", "txu";
+				};
+
+				ssi-2 {
+					interrupts = <0x0 0x174 0x4>;
+					dmas = <0x2e 0x5 0x2e 0x6 0x2e 0x63 0x2e 0x64>;
+					dma-names = "rx", "tx", "rxu", "txu";
+				};
+
+				ssi-3 {
+					interrupts = <0x0 0x175 0x4>;
+					dmas = <0x2e 0x7 0x2e 0x8 0x2e 0x6f 0x2e 0x70>;
+					dma-names = "rx", "tx", "rxu", "txu";
+				};
+
+				ssi-4 {
+					interrupts = <0x0 0x176 0x4>;
+					dmas = <0x2e 0x9 0x2e 0xa 0x2e 0x71 0x2e 0x72>;
+					dma-names = "rx", "tx", "rxu", "txu";
+					shared-pin;
+					phandle = <0x2f>;
+				};
+
+				ssi-5 {
+					interrupts = <0x0 0x177 0x4>;
+					dmas = <0x2e 0xb 0x2e 0xc 0x2e 0x73 0x2e 0x74>;
+					dma-names = "rx", "tx", "rxu", "txu";
+				};
+
+				ssi-6 {
+					interrupts = <0x0 0x178 0x4>;
+					dmas = <0x2e 0xd 0x2e 0xe 0x2e 0x75 0x2e 0x76>;
+					dma-names = "rx", "tx", "rxu", "txu";
+				};
+
+				ssi-7 {
+					interrupts = <0x0 0x179 0x4>;
+					dmas = <0x2e 0xf 0x2e 0x10 0x2e 0x79 0x2e 0x7a>;
+					dma-names = "rx", "tx", "rxu", "txu";
+				};
+
+				ssi-8 {
+					interrupts = <0x0 0x17a 0x4>;
+					dmas = <0x2e 0x11 0x2e 0x12 0x2e 0x7b 0x2e 0x7c>;
+					dma-names = "rx", "tx", "rxu", "txu";
+				};
+
+				ssi-9 {
+					interrupts = <0x0 0x17b 0x4>;
+					dmas = <0x2e 0x13 0x2e 0x14 0x2e 0x7d 0x2e 0x7e>;
+					dma-names = "rx", "tx", "rxu", "txu";
+				};
+			};
+
+			rcar_sound,dai {
+
+				dai0 {
+					playback = <0x2f 0x30 0x31>;
+				};
+			};
+		};
+
+		dma-controller@ec700000 {
+			compatible = "renesas,dmac-r8a774c0", "renesas,rcar-dmac";
+			reg = <0x0 0xec700000 0x0 0x10000>;
+			interrupts = <0x0 0x15e 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4>;
+			interrupt-names = "error", "ch0", "ch1", "ch2", "ch3", "ch4", "ch5", "ch6", "ch7", "ch8", "ch9", "ch10", "ch11", "ch12", "ch13", "ch14", "ch15";
+			clocks = <0x4 0x1 0x1f6>;
+			clock-names = "fck";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x1f6>;
+			#dma-cells = <0x1>;
+			dma-channels = <0x10>;
+			phandle = <0x2e>;
+		};
+
+		sd@ee100000 {
+			compatible = "renesas,sdhi-r8a774c0", "renesas,rcar-gen3-sdhi";
+			reg = <0x0 0xee100000 0x0 0x2000>;
+			interrupts = <0x0 0xa5 0x4>;
+			clocks = <0x4 0x1 0x13a>;
+			max-frequency = <0xbebc200>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x13a>;
+			status = "okay";
+			pinctrl-0 = <0x32>;
+			pinctrl-1 = <0x33>;
+			pinctrl-names = "default", "state_uhs";
+			vmmc-supply = <0x34>;
+			vqmmc-supply = <0x35>;
+			cd-gpios = <0x36 0xc 0x1>;
+			bus-width = <0x4>;
+			sd-uhs-sdr50;
+			sd-uhs-sdr104;
+		};
+
+		sd@ee120000 {
+			compatible = "renesas,sdhi-r8a774c0", "renesas,rcar-gen3-sdhi";
+			reg = <0x0 0xee120000 0x0 0x2000>;
+			interrupts = <0x0 0xa6 0x4>;
+			clocks = <0x4 0x1 0x139>;
+			max-frequency = <0xbebc200>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x139>;
+			status = "disabled";
+		};
+
+		sd@ee160000 {
+			compatible = "renesas,sdhi-r8a774c0", "renesas,rcar-gen3-sdhi";
+			reg = <0x0 0xee160000 0x0 0x2000>;
+			interrupts = <0x0 0xa8 0x4>;
+			clocks = <0x4 0x1 0x137>;
+			max-frequency = <0xbebc200>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x137>;
+			status = "okay";
+			pinctrl-0 = <0x37>;
+			pinctrl-names = "default";
+			vmmc-supply = <0x38>;
+			bus-width = <0x4>;
+			non-removable;
+			cap-power-off-card;
+			keep-power-in-suspend;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+
+			wlcore@2 {
+				compatible = "ti,wl1837";
+				reg = <0x2>;
+				interrupt-parent = <0x1f>;
+				interrupts = <0x0 0x4>;
+			};
+		};
+
+		interrupt-controller@f1010000 {
+			compatible = "arm,gic-400";
+			#interrupt-cells = <0x3>;
+			#address-cells = <0x0>;
+			interrupt-controller;
+			reg = <0x0 0xf1010000 0x0 0x1000 0x0 0xf1020000 0x0 0x20000 0x0 0xf1040000 0x0 0x20000 0x0 0xf1060000 0x0 0x20000>;
+			interrupts = <0x1 0x9 0x304>;
+			clocks = <0x4 0x1 0x198>;
+			clock-names = "clk";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x198>;
+			phandle = <0x6>;
+		};
+
+		pwm@e6e80000 {
+			compatible = "renesas,tpu";
+			reg = <0x0 0xe6e80000 0x0 0x148>;
+			clocks = <0x4 0x1 0x130>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x130>;
+			#pwm-cells = <0x3>;
+			status = "okay";
+			pinctrl-0 = <0x39>;
+			pinctrl-names = "default";
+		};
+
+		pcie@fe000000 {
+			compatible = "renesas,pcie-r8a774c0", "renesas,pcie-rcar-gen3";
+			reg = <0x0 0xfe000000 0x0 0x80000>;
+			#address-cells = <0x3>;
+			#size-cells = <0x2>;
+			bus-range = <0x0 0xff>;
+			device_type = "pci";
+			ranges = <0x1000000 0x0 0x0 0x0 0xfe100000 0x0 0x100000 0x2000000 0x0 0xfe200000 0x0 0xfe200000 0x0 0x200000 0x2000000 0x0 0x30000000 0x0 0x30000000 0x0 0x8000000 0x42000000 0x0 0x38000000 0x0 0x38000000 0x0 0x8000000>;
+			dma-ranges = <0x42000000 0x0 0x40000000 0x0 0x40000000 0x0 0x80000000>;
+			interrupts = <0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4>;
+			#interrupt-cells = <0x1>;
+			interrupt-map-mask = <0x0 0x0 0x0 0x0>;
+			interrupt-map = <0x0 0x0 0x0 0x0 0x6 0x0 0x74 0x4>;
+			clocks = <0x4 0x1 0x13f 0x3a>;
+			clock-names = "pcie", "pcie_bus";
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x13f>;
+			status = "okay";
+		};
+
+		csi2@feaa0000 {
+			compatible = "renesas,r8a774c0-csi2", "renesas,rcar-gen3-csi2";
+			reg = <0x0 0xfeaa0000 0x0 0x10000>;
+			interrupts = <0x0 0xf6 0x4>;
+			clocks = <0x4 0x1 0x2cc>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x2cc>;
+			status = "disabled";
+
+			ports {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+
+				port@1 {
+					#address-cells = <0x1>;
+					#size-cells = <0x0>;
+					reg = <0x1>;
+
+					endpoint@0 {
+						reg = <0x0>;
+						remote-endpoint = <0x3b>;
+						phandle = <0x23>;
+					};
+
+					endpoint@1 {
+						reg = <0x1>;
+						remote-endpoint = <0x3c>;
+						phandle = <0x24>;
+					};
+				};
+			};
+		};
+
+		gsx@fd000000 {
+			compatible = "renesas,gsx";
+			reg = <0x0 0xfd000000 0x0 0x40000>;
+			interrupts = <0x0 0x77 0x4>;
+			clocks = <0x4 0x1 0x70>;
+			operating-points-v2 = <0x3d>;
+			power-domains = <0x1 0x11>;
+			resets = <0x4 0x70>;
+		};
+
+		vsp@fe960000 {
+			compatible = "renesas,vspm-vsp2";
+			reg = <0x0 0xfe960000 0x0 0x8000>;
+			renesas,has-bru;
+			renesas,has-lut;
+			renesas,has-clu;
+			renesas,has-hgo;
+			renesas,#rpf = <0x5>;
+			renesas,#uds = <0x0>;
+			renesas,#wpf = <0x1>;
+		};
+
+		vcp4@fe90f000 {
+			compatible = "renesas,vcp4-fcpcs";
+			reg = <0x0 0xfe90f000 0x0 0x200>;
+			clocks = <0x4 0x1 0x26b>;
+			power-domains = <0x1 0xe>;
+			resets = <0x4 0x26b>;
+			renesas,#ch = <0x0>;
+		};
+
+		vcp4@fe910000 {
+			compatible = "renesas,vcp4-vcplf";
+			reg = <0x0 0xfe910000 0x0 0x200 0x0 0xfe910200 0x0 0x200>;
+			interrupts = <0x0 0x104 0x4 0x0 0x105 0x4>;
+			clocks = <0x4 0x1 0x82>;
+			power-domains = <0x1 0x1a>;
+			resets = <0x4 0x82>;
+			renesas,#ch = <0x0>;
+			renesas,#fcp_ch = <0x0>;
+		};
+
+		vcp4@fe900000 {
+			compatible = "renesas,vcp4-vdpb";
+			reg = <0x0 0xfe900000 0x0 0x200 0x0 0xfe900200 0x0 0x200>;
+			interrupts = <0x0 0xf0 0x4 0x0 0xf1 0x4>;
+			clocks = <0x4 0x1 0x83>;
+			power-domains = <0x1 0x1a>;
+			resets = <0x4 0x83>;
+			renesas,#ch = <0x1>;
+			renesas,#fcp_ch = <0x0>;
+		};
+
+		fdpm@fe940000 {
+			compatible = "renesas,fdpm";
+			reg = <0x0 0xfe940000 0x0 0x2400 0x0 0xfe950000 0x0 0x200>;
+			interrupts = <0x0 0x106 0x4>;
+			clocks = <0x4 0x1 0x77 0x4 0x1 0x267>;
+			clock-names = "fdp", "fcp";
+			power-domains = <0x1 0xe>;
+			resets = <0x4 0x77 0x4 0x267>;
+			reset-names = "fdp", "fcp";
+			renesas,#ch = <0x0>;
+		};
+
+		vspm@fe960000 {
+			compatible = "renesas,vspm";
+			reg = <0x0 0xfe960000 0x0 0x8000 0x0 0xfe96f000 0x0 0x200>;
+			interrupts = <0x0 0x10a 0x4>;
+			clocks = <0x4 0x1 0x272 0x4 0x1 0x25f>;
+			clock-names = "vsp", "fcp";
+			renesas,#ch = <0x3>;
+			renesas,#rpf = <0x1f>;
+			renesas,#rpf_clut = <0x6>;
+			renesas,#wpf_rot = <0x0>;
+			renesas,has-lut;
+			renesas,has-clu;
+			renesas,has-bru;
+			renesas,has-hgo;
+			renesas,#read_outstanding = <0x0>;
+			renesas,#start_reservation = <0x2>;
+			power-domains = <0x1 0xe>;
+			resets = <0x4 0x272 0x4 0x25f>;
+			reset-names = "vsp", "fcp";
+			status = "okay";
+		};
+
+		fcp@fe96f000 {
+			compatible = "renesas,fcpv";
+			reg = <0x0 0xfe96f000 0x0 0x200>;
+			clocks = <0x4 0x1 0x25f>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x25f>;
+		};
+
+		vsp@fe9a0000 {
+			compatible = "renesas,vspm-vsp2";
+			reg = <0x0 0xfe9a0000 0x0 0x8000>;
+			renesas,has-lut;
+			renesas,has-clu;
+			renesas,has-hgo;
+			renesas,has-hgt;
+			renesas,#rpf = <0x1>;
+			renesas,#uds = <0x1>;
+			renesas,#wpf = <0x1>;
+		};
+
+		vspm@fe9a0000 {
+			compatible = "renesas,vspm";
+			reg = <0x0 0xfe9a0000 0x0 0x8000 0x0 0xfe9af000 0x0 0x200>;
+			interrupts = <0x0 0x1bc 0x4>;
+			clocks = <0x4 0x1 0x277 0x4 0x1 0x263>;
+			clock-names = "vsp", "fcp";
+			renesas,#ch = <0x0>;
+			renesas,#rpf = <0x1>;
+			renesas,#rpf_clut = <0x1>;
+			renesas,#wpf_rot = <0x1>;
+			renesas,has-sru;
+			renesas,has-uds;
+			renesas,has-lut;
+			renesas,has-clu;
+			renesas,has-hst;
+			renesas,has-hsi;
+			renesas,has-hgo;
+			renesas,has-hgt;
+			renesas,has-shp;
+			renesas,#read_outstanding = <0x2>;
+			renesas,#start_reservation = <0x2>;
+			power-domains = <0x1 0xe>;
+			resets = <0x4 0x277 0x4 0x263>;
+			reset-names = "vsp", "fcp";
+			status = "okay";
+		};
+
+		fcp@fe9af000 {
+			compatible = "renesas,fcpv";
+			reg = <0x0 0xfe9af000 0x0 0x200>;
+			clocks = <0x4 0x1 0x263>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x263>;
+		};
+
+		vsp@fea20000 {
+			compatible = "renesas,vsp2";
+			reg = <0x0 0xfea20000 0x0 0x7000>;
+			interrupts = <0x0 0x1d2 0x4>;
+			clocks = <0x4 0x1 0x26f>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x26f>;
+			renesas,fcp = <0x3e>;
+			phandle = <0x40>;
+		};
+
+		fcp@fea27000 {
+			compatible = "renesas,fcpv";
+			reg = <0x0 0xfea27000 0x0 0x200>;
+			clocks = <0x4 0x1 0x25b>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x25b>;
+			phandle = <0x3e>;
+		};
+
+		vsp@fea28000 {
+			compatible = "renesas,vsp2";
+			reg = <0x0 0xfea28000 0x0 0x7000>;
+			interrupts = <0x0 0x1d3 0x4>;
+			clocks = <0x4 0x1 0x26e>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x26e>;
+			renesas,fcp = <0x3f>;
+			phandle = <0x41>;
+		};
+
+		fcp@fea2f000 {
+			compatible = "renesas,fcpv";
+			reg = <0x0 0xfea2f000 0x0 0x200>;
+			clocks = <0x4 0x1 0x25a>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x25a>;
+			phandle = <0x3f>;
+		};
+
+		display@feb00000 {
+			compatible = "renesas,du-r8a774c0";
+			reg = <0x0 0xfeb00000 0x0 0x80000>;
+			interrupts = <0x0 0x100 0x4 0x0 0x10c 0x4>;
+			clocks = <0x4 0x1 0x2d4 0x4 0x1 0x2d3>;
+			clock-names = "du.0", "du.1";
+			vsps = <0x40 0x0 0x41 0x0>;
+			status = "okay";
+
+			ports {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+
+				port@0 {
+					reg = <0x0>;
+
+					endpoint {
+					};
+				};
+
+				port@1 {
+					reg = <0x1>;
+
+					endpoint {
+						remote-endpoint = <0x42>;
+						phandle = <0x44>;
+					};
+				};
+
+				port@2 {
+					reg = <0x2>;
+
+					endpoint {
+						remote-endpoint = <0x43>;
+						phandle = <0x46>;
+					};
+				};
+			};
+		};
+
+		lvds-encoder@feb90000 {
+			compatible = "renesas,r8a774c0-lvds";
+			reg = <0x0 0xfeb90000 0x0 0x20>;
+			clocks = <0x4 0x1 0x2d7 0xd>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x2d7>;
+			renesas,id = <0x0>;
+			status = "okay";
+			clock-names = "fck", "extal";
+			swap = <0x1>;
+
+			ports {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+
+				port@0 {
+					reg = <0x0>;
+
+					endpoint {
+						remote-endpoint = <0x44>;
+						phandle = <0x42>;
+					};
+				};
+
+				port@1 {
+					reg = <0x1>;
+
+					endpoint {
+						remote-endpoint = <0x45>;
+						phandle = <0x4c>;
+					};
+				};
+			};
+		};
+
+		lvds-encoder@feb90100 {
+			compatible = "renesas,r8a774c0-lvds";
+			reg = <0x0 0xfeb90100 0x0 0x20>;
+			clocks = <0x4 0x1 0x2d7>;
+			power-domains = <0x1 0x20>;
+			resets = <0x4 0x2d6>;
+			renesas,id = <0x1>;
+			status = "disable";
+
+			ports {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+
+				port@0 {
+					reg = <0x0>;
+
+					endpoint {
+						remote-endpoint = <0x46>;
+						phandle = <0x43>;
+					};
+				};
+
+				port@1 {
+					reg = <0x1>;
+
+					endpoint {
+					};
+				};
+			};
+		};
+
+		chipid@fff00044 {
+			compatible = "renesas,prr";
+			reg = <0x0 0xfff00044 0x0 0x4>;
+		};
+	};
+
+	thermal-zones {
+
+		emergency {
+			polling-delay = <0x3e8>;
+			on-temperature = <0x1adb0>;
+			off-temperature = <0x17318>;
+			target_cpus = <0x8>;
+			status = "disabled";
+		};
+
+		cpu-thermal {
+			polling-delay-passive = <0xfa>;
+			polling-delay = <0x3e8>;
+			thermal-sensors = <0x47>;
+			sustainable-power = <0x2cd>;
+
+			trips {
+
+				trip-point0 {
+					temperature = <0x15f90>;
+					hysteresis = <0x7d0>;
+					type = "passive";
+				};
+
+				trip-point1 {
+					temperature = <0x186a0>;
+					hysteresis = <0x7d0>;
+					type = "passive";
+					phandle = <0x48>;
+				};
+
+				cpu-crit {
+					temperature = <0x1d4c0>;
+					hysteresis = <0x7d0>;
+					type = "critical";
+				};
+			};
+
+			cooling-maps {
+
+				map0 {
+					trip = <0x48>;
+					cooling-device = <0x7 0x0 0x2>;
+					contribution = <0x400>;
+				};
+			};
+		};
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts-extended = <0x6 0x1 0xd 0x308 0x6 0x1 0xe 0x308 0x6 0x1 0xb 0x308 0x6 0x1 0xa 0x308>;
+	};
+
+	usb3s0 {
+		compatible = "fixed-clock";
+		#clock-cells = <0x0>;
+		clock-frequency = <0x0>;
+	};
+
+	usb_extal {
+		compatible = "fixed-clock";
+		#clock-cells = <0x0>;
+		clock-frequency = <0x0>;
+	};
+
+	chosen {
+		bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp";
+		stdout-path = "serial0:115200n8";
+	};
+
+	memory@48000000 {
+		device_type = "memory";
+		reg = <0x0 0x48000000 0x0 0x38000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <0x2>;
+		#size-cells = <0x2>;
+		ranges;
+
+		linux,cma@58000000 {
+			compatible = "shared-dma-pool";
+			reusable;
+			reg = <0x0 0x60000000 0x0 0x8000000>;
+			linux,cma-default;
+		};
+
+		linux,multimedia {
+			compatible = "shared-dma-pool";
+			reusable;
+			reg = <0x0 0x70000000 0x0 0x8000000>;
+			phandle = <0x49>;
+		};
+	};
+
+	mmngr {
+		compatible = "renesas,mmngr";
+		memory-region = <0x49>;
+	};
+
+	mmngrbuf {
+		compatible = "renesas,mmngrbuf";
+	};
+
+	vspm_if {
+		compatible = "renesas,vspm_if";
+	};
+
+	regulator-vcc-sdhi0 {
+		compatible = "regulator-fixed";
+		regulator-name = "SDHI0 Vcc";
+		regulator-min-microvolt = <0x325aa0>;
+		regulator-max-microvolt = <0x325aa0>;
+		regulator-always-on;
+		regulator-boot-on;
+		phandle = <0x34>;
+	};
+
+	regulator-vccq-sdhi0 {
+		compatible = "regulator-gpio";
+		regulator-name = "SDHI0 VccQ";
+		regulator-min-microvolt = <0x1b7740>;
+		regulator-max-microvolt = <0x325aa0>;
+		gpios = <0x36 0xd 0x0>;
+		gpios-states = <0x1>;
+		states = <0x325aa0 0x1 0x1b7740 0x0>;
+		phandle = <0x35>;
+	};
+
+	fixedregulator {
+		compatible = "regulator-fixed";
+		regulator-name = "wlan-en-regulator";
+		regulator-min-microvolt = <0x1b7740>;
+		regulator-max-microvolt = <0x1b7740>;
+		startup-delay-us = <0x11170>;
+		gpio = <0x1e 0x19 0x0>;
+		enable-active-high;
+		phandle = <0x38>;
+	};
+
+	sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+
+		simple-audio-card,cpu {
+			sound-dai = <0x4a>;
+			bitclock-master;
+			frame-master;
+		};
+
+		simple-audio-card,codec {
+			sound-dai = <0x4b>;
+		};
+	};
+
+	pcm5102a {
+		compatible = "ti,pcm5102a";
+		#sound-dai-cells = <0x0>;
+		phandle = <0x4b>;
+	};
+
+	x13 {
+		compatible = "fixed-clock";
+		#clock-cells = <0x0>;
+		clock-frequency = <0x46cf710>;
+	};
+
+	1p8v {
+		compatible = "regulator-fixed";
+		regulator-name = "camera_vdddo";
+		regulator-min-microvolt = <0x1b7740>;
+		regulator-max-microvolt = <0x1b7740>;
+		regulator-always-on;
+	};
+
+	2p8v {
+		compatible = "regulator-fixed";
+		regulator-name = "camera_vdda";
+		regulator-min-microvolt = <0x2ab980>;
+		regulator-max-microvolt = <0x2ab980>;
+		regulator-always-on;
+	};
+
+	1p5v {
+		compatible = "regulator-fixed";
+		regulator-name = "camera_vddd";
+		regulator-min-microvolt = <0x16e360>;
+		regulator-max-microvolt = <0x16e360>;
+		regulator-always-on;
+	};
+
+	panel-lvds {
+		compatible = "panel-lvds";
+		width-mm = <0x1dc>;
+		height-mm = <0x10c>;
+		data-mapping = "vesa-24";
+
+		panel-timing {
+			clock-frequency = <0x30a32c0>;
+			hactive = <0x400>;
+			vactive = <0x258>;
+			hback-porch = <0x96>;
+			hfront-porch = <0x96>;
+			vback-porch = <0x11>;
+			vfront-porch = <0x11>;
+			hsync-len = <0x14>;
+			vsync-len = <0xf>;
+			hsync-active = <0x0>;
+			vsync-active = <0x0>;
+			de-active = <0x0>;
+			pixelclk-active = <0x0>;
+		};
+
+		ports {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+
+			port@0 {
+				reg = <0x0>;
+
+				endpoint {
+					remote-endpoint = <0x4c>;
+					phandle = <0x45>;
+				};
+			};
+		};
+	};
+
+	bl-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "fixed-12V";
+		regulator-min-microvolt = <0xb71b00>;
+		regulator-max-microvolt = <0xb71b00>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <0x4d 0x0 0x4c4b40>;
+		brightness-levels = <0x0 0x4 0x8 0x10 0x20 0x40 0x80 0xff>;
+		default-brightness-level = <0x7>;
+	};
+};
-- 
2.17.1

