

================================================================
== Vivado HLS Report for 'selection_sort'
================================================================
* Date:           Tue Feb 27 17:03:30 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_selection_sort.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   73|  361|   74|  362|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   72|  360|  8 ~ 40  |          -|          -|      9|    no    |
        | + Loop 1.1  |    4|   36|         4|          -|          -| 1 ~ 9 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      46|     78|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    119|
|Register         |        -|      -|     117|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     229|    436|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+----------------------+---------+-------+----+-----+
    |selection_sort_fcbkb_U1  |selection_sort_fcbkb  |        0|      0|  66|  239|
    +-------------------------+----------------------+---------+-------+----+-----+
    |Total                    |                      |        0|      0|  66|  239|
    +-------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |i_fu_127_p2          |     +    |      0|  17|   9|           4|           1|
    |j_2_fu_133_p2        |     +    |      0|  29|  13|           8|           1|
    |tmp_8_fu_232_p2      |    and   |      0|   0|   2|           1|           1|
    |tmp_s_fu_238_p2      |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_121_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond_fu_139_p2   |   icmp   |      0|   0|   4|           8|           4|
    |notlhs2_fu_212_p2    |   icmp   |      0|   0|   4|           8|           2|
    |notlhs_fu_200_p2     |   icmp   |      0|   0|   4|           8|           2|
    |notrhs3_fu_218_p2    |   icmp   |      0|   0|  13|          23|           1|
    |notrhs_fu_206_p2     |   icmp   |      0|   0|  13|          23|           1|
    |tmp_6_fu_224_p2      |    or    |      0|   0|   2|           1|           1|
    |tmp_7_fu_228_p2      |    or    |      0|   0|   2|           1|           1|
    |j_fu_243_p3          |  select  |      0|   0|   8|           1|           8|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0|  46|  78|          91|          28|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  50|          9|    1|          9|
    |arr_address0           |  21|          4|    4|         16|
    |arr_address1           |  21|          4|    4|         16|
    |index_1_assign_reg_88  |   9|          2|    8|         16|
    |j_0_in_reg_98          |   9|          2|    8|         16|
    |min_idx_reg_76         |   9|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 119|         23|   29|         81|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   8|   0|    8|          0|
    |arr_addr_1_reg_283     |   4|   0|    4|          0|
    |arr_addr_3_reg_288     |   4|   0|    4|          0|
    |arr_load_1_reg_293     |  32|   0|   32|          0|
    |i_reg_259              |   4|   0|    4|          0|
    |index_1_assign_reg_88  |   8|   0|    8|          0|
    |j_0_in_reg_98          |   8|   0|    8|          0|
    |j_2_reg_264            |   8|   0|    8|          0|
    |min_idx_reg_76         |   4|   0|    4|          0|
    |notlhs2_reg_309        |   1|   0|    1|          0|
    |notlhs_reg_299         |   1|   0|    1|          0|
    |notrhs3_reg_314        |   1|   0|    1|          0|
    |notrhs_reg_304         |   1|   0|    1|          0|
    |reg_111                |  32|   0|   32|          0|
    |tmp_9_reg_319          |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 117|   0|  117|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | selection_sort | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | selection_sort | return value |
|ap_start      |  in |    1| ap_ctrl_hs | selection_sort | return value |
|ap_done       | out |    1| ap_ctrl_hs | selection_sort | return value |
|ap_idle       | out |    1| ap_ctrl_hs | selection_sort | return value |
|ap_ready      | out |    1| ap_ctrl_hs | selection_sort | return value |
|arr_address0  | out |    4|  ap_memory |       arr      |     array    |
|arr_ce0       | out |    1|  ap_memory |       arr      |     array    |
|arr_we0       | out |    1|  ap_memory |       arr      |     array    |
|arr_d0        | out |   32|  ap_memory |       arr      |     array    |
|arr_q0        |  in |   32|  ap_memory |       arr      |     array    |
|arr_address1  | out |    4|  ap_memory |       arr      |     array    |
|arr_ce1       | out |    1|  ap_memory |       arr      |     array    |
|arr_we1       | out |    1|  ap_memory |       arr      |     array    |
|arr_d1        | out |   32|  ap_memory |       arr      |     array    |
|arr_q1        |  in |   32|  ap_memory |       arr      |     array    |
+--------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	7  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / true
8 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_9 (2)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %arr) nounwind, !map !13

ST_1: StgValue_10 (3)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @selection_sort_str) nounwind

ST_1: StgValue_11 (4)  [1/1] 1.59ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:15
:2  br label %1


 <State 2>: 3.10ns
ST_2: min_idx (6)  [1/1] 0.00ns
:0  %min_idx = phi i4 [ 0, %0 ], [ %i, %3 ]

ST_2: min_idx_1_cast1 (7)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:19
:1  %min_idx_1_cast1 = zext i4 %min_idx to i8

ST_2: exitcond1 (8)  [1/1] 3.10ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:15
:2  %exitcond1 = icmp eq i4 %min_idx, -7

ST_2: empty (9)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

ST_2: i (10)  [1/1] 2.35ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:17
:4  %i = add i4 %min_idx, 1

ST_2: StgValue_17 (11)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:15
:5  br i1 %exitcond1, label %4, label %.preheader.preheader

ST_2: StgValue_18 (13)  [1/1] 1.59ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:21
.preheader.preheader:0  br label %.preheader

ST_2: StgValue_19 (56)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:29
:0  ret void


 <State 3>: 4.64ns
ST_3: index_1_assign (15)  [1/1] 0.00ns
.preheader:0  %index_1_assign = phi i8 [ %j, %2 ], [ %min_idx_1_cast1, %.preheader.preheader ]

ST_3: j_0_in (16)  [1/1] 0.00ns
.preheader:1  %j_0_in = phi i8 [ %j_2, %2 ], [ %min_idx_1_cast1, %.preheader.preheader ]

ST_3: j_2 (17)  [1/1] 2.32ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:21
.preheader:2  %j_2 = add i8 %j_0_in, 1

ST_3: exitcond (18)  [1/1] 2.91ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:21
.preheader:3  %exitcond = icmp eq i8 %j_0_in, 9

ST_3: empty_4 (19)  [1/1] 0.00ns
.preheader:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 9, i64 0) nounwind

ST_3: StgValue_25 (20)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:21
.preheader:5  br i1 %exitcond, label %3, label %2

ST_3: tmp (22)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:0  %tmp = sext i8 %j_2 to i64

ST_3: arr_addr (23)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:1  %arr_addr = getelementptr [10 x float]* %arr, i64 0, i64 %tmp

ST_3: arr_load (24)  [2/2] 2.32ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:2  %arr_load = load float* %arr_addr, align 4

ST_3: tmp_2 (25)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:3  %tmp_2 = sext i8 %index_1_assign to i64

ST_3: arr_addr_2 (26)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:4  %arr_addr_2 = getelementptr [10 x float]* %arr, i64 0, i64 %tmp_2

ST_3: arr_load_1 (27)  [2/2] 2.32ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:5  %arr_load_1 = load float* %arr_addr_2, align 4

ST_3: tmp_i (46)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:6->RTL_selection_sort.prj/solution1/selection_sort.c:27
:0  %tmp_i = sext i8 %index_1_assign to i64

ST_3: arr_addr_1 (47)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:6->RTL_selection_sort.prj/solution1/selection_sort.c:27
:1  %arr_addr_1 = getelementptr [10 x float]* %arr, i64 0, i64 %tmp_i

ST_3: b (48)  [2/2] 2.32ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:6->RTL_selection_sort.prj/solution1/selection_sort.c:27
:2  %b = load float* %arr_addr_1, align 4

ST_3: tmp_1_i (49)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:7->RTL_selection_sort.prj/solution1/selection_sort.c:27
:3  %tmp_1_i = zext i4 %min_idx to i64

ST_3: arr_addr_3 (50)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:7->RTL_selection_sort.prj/solution1/selection_sort.c:27
:4  %arr_addr_3 = getelementptr [10 x float]* %arr, i64 0, i64 %tmp_1_i

ST_3: arr_load_3 (51)  [2/2] 2.32ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:7->RTL_selection_sort.prj/solution1/selection_sort.c:27
:5  %arr_load_3 = load float* %arr_addr_3, align 4


 <State 4>: 2.32ns
ST_4: arr_load (24)  [1/2] 2.32ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:2  %arr_load = load float* %arr_addr, align 4

ST_4: arr_load_1 (27)  [1/2] 2.32ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:5  %arr_load_1 = load float* %arr_addr_2, align 4


 <State 5>: 6.79ns
ST_5: arr_load_to_int (28)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:6  %arr_load_to_int = bitcast float %arr_load to i32

ST_5: tmp_1 (29)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:7  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arr_load_to_int, i32 23, i32 30)

ST_5: tmp_3 (30)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:8  %tmp_3 = trunc i32 %arr_load_to_int to i23

ST_5: arr_load_1_to_int (31)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:9  %arr_load_1_to_int = bitcast float %arr_load_1 to i32

ST_5: tmp_4 (32)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:10  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arr_load_1_to_int, i32 23, i32 30)

ST_5: tmp_5 (33)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:11  %tmp_5 = trunc i32 %arr_load_1_to_int to i23

ST_5: notlhs (34)  [1/1] 2.91ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:12  %notlhs = icmp ne i8 %tmp_1, -1

ST_5: notrhs (35)  [1/1] 3.20ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:13  %notrhs = icmp eq i23 %tmp_3, 0

ST_5: notlhs2 (37)  [1/1] 2.91ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:15  %notlhs2 = icmp ne i8 %tmp_4, -1

ST_5: notrhs3 (38)  [1/1] 3.20ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:16  %notrhs3 = icmp eq i23 %tmp_5, 0

ST_5: tmp_9 (41)  [1/1] 6.79ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24
:19  %tmp_9 = fcmp olt float %arr_load, %arr_load_1


 <State 6>: 4.14ns
ST_6: tmp_6 (36)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24 (grouped into LUT with out node tmp_s)
:14  %tmp_6 = or i1 %notrhs, %notlhs

ST_6: tmp_7 (39)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24 (grouped into LUT with out node tmp_s)
:17  %tmp_7 = or i1 %notrhs3, %notlhs2

ST_6: tmp_8 (40)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24 (grouped into LUT with out node tmp_s)
:18  %tmp_8 = and i1 %tmp_6, %tmp_7

ST_6: tmp_s (42)  [1/1] 2.07ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24 (out node of the LUT)
:20  %tmp_s = and i1 %tmp_8, %tmp_9

ST_6: j (43)  [1/1] 2.07ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:24 (out node of the LUT)
:21  %j = select i1 %tmp_s, i8 %j_2, i8 %index_1_assign

ST_6: StgValue_56 (44)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:23
:22  br label %.preheader


 <State 7>: 4.64ns
ST_7: b (48)  [1/2] 2.32ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:6->RTL_selection_sort.prj/solution1/selection_sort.c:27
:2  %b = load float* %arr_addr_1, align 4

ST_7: arr_load_3 (51)  [1/2] 2.32ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:7->RTL_selection_sort.prj/solution1/selection_sort.c:27
:5  %arr_load_3 = load float* %arr_addr_3, align 4

ST_7: StgValue_59 (52)  [1/1] 2.32ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:7->RTL_selection_sort.prj/solution1/selection_sort.c:27
:6  store float %arr_load_3, float* %arr_addr_1, align 4


 <State 8>: 2.32ns
ST_8: StgValue_60 (53)  [1/1] 2.32ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:8->RTL_selection_sort.prj/solution1/selection_sort.c:27
:7  store float %b, float* %arr_addr_3, align 4

ST_8: StgValue_61 (54)  [1/1] 0.00ns  loc: RTL_selection_sort.prj/solution1/selection_sort.c:17
:8  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9        (specbitsmap      ) [ 000000000]
StgValue_10       (spectopmodule    ) [ 000000000]
StgValue_11       (br               ) [ 011111111]
min_idx           (phi              ) [ 001111100]
min_idx_1_cast1   (zext             ) [ 001111111]
exitcond1         (icmp             ) [ 001111111]
empty             (speclooptripcount) [ 000000000]
i                 (add              ) [ 011111111]
StgValue_17       (br               ) [ 000000000]
StgValue_18       (br               ) [ 001111111]
StgValue_19       (ret              ) [ 000000000]
index_1_assign    (phi              ) [ 000111100]
j_0_in            (phi              ) [ 000100000]
j_2               (add              ) [ 001111111]
exitcond          (icmp             ) [ 001111111]
empty_4           (speclooptripcount) [ 000000000]
StgValue_25       (br               ) [ 000000000]
tmp               (sext             ) [ 000000000]
arr_addr          (getelementptr    ) [ 000010000]
tmp_2             (sext             ) [ 000000000]
arr_addr_2        (getelementptr    ) [ 000010000]
tmp_i             (sext             ) [ 000000000]
arr_addr_1        (getelementptr    ) [ 000000010]
tmp_1_i           (zext             ) [ 000000000]
arr_addr_3        (getelementptr    ) [ 000000011]
arr_load          (load             ) [ 000001000]
arr_load_1        (load             ) [ 000001000]
arr_load_to_int   (bitcast          ) [ 000000000]
tmp_1             (partselect       ) [ 000000000]
tmp_3             (trunc            ) [ 000000000]
arr_load_1_to_int (bitcast          ) [ 000000000]
tmp_4             (partselect       ) [ 000000000]
tmp_5             (trunc            ) [ 000000000]
notlhs            (icmp             ) [ 000000100]
notrhs            (icmp             ) [ 000000100]
notlhs2           (icmp             ) [ 000000100]
notrhs3           (icmp             ) [ 000000100]
tmp_9             (fcmp             ) [ 000000100]
tmp_6             (or               ) [ 000000000]
tmp_7             (or               ) [ 000000000]
tmp_8             (and              ) [ 000000000]
tmp_s             (and              ) [ 000000000]
j                 (select           ) [ 001111111]
StgValue_56       (br               ) [ 001111111]
b                 (load             ) [ 000000001]
arr_load_3        (load             ) [ 000000000]
StgValue_59       (store            ) [ 000000000]
StgValue_60       (store            ) [ 000000000]
StgValue_61       (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="selection_sort_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="arr_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="4" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="3" bw="4" slack="0"/>
<pin id="56" dir="0" index="4" bw="32" slack="1"/>
<pin id="46" dir="1" index="2" bw="32" slack="1"/>
<pin id="57" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/3 arr_load_1/3 b/3 arr_load_3/3 StgValue_59/7 StgValue_60/8 "/>
</bind>
</comp>

<comp id="48" class="1004" name="arr_addr_2_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="8" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_2/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="arr_addr_1_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="8" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_1/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="arr_addr_3_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_3/3 "/>
</bind>
</comp>

<comp id="76" class="1005" name="min_idx_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="1"/>
<pin id="78" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="min_idx (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="min_idx_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_idx/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="index_1_assign_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="3"/>
<pin id="90" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="index_1_assign (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="index_1_assign_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="4" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_1_assign/3 "/>
</bind>
</comp>

<comp id="98" class="1005" name="j_0_in_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="j_0_in_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="4" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_9_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="111" class="1005" name="reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arr_load b "/>
</bind>
</comp>

<comp id="117" class="1004" name="min_idx_1_cast1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="min_idx_1_cast1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="exitcond1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="j_2_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="exitcond_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_i_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_1_i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="arr_load_to_int_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="arr_load_to_int/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="0" index="3" bw="6" slack="0"/>
<pin id="174" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="arr_load_1_to_int_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="arr_load_1_to_int/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="0" index="3" bw="6" slack="0"/>
<pin id="191" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="notlhs_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="notrhs_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="23" slack="0"/>
<pin id="208" dir="0" index="1" bw="23" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="notlhs2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="notrhs3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="23" slack="0"/>
<pin id="220" dir="0" index="1" bw="23" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_6_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="1" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_7_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="1" slack="1"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_8_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_s_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="1"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="j_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="3"/>
<pin id="246" dir="0" index="2" bw="8" slack="3"/>
<pin id="247" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="250" class="1005" name="min_idx_1_cast1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_idx_1_cast1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="264" class="1005" name="j_2_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="arr_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="arr_addr_2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="arr_addr_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="arr_addr_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="1"/>
<pin id="290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="arr_load_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arr_load_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="notlhs_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="304" class="1005" name="notrhs_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="309" class="1005" name="notlhs2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="notrhs3_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs3 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_9_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="324" class="1005" name="j_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="24" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="48" pin="3"/><net_sink comp="43" pin=3"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="59" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="67" pin="3"/><net_sink comp="43" pin=3"/></net>

<net id="75"><net_src comp="43" pin="5"/><net_sink comp="43" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="80" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="97"><net_src comp="91" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="114"><net_src comp="43" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="43" pin=4"/></net>

<net id="120"><net_src comp="80" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="80" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="80" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="101" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="101" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="133" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="153"><net_src comp="91" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="158"><net_src comp="91" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="163"><net_src comp="76" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="168"><net_src comp="111" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="182"><net_src comp="165" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="199"><net_src comp="183" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="169" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="179" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="186" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="196" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="236"><net_src comp="224" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="88" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="117" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="262"><net_src comp="127" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="267"><net_src comp="133" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="276"><net_src comp="36" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="281"><net_src comp="48" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="43" pin=3"/></net>

<net id="286"><net_src comp="59" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="291"><net_src comp="67" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="43" pin=3"/></net>

<net id="296"><net_src comp="43" pin="5"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="302"><net_src comp="200" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="307"><net_src comp="206" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="312"><net_src comp="212" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="317"><net_src comp="218" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="322"><net_src comp="107" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="327"><net_src comp="243" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr | {7 8 }
 - Input state : 
	Port: selection_sort : arr | {3 4 7 }
  - Chain level:
	State 1
	State 2
		min_idx_1_cast1 : 1
		exitcond1 : 1
		i : 1
		StgValue_17 : 2
	State 3
		j_2 : 1
		exitcond : 1
		StgValue_25 : 2
		tmp : 2
		arr_addr : 3
		arr_load : 4
		tmp_2 : 1
		arr_addr_2 : 2
		arr_load_1 : 3
		tmp_i : 1
		arr_addr_1 : 2
		b : 3
		arr_addr_3 : 1
		arr_load_3 : 2
	State 4
	State 5
		tmp_1 : 1
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		notlhs : 2
		notrhs : 2
		notlhs2 : 2
		notrhs3 : 2
	State 6
	State 7
		StgValue_59 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fcmp   |      tmp_9_fu_107      |    0    |    66   |   239   |
|----------|------------------------|---------|---------|---------|
|    add   |        i_fu_127        |    0    |    17   |    9    |
|          |       j_2_fu_133       |    0    |    29   |    13   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond1_fu_121    |    0    |    0    |    2    |
|          |     exitcond_fu_139    |    0    |    0    |    4    |
|   icmp   |      notlhs_fu_200     |    0    |    0    |    4    |
|          |      notrhs_fu_206     |    0    |    0    |    13   |
|          |     notlhs2_fu_212     |    0    |    0    |    4    |
|          |     notrhs3_fu_218     |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|  select  |        j_fu_243        |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|    or    |      tmp_6_fu_224      |    0    |    0    |    2    |
|          |      tmp_7_fu_228      |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    and   |      tmp_8_fu_232      |    0    |    0    |    2    |
|          |      tmp_s_fu_238      |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   zext   | min_idx_1_cast1_fu_117 |    0    |    0    |    0    |
|          |     tmp_1_i_fu_160     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_145       |    0    |    0    |    0    |
|   sext   |      tmp_2_fu_150      |    0    |    0    |    0    |
|          |      tmp_i_fu_155      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      tmp_1_fu_169      |    0    |    0    |    0    |
|          |      tmp_4_fu_186      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |      tmp_3_fu_179      |    0    |    0    |    0    |
|          |      tmp_5_fu_196      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |   112   |   317   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   arr_addr_1_reg_283  |    4   |
|   arr_addr_2_reg_278  |    4   |
|   arr_addr_3_reg_288  |    4   |
|    arr_addr_reg_273   |    4   |
|   arr_load_1_reg_293  |   32   |
|       i_reg_259       |    4   |
| index_1_assign_reg_88 |    8   |
|     j_0_in_reg_98     |    8   |
|      j_2_reg_264      |    8   |
|       j_reg_324       |    8   |
|min_idx_1_cast1_reg_250|    8   |
|     min_idx_reg_76    |    4   |
|    notlhs2_reg_309    |    1   |
|     notlhs_reg_299    |    1   |
|    notrhs3_reg_314    |    1   |
|     notrhs_reg_304    |    1   |
|        reg_111        |   32   |
|     tmp_9_reg_319     |    1   |
+-----------------------+--------+
|         Total         |   133  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_43 |  p3  |   4  |   4  |   16   ||    21   |
|  min_idx_reg_76  |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  5.504  ||    51   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   112  |   317  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   51   |
|  Register |    -   |    -   |   133  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   245  |   368  |
+-----------+--------+--------+--------+--------+
