module gate_level_1(output out0, input in0, in1);
	nor(out0,in0,in1);
endmodule