<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MotorWare f2802x Driver API Documentation: cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MotorWare f2802x Driver API Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a177e416c9dd4b2bb80a65e2f13e0b0c.html">src</a></li><li class="navelem"><a class="el" href="dir_57afd2b2e48c29f3075ece993aa26629.html">32b</a></li><li class="navelem"><a class="el" href="dir_cab38a839b4a22f850195324d7620a82.html">f28x</a></li><li class="navelem"><a class="el" href="dir_076a1d9cd05bae72bec651ec587edfe8.html">f2802x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Contains public interface to various functions related to the central processing unit (CPU) object.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;sw/modules/types/src/types.h&quot;</code><br />
</div>
<p><a href="cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___c_p_u___obj__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#struct___c_p_u___obj__">_CPU_Obj_</a></td></tr>
<tr class="memdesc:struct___c_p_u___obj__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the central processing unit (CPU) object.  <a href="group___c_p_u.html#struct___c_p_u___obj__">More...</a><br /></td></tr>
<tr class="separator:struct___c_p_u___obj__"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaedda579089c56c5a0df23a0cd47f53a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaedda579089c56c5a0df23a0cd47f53a1">EINT</a>&#160;&#160;&#160;asm(&quot; clrc INTM&quot;)</td></tr>
<tr class="memdesc:gaedda579089c56c5a0df23a0cd47f53a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable interrupts (legacy)  <a href="group___c_p_u.html#gaedda579089c56c5a0df23a0cd47f53a1">More...</a><br /></td></tr>
<tr class="separator:gaedda579089c56c5a0df23a0cd47f53a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b74068f303c78492667e69fe203914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga62b74068f303c78492667e69fe203914">ENABLE_INTERRUPTS</a>&#160;&#160;&#160;asm(&quot; clrc INTM&quot;)</td></tr>
<tr class="memdesc:ga62b74068f303c78492667e69fe203914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable interrupts.  <a href="group___c_p_u.html#ga62b74068f303c78492667e69fe203914">More...</a><br /></td></tr>
<tr class="separator:ga62b74068f303c78492667e69fe203914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058e7dbf59195ee615d22066fbdd844b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga058e7dbf59195ee615d22066fbdd844b">DINT</a>&#160;&#160;&#160;asm(&quot; setc INTM&quot;)</td></tr>
<tr class="memdesc:ga058e7dbf59195ee615d22066fbdd844b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to disable interrupts (legacy)  <a href="group___c_p_u.html#ga058e7dbf59195ee615d22066fbdd844b">More...</a><br /></td></tr>
<tr class="separator:ga058e7dbf59195ee615d22066fbdd844b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b37db44db50722cac572660028ba2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga3b37db44db50722cac572660028ba2b5">DISABLE_INTERRUPTS</a>&#160;&#160;&#160;asm(&quot; setc INTM&quot;)</td></tr>
<tr class="memdesc:ga3b37db44db50722cac572660028ba2b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to disable interrupts.  <a href="group___c_p_u.html#ga3b37db44db50722cac572660028ba2b5">More...</a><br /></td></tr>
<tr class="separator:ga3b37db44db50722cac572660028ba2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961fad1dc1a245ade76d1f7000f6f16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga961fad1dc1a245ade76d1f7000f6f16f">ERTM</a>&#160;&#160;&#160;asm(&quot; clrc DBGM&quot;)</td></tr>
<tr class="memdesc:ga961fad1dc1a245ade76d1f7000f6f16f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable debug events.  <a href="group___c_p_u.html#ga961fad1dc1a245ade76d1f7000f6f16f">More...</a><br /></td></tr>
<tr class="separator:ga961fad1dc1a245ade76d1f7000f6f16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1af72313e025548b3b9ce6930ea8e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaa1af72313e025548b3b9ce6930ea8e26">DRTM</a>&#160;&#160;&#160;asm(&quot; setc DBGM&quot;)</td></tr>
<tr class="memdesc:gaa1af72313e025548b3b9ce6930ea8e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to disable debug events.  <a href="group___c_p_u.html#gaa1af72313e025548b3b9ce6930ea8e26">More...</a><br /></td></tr>
<tr class="separator:gaa1af72313e025548b3b9ce6930ea8e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a95377ebb4695a49196cd666e26d97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga1a95377ebb4695a49196cd666e26d97d">EALLOW</a>&#160;&#160;&#160;asm(&quot; EALLOW&quot;)</td></tr>
<tr class="memdesc:ga1a95377ebb4695a49196cd666e26d97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to allow protected register writes (legacy)  <a href="group___c_p_u.html#ga1a95377ebb4695a49196cd666e26d97d">More...</a><br /></td></tr>
<tr class="separator:ga1a95377ebb4695a49196cd666e26d97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3980c23c59ee9d52904a290a2d49cd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga3980c23c59ee9d52904a290a2d49cd1b">ENABLE_PROTECTED_REGISTER_WRITE_MODE</a>&#160;&#160;&#160;asm(&quot; EALLOW&quot;)</td></tr>
<tr class="memdesc:ga3980c23c59ee9d52904a290a2d49cd1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to allow protected register writes.  <a href="group___c_p_u.html#ga3980c23c59ee9d52904a290a2d49cd1b">More...</a><br /></td></tr>
<tr class="separator:ga3980c23c59ee9d52904a290a2d49cd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b430256ca8934310dac586331dd358f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga4b430256ca8934310dac586331dd358f">EDIS</a>&#160;&#160;&#160;asm(&quot; EDIS&quot;)</td></tr>
<tr class="memdesc:ga4b430256ca8934310dac586331dd358f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to disable protected register writes (legacy)  <a href="group___c_p_u.html#ga4b430256ca8934310dac586331dd358f">More...</a><br /></td></tr>
<tr class="separator:ga4b430256ca8934310dac586331dd358f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222bff2d525924f544da578fb99267a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga222bff2d525924f544da578fb99267a2">DISABLE_PROTECTED_REGISTER_WRITE_MODE</a>&#160;&#160;&#160;asm(&quot; EDIS&quot;)</td></tr>
<tr class="memdesc:ga222bff2d525924f544da578fb99267a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to disable protected register writes.  <a href="group___c_p_u.html#ga222bff2d525924f544da578fb99267a2">More...</a><br /></td></tr>
<tr class="separator:ga222bff2d525924f544da578fb99267a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ae3a5f12943b9a48c5ca989134936d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga24ae3a5f12943b9a48c5ca989134936d">ESTOP0</a>&#160;&#160;&#160;asm(&quot; ESTOP0&quot;)</td></tr>
<tr class="memdesc:ga24ae3a5f12943b9a48c5ca989134936d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define for emulation stop 0.  <a href="group___c_p_u.html#ga24ae3a5f12943b9a48c5ca989134936d">More...</a><br /></td></tr>
<tr class="separator:ga24ae3a5f12943b9a48c5ca989134936d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c21a7caee326d7803b94ae1952b27ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga9c21a7caee326d7803b94ae1952b27ca">IDLE</a>&#160;&#160;&#160;asm(&quot; IDLE&quot;)</td></tr>
<tr class="memdesc:ga9c21a7caee326d7803b94ae1952b27ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define for entering IDLE mode.  <a href="group___c_p_u.html#ga9c21a7caee326d7803b94ae1952b27ca">More...</a><br /></td></tr>
<tr class="separator:ga9c21a7caee326d7803b94ae1952b27ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b455bd92bdb13a2817d4b33a76581d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaa3b455bd92bdb13a2817d4b33a76581d">CPU_IER_INT1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa3b455bd92bdb13a2817d4b33a76581d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT1 bits in the IER register.  <a href="group___c_p_u.html#gaa3b455bd92bdb13a2817d4b33a76581d">More...</a><br /></td></tr>
<tr class="separator:gaa3b455bd92bdb13a2817d4b33a76581d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdfff82201c2efb5e870abe16b885c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gacdfff82201c2efb5e870abe16b885c44">CPU_IER_INT2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gacdfff82201c2efb5e870abe16b885c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT2 bits in the IER register.  <a href="group___c_p_u.html#gacdfff82201c2efb5e870abe16b885c44">More...</a><br /></td></tr>
<tr class="separator:gacdfff82201c2efb5e870abe16b885c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c874491555aae40deb8cd16a61a0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gab9c874491555aae40deb8cd16a61a0d0">CPU_IER_INT3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gab9c874491555aae40deb8cd16a61a0d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT3 bits in the IER register.  <a href="group___c_p_u.html#gab9c874491555aae40deb8cd16a61a0d0">More...</a><br /></td></tr>
<tr class="separator:gab9c874491555aae40deb8cd16a61a0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae586cd683b8f513c7b9b13049ab3d59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gae586cd683b8f513c7b9b13049ab3d59b">CPU_IER_INT4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gae586cd683b8f513c7b9b13049ab3d59b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT4 bits in the IER register.  <a href="group___c_p_u.html#gae586cd683b8f513c7b9b13049ab3d59b">More...</a><br /></td></tr>
<tr class="separator:gae586cd683b8f513c7b9b13049ab3d59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff90888061aed0ccd0adab72fe19b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gacff90888061aed0ccd0adab72fe19b4b">CPU_IER_INT5_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gacff90888061aed0ccd0adab72fe19b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT5 bits in the IER register.  <a href="group___c_p_u.html#gacff90888061aed0ccd0adab72fe19b4b">More...</a><br /></td></tr>
<tr class="separator:gacff90888061aed0ccd0adab72fe19b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5483715c06a56a86a418a467d4b9709d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga5483715c06a56a86a418a467d4b9709d">CPU_IER_INT6_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga5483715c06a56a86a418a467d4b9709d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT6 bits in the IER register.  <a href="group___c_p_u.html#ga5483715c06a56a86a418a467d4b9709d">More...</a><br /></td></tr>
<tr class="separator:ga5483715c06a56a86a418a467d4b9709d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206c41b45843ce2c5509a88153073773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga206c41b45843ce2c5509a88153073773">CPU_IER_INT7_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga206c41b45843ce2c5509a88153073773"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT7 bits in the IER register.  <a href="group___c_p_u.html#ga206c41b45843ce2c5509a88153073773">More...</a><br /></td></tr>
<tr class="separator:ga206c41b45843ce2c5509a88153073773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b2b3bfca4a8f22d994c2dde3f23025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga94b2b3bfca4a8f22d994c2dde3f23025">CPU_IER_INT8_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga94b2b3bfca4a8f22d994c2dde3f23025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT8 bits in the IER register.  <a href="group___c_p_u.html#ga94b2b3bfca4a8f22d994c2dde3f23025">More...</a><br /></td></tr>
<tr class="separator:ga94b2b3bfca4a8f22d994c2dde3f23025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b93a827e91efbf3454e1f20e09a9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gae1b93a827e91efbf3454e1f20e09a9a6">CPU_IER_INT9_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gae1b93a827e91efbf3454e1f20e09a9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT9 bits in the IER register.  <a href="group___c_p_u.html#gae1b93a827e91efbf3454e1f20e09a9a6">More...</a><br /></td></tr>
<tr class="separator:gae1b93a827e91efbf3454e1f20e09a9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf79bf3e9fdffe2dd050df0917aa07b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gadf79bf3e9fdffe2dd050df0917aa07b8">CPU_IER_INT10_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gadf79bf3e9fdffe2dd050df0917aa07b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT10 bits in the IER register.  <a href="group___c_p_u.html#gadf79bf3e9fdffe2dd050df0917aa07b8">More...</a><br /></td></tr>
<tr class="separator:gadf79bf3e9fdffe2dd050df0917aa07b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58142d75481d18af0c3194ae0fe86960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga58142d75481d18af0c3194ae0fe86960">CPU_IER_INT11_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga58142d75481d18af0c3194ae0fe86960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT11 bits in the IER register.  <a href="group___c_p_u.html#ga58142d75481d18af0c3194ae0fe86960">More...</a><br /></td></tr>
<tr class="separator:ga58142d75481d18af0c3194ae0fe86960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8695272486d5836a9373024de925f80e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga8695272486d5836a9373024de925f80e">CPU_IER_INT12_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga8695272486d5836a9373024de925f80e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT12 bits in the IER register.  <a href="group___c_p_u.html#ga8695272486d5836a9373024de925f80e">More...</a><br /></td></tr>
<tr class="separator:ga8695272486d5836a9373024de925f80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6349c153fc74ccf728ae4d53ac59e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga8f6349c153fc74ccf728ae4d53ac59e1">CPU_IER_INT13_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga8f6349c153fc74ccf728ae4d53ac59e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT13 bits in the IER register.  <a href="group___c_p_u.html#ga8f6349c153fc74ccf728ae4d53ac59e1">More...</a><br /></td></tr>
<tr class="separator:ga8f6349c153fc74ccf728ae4d53ac59e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0fa7aafc5423dc1dbedb38eba6e03d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga6a0fa7aafc5423dc1dbedb38eba6e03d">CPU_IER_INT14_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga6a0fa7aafc5423dc1dbedb38eba6e03d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT14 bits in the IER register.  <a href="group___c_p_u.html#ga6a0fa7aafc5423dc1dbedb38eba6e03d">More...</a><br /></td></tr>
<tr class="separator:ga6a0fa7aafc5423dc1dbedb38eba6e03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdbc9f5652044a6ce13e00019fef8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga5bdbc9f5652044a6ce13e00019fef8dd">CPU_IER_DLOGINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga5bdbc9f5652044a6ce13e00019fef8dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DLOGINT bits in the IER register.  <a href="group___c_p_u.html#ga5bdbc9f5652044a6ce13e00019fef8dd">More...</a><br /></td></tr>
<tr class="separator:ga5bdbc9f5652044a6ce13e00019fef8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5afc2edfda3abac65e89f3d750b0b6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga5afc2edfda3abac65e89f3d750b0b6ab">CPU_IER_RTOSINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga5afc2edfda3abac65e89f3d750b0b6ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RTOSINT bits in the IER register.  <a href="group___c_p_u.html#ga5afc2edfda3abac65e89f3d750b0b6ab">More...</a><br /></td></tr>
<tr class="separator:ga5afc2edfda3abac65e89f3d750b0b6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f613b3aff95606b85ae53dafc0c0800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga1f613b3aff95606b85ae53dafc0c0800">CPU_IFR_INT1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1f613b3aff95606b85ae53dafc0c0800"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT1 bits in the IER register.  <a href="group___c_p_u.html#ga1f613b3aff95606b85ae53dafc0c0800">More...</a><br /></td></tr>
<tr class="separator:ga1f613b3aff95606b85ae53dafc0c0800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf593aa9286adf184103186c7d17cadca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaf593aa9286adf184103186c7d17cadca">CPU_IFR_INT2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaf593aa9286adf184103186c7d17cadca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT2 bits in the IER register.  <a href="group___c_p_u.html#gaf593aa9286adf184103186c7d17cadca">More...</a><br /></td></tr>
<tr class="separator:gaf593aa9286adf184103186c7d17cadca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b7a8c3e23ff2de3eabcb1a602ef6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gab2b7a8c3e23ff2de3eabcb1a602ef6c0">CPU_IFR_INT3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gab2b7a8c3e23ff2de3eabcb1a602ef6c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT3 bits in the IER register.  <a href="group___c_p_u.html#gab2b7a8c3e23ff2de3eabcb1a602ef6c0">More...</a><br /></td></tr>
<tr class="separator:gab2b7a8c3e23ff2de3eabcb1a602ef6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19df811047973c32bc3d015f1c0c128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gae19df811047973c32bc3d015f1c0c128">CPU_IFR_INT4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gae19df811047973c32bc3d015f1c0c128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT4 bits in the IER register.  <a href="group___c_p_u.html#gae19df811047973c32bc3d015f1c0c128">More...</a><br /></td></tr>
<tr class="separator:gae19df811047973c32bc3d015f1c0c128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bbedce45ca09b8997640f23538798a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga5bbedce45ca09b8997640f23538798a9">CPU_IFR_INT5_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga5bbedce45ca09b8997640f23538798a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT5 bits in the IER register.  <a href="group___c_p_u.html#ga5bbedce45ca09b8997640f23538798a9">More...</a><br /></td></tr>
<tr class="separator:ga5bbedce45ca09b8997640f23538798a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfe80a3f9c1c5e072812308374d81a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga2dfe80a3f9c1c5e072812308374d81a0">CPU_IFR_INT6_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga2dfe80a3f9c1c5e072812308374d81a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT6 bits in the IER register.  <a href="group___c_p_u.html#ga2dfe80a3f9c1c5e072812308374d81a0">More...</a><br /></td></tr>
<tr class="separator:ga2dfe80a3f9c1c5e072812308374d81a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704e712ca736b74ea0ee5b106f47a275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga704e712ca736b74ea0ee5b106f47a275">CPU_IFR_INT7_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga704e712ca736b74ea0ee5b106f47a275"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT7 bits in the IER register.  <a href="group___c_p_u.html#ga704e712ca736b74ea0ee5b106f47a275">More...</a><br /></td></tr>
<tr class="separator:ga704e712ca736b74ea0ee5b106f47a275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1a5457b1c795e02640e8338d75cb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga8b1a5457b1c795e02640e8338d75cb3c">CPU_IFR_INT8_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga8b1a5457b1c795e02640e8338d75cb3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT8 bits in the IER register.  <a href="group___c_p_u.html#ga8b1a5457b1c795e02640e8338d75cb3c">More...</a><br /></td></tr>
<tr class="separator:ga8b1a5457b1c795e02640e8338d75cb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a38a833f491eacffa8c72a167ee7dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gac1a38a833f491eacffa8c72a167ee7dc">CPU_IFR_INT9_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gac1a38a833f491eacffa8c72a167ee7dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT9 bits in the IER register.  <a href="group___c_p_u.html#gac1a38a833f491eacffa8c72a167ee7dc">More...</a><br /></td></tr>
<tr class="separator:gac1a38a833f491eacffa8c72a167ee7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a2fae42f364684fecaafbf1906d779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga86a2fae42f364684fecaafbf1906d779">CPU_IFR_INT10_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga86a2fae42f364684fecaafbf1906d779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT10 bits in the IER register.  <a href="group___c_p_u.html#ga86a2fae42f364684fecaafbf1906d779">More...</a><br /></td></tr>
<tr class="separator:ga86a2fae42f364684fecaafbf1906d779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0101a7f0a5f6f4c328e7e7e86020f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaaf0101a7f0a5f6f4c328e7e7e86020f4">CPU_IFR_INT11_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaaf0101a7f0a5f6f4c328e7e7e86020f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT11 bits in the IER register.  <a href="group___c_p_u.html#gaaf0101a7f0a5f6f4c328e7e7e86020f4">More...</a><br /></td></tr>
<tr class="separator:gaaf0101a7f0a5f6f4c328e7e7e86020f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0140d454a16e17aa4ca1df7460bee2cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga0140d454a16e17aa4ca1df7460bee2cd">CPU_IFR_INT12_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga0140d454a16e17aa4ca1df7460bee2cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT12 bits in the IER register.  <a href="group___c_p_u.html#ga0140d454a16e17aa4ca1df7460bee2cd">More...</a><br /></td></tr>
<tr class="separator:ga0140d454a16e17aa4ca1df7460bee2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cda954cff48f9293362a1678c2a5a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga9cda954cff48f9293362a1678c2a5a65">CPU_IFR_INT13_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga9cda954cff48f9293362a1678c2a5a65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT13 bits in the IER register.  <a href="group___c_p_u.html#ga9cda954cff48f9293362a1678c2a5a65">More...</a><br /></td></tr>
<tr class="separator:ga9cda954cff48f9293362a1678c2a5a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b7e416defb28d2ffeba47fc2299fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga48b7e416defb28d2ffeba47fc2299fc8">CPU_IFR_INT14_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga48b7e416defb28d2ffeba47fc2299fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT14 bits in the IER register.  <a href="group___c_p_u.html#ga48b7e416defb28d2ffeba47fc2299fc8">More...</a><br /></td></tr>
<tr class="separator:ga48b7e416defb28d2ffeba47fc2299fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62aacfd88aef959a256acef704edfaad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga62aacfd88aef959a256acef704edfaad">CPU_IFR_DLOGINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga62aacfd88aef959a256acef704edfaad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DLOGINT bits in the IFR register.  <a href="group___c_p_u.html#ga62aacfd88aef959a256acef704edfaad">More...</a><br /></td></tr>
<tr class="separator:ga62aacfd88aef959a256acef704edfaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad12424d0b506b4dfe062567f8d3d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga7ad12424d0b506b4dfe062567f8d3d1d">CPU_IFR_RTOSINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga7ad12424d0b506b4dfe062567f8d3d1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RTOSINT bits in the IFR register.  <a href="group___c_p_u.html#ga7ad12424d0b506b4dfe062567f8d3d1d">More...</a><br /></td></tr>
<tr class="separator:ga7ad12424d0b506b4dfe062567f8d3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa490fc1cbdf2cf56017fbf3c71ab9d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaa490fc1cbdf2cf56017fbf3c71ab9d2b">CPU_DBGIER_INT1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa490fc1cbdf2cf56017fbf3c71ab9d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT1 bits in the DBGIER register.  <a href="group___c_p_u.html#gaa490fc1cbdf2cf56017fbf3c71ab9d2b">More...</a><br /></td></tr>
<tr class="separator:gaa490fc1cbdf2cf56017fbf3c71ab9d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728024ac8ccf013add01130b34227851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga728024ac8ccf013add01130b34227851">CPU_DBGIER_INT2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga728024ac8ccf013add01130b34227851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT2 bits in the DBGIER register.  <a href="group___c_p_u.html#ga728024ac8ccf013add01130b34227851">More...</a><br /></td></tr>
<tr class="separator:ga728024ac8ccf013add01130b34227851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a0776b68ca183c2d38a8714a96d619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaa5a0776b68ca183c2d38a8714a96d619">CPU_DBGIER_INT3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaa5a0776b68ca183c2d38a8714a96d619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT3 bits in the DBGIER register.  <a href="group___c_p_u.html#gaa5a0776b68ca183c2d38a8714a96d619">More...</a><br /></td></tr>
<tr class="separator:gaa5a0776b68ca183c2d38a8714a96d619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978ba56469a6190efbcd6d16d9872e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga978ba56469a6190efbcd6d16d9872e2b">CPU_DBGIER_INT4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga978ba56469a6190efbcd6d16d9872e2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT4 bits in the DBGIER register.  <a href="group___c_p_u.html#ga978ba56469a6190efbcd6d16d9872e2b">More...</a><br /></td></tr>
<tr class="separator:ga978ba56469a6190efbcd6d16d9872e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a30bc4f30b2a458703ec8d9b06d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga959a30bc4f30b2a458703ec8d9b06d4a">CPU_DBGIER_INT5_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga959a30bc4f30b2a458703ec8d9b06d4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT5 bits in the DBGIER register.  <a href="group___c_p_u.html#ga959a30bc4f30b2a458703ec8d9b06d4a">More...</a><br /></td></tr>
<tr class="separator:ga959a30bc4f30b2a458703ec8d9b06d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c243b635fb2c5c370531db9b677a836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga1c243b635fb2c5c370531db9b677a836">CPU_DBGIER_INT6_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga1c243b635fb2c5c370531db9b677a836"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT6 bits in the DBGIER register.  <a href="group___c_p_u.html#ga1c243b635fb2c5c370531db9b677a836">More...</a><br /></td></tr>
<tr class="separator:ga1c243b635fb2c5c370531db9b677a836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad845a1d7f4a16d653fee4238145fb115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gad845a1d7f4a16d653fee4238145fb115">CPU_DBGIER_INT7_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gad845a1d7f4a16d653fee4238145fb115"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT7 bits in the DBGIER register.  <a href="group___c_p_u.html#gad845a1d7f4a16d653fee4238145fb115">More...</a><br /></td></tr>
<tr class="separator:gad845a1d7f4a16d653fee4238145fb115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7341d9d73974565a6c08a4343362ef24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga7341d9d73974565a6c08a4343362ef24">CPU_DBGIER_INT8_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga7341d9d73974565a6c08a4343362ef24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT8 bits in the DBGIER register.  <a href="group___c_p_u.html#ga7341d9d73974565a6c08a4343362ef24">More...</a><br /></td></tr>
<tr class="separator:ga7341d9d73974565a6c08a4343362ef24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a93c534f4243a39c8fef04e2977de4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga6a93c534f4243a39c8fef04e2977de4e">CPU_DBGIER_INT9_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga6a93c534f4243a39c8fef04e2977de4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT9 bits in the DBGIER register.  <a href="group___c_p_u.html#ga6a93c534f4243a39c8fef04e2977de4e">More...</a><br /></td></tr>
<tr class="separator:ga6a93c534f4243a39c8fef04e2977de4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c111b676cf00848c3db12817bc8b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga30c111b676cf00848c3db12817bc8b6d">CPU_DBGIER_INT10_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga30c111b676cf00848c3db12817bc8b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT10 bits in the DBGIER register.  <a href="group___c_p_u.html#ga30c111b676cf00848c3db12817bc8b6d">More...</a><br /></td></tr>
<tr class="separator:ga30c111b676cf00848c3db12817bc8b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43dd519bb7019037925e3307b6fe53bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga43dd519bb7019037925e3307b6fe53bf">CPU_DBGIER_INT11_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga43dd519bb7019037925e3307b6fe53bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT11 bits in the DBGIER register.  <a href="group___c_p_u.html#ga43dd519bb7019037925e3307b6fe53bf">More...</a><br /></td></tr>
<tr class="separator:ga43dd519bb7019037925e3307b6fe53bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0413c26341acfeb07e24564a2f2f4f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga0413c26341acfeb07e24564a2f2f4f42">CPU_DBGIER_INT12_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga0413c26341acfeb07e24564a2f2f4f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT12 bits in the DBGIER register.  <a href="group___c_p_u.html#ga0413c26341acfeb07e24564a2f2f4f42">More...</a><br /></td></tr>
<tr class="separator:ga0413c26341acfeb07e24564a2f2f4f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23faab3604f097d50792d1f5908f87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gac23faab3604f097d50792d1f5908f87f">CPU_DBGIER_INT13_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac23faab3604f097d50792d1f5908f87f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT13 bits in the DBGIER register.  <a href="group___c_p_u.html#gac23faab3604f097d50792d1f5908f87f">More...</a><br /></td></tr>
<tr class="separator:gac23faab3604f097d50792d1f5908f87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30062c8bee70d17623248b0a30b8d4cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga30062c8bee70d17623248b0a30b8d4cc">CPU_DBGIER_INT14_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga30062c8bee70d17623248b0a30b8d4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT14 bits in the DBGIER register.  <a href="group___c_p_u.html#ga30062c8bee70d17623248b0a30b8d4cc">More...</a><br /></td></tr>
<tr class="separator:ga30062c8bee70d17623248b0a30b8d4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacbbc8b00df4949a26742e889382f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaaacbbc8b00df4949a26742e889382f90">CPU_DBGIER_DLOGINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaaacbbc8b00df4949a26742e889382f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DLOGINT bits in the DBGIER register.  <a href="group___c_p_u.html#gaaacbbc8b00df4949a26742e889382f90">More...</a><br /></td></tr>
<tr class="separator:gaaacbbc8b00df4949a26742e889382f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d6844d5a9df598721761c17dcaa500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga98d6844d5a9df598721761c17dcaa500">CPU_DBGIER_RTOSINT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga98d6844d5a9df598721761c17dcaa500"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RTOSINT bits in the DBGIER register.  <a href="group___c_p_u.html#ga98d6844d5a9df598721761c17dcaa500">More...</a><br /></td></tr>
<tr class="separator:ga98d6844d5a9df598721761c17dcaa500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dd0e7d24118d2ed55b3500e712768e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga22dd0e7d24118d2ed55b3500e712768e">CPU_ST0_SXM_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga22dd0e7d24118d2ed55b3500e712768e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SXM bits in the ST0 register.  <a href="group___c_p_u.html#ga22dd0e7d24118d2ed55b3500e712768e">More...</a><br /></td></tr>
<tr class="separator:ga22dd0e7d24118d2ed55b3500e712768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec3f6236a10efde72363eb934f3a0eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gafec3f6236a10efde72363eb934f3a0eb">CPU_ST0_OVM_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gafec3f6236a10efde72363eb934f3a0eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OVM bits in the ST0 register.  <a href="group___c_p_u.html#gafec3f6236a10efde72363eb934f3a0eb">More...</a><br /></td></tr>
<tr class="separator:gafec3f6236a10efde72363eb934f3a0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7275b6b88e570f28cb90bf523372e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga5c7275b6b88e570f28cb90bf523372e3">CPU_ST0_TC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga5c7275b6b88e570f28cb90bf523372e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the T bits in the ST0 register.  <a href="group___c_p_u.html#ga5c7275b6b88e570f28cb90bf523372e3">More...</a><br /></td></tr>
<tr class="separator:ga5c7275b6b88e570f28cb90bf523372e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6590247edffe79ec9457660935f0e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gad6590247edffe79ec9457660935f0e78">CPU_ST0_C_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gad6590247edffe79ec9457660935f0e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the C bits in the ST0 register.  <a href="group___c_p_u.html#gad6590247edffe79ec9457660935f0e78">More...</a><br /></td></tr>
<tr class="separator:gad6590247edffe79ec9457660935f0e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ecc645a00e6800a701e2fd4f16bdb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga1ecc645a00e6800a701e2fd4f16bdb8a">CPU_ST0_Z_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga1ecc645a00e6800a701e2fd4f16bdb8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the Z bits in the ST0 register.  <a href="group___c_p_u.html#ga1ecc645a00e6800a701e2fd4f16bdb8a">More...</a><br /></td></tr>
<tr class="separator:ga1ecc645a00e6800a701e2fd4f16bdb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac831598d81568a8404a2f24c9b0ba7c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gac831598d81568a8404a2f24c9b0ba7c9">CPU_ST0_N_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gac831598d81568a8404a2f24c9b0ba7c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the N bits in the ST0 register.  <a href="group___c_p_u.html#gac831598d81568a8404a2f24c9b0ba7c9">More...</a><br /></td></tr>
<tr class="separator:gac831598d81568a8404a2f24c9b0ba7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9634055a194afeb19fbf4606cbcb2cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga9634055a194afeb19fbf4606cbcb2cb6">CPU_ST0_V_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga9634055a194afeb19fbf4606cbcb2cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the V bits in the ST0 register.  <a href="group___c_p_u.html#ga9634055a194afeb19fbf4606cbcb2cb6">More...</a><br /></td></tr>
<tr class="separator:ga9634055a194afeb19fbf4606cbcb2cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa712dd8508b667d29016c528ecb09f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaa712dd8508b667d29016c528ecb09f7a">CPU_ST0_PW_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaa712dd8508b667d29016c528ecb09f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PW bits in the ST0 register.  <a href="group___c_p_u.html#gaa712dd8508b667d29016c528ecb09f7a">More...</a><br /></td></tr>
<tr class="separator:gaa712dd8508b667d29016c528ecb09f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84d19a4513ea0baf54595bbee5e3ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gab84d19a4513ea0baf54595bbee5e3ade">CPU_ST0_OVCOVCU_BITS</a>&#160;&#160;&#160;(63 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gab84d19a4513ea0baf54595bbee5e3ade"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OVCOVCU bits in the ST0 register.  <a href="group___c_p_u.html#gab84d19a4513ea0baf54595bbee5e3ade">More...</a><br /></td></tr>
<tr class="separator:gab84d19a4513ea0baf54595bbee5e3ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1af65967742fd8a776db9f1b7e670eb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga1af65967742fd8a776db9f1b7e670eb4">CPU_ST1_INTM_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1af65967742fd8a776db9f1b7e670eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTM bits in the ST1 register.  <a href="group___c_p_u.html#ga1af65967742fd8a776db9f1b7e670eb4">More...</a><br /></td></tr>
<tr class="separator:ga1af65967742fd8a776db9f1b7e670eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363d007d96a61e935c7389e7eea4e0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga363d007d96a61e935c7389e7eea4e0e2">CPU_ST1_DBGM_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga363d007d96a61e935c7389e7eea4e0e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DBGM bits in the ST1 register.  <a href="group___c_p_u.html#ga363d007d96a61e935c7389e7eea4e0e2">More...</a><br /></td></tr>
<tr class="separator:ga363d007d96a61e935c7389e7eea4e0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fc3358a5818324e6e94bb1617b1e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gad4fc3358a5818324e6e94bb1617b1e74">CPU_ST1_PAGE0_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad4fc3358a5818324e6e94bb1617b1e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PAGE0 bits in the ST1 register.  <a href="group___c_p_u.html#gad4fc3358a5818324e6e94bb1617b1e74">More...</a><br /></td></tr>
<tr class="separator:gad4fc3358a5818324e6e94bb1617b1e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6c54653496e6eb28231799a8ae4a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga0c6c54653496e6eb28231799a8ae4a51">CPU_ST1_VMAP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga0c6c54653496e6eb28231799a8ae4a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VMAP bits in the ST1 register.  <a href="group___c_p_u.html#ga0c6c54653496e6eb28231799a8ae4a51">More...</a><br /></td></tr>
<tr class="separator:ga0c6c54653496e6eb28231799a8ae4a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5029715d04a10b4224c9d7d93382bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga5c5029715d04a10b4224c9d7d93382bb">CPU_ST1_SPA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga5c5029715d04a10b4224c9d7d93382bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SPA bits in the ST1 register.  <a href="group___c_p_u.html#ga5c5029715d04a10b4224c9d7d93382bb">More...</a><br /></td></tr>
<tr class="separator:ga5c5029715d04a10b4224c9d7d93382bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8936fecb929f46693e4f8306d846054a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga8936fecb929f46693e4f8306d846054a">CPU_ST1_LOOP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga8936fecb929f46693e4f8306d846054a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the LOOP bits in the ST1 register.  <a href="group___c_p_u.html#ga8936fecb929f46693e4f8306d846054a">More...</a><br /></td></tr>
<tr class="separator:ga8936fecb929f46693e4f8306d846054a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab85e792aeefd430e9efe8064c0ec88b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gab85e792aeefd430e9efe8064c0ec88b4">CPU_ST1_EALLOW_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gab85e792aeefd430e9efe8064c0ec88b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the EALLOW bits in the ST1 register.  <a href="group___c_p_u.html#gab85e792aeefd430e9efe8064c0ec88b4">More...</a><br /></td></tr>
<tr class="separator:gab85e792aeefd430e9efe8064c0ec88b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a6521ac7231771c45d6c031056a16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga79a6521ac7231771c45d6c031056a16c">CPU_ST1_IDLESTAT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga79a6521ac7231771c45d6c031056a16c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDLESTAT bits in the ST1 register.  <a href="group___c_p_u.html#ga79a6521ac7231771c45d6c031056a16c">More...</a><br /></td></tr>
<tr class="separator:ga79a6521ac7231771c45d6c031056a16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3403946675b7c08183b0ca904d81738a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga3403946675b7c08183b0ca904d81738a">CPU_ST1_AMODE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga3403946675b7c08183b0ca904d81738a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the AMODE bits in the ST1 register.  <a href="group___c_p_u.html#ga3403946675b7c08183b0ca904d81738a">More...</a><br /></td></tr>
<tr class="separator:ga3403946675b7c08183b0ca904d81738a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5546914e77a951aec2251c7fc7f536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaea5546914e77a951aec2251c7fc7f536">CPU_ST1_OBJMODE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaea5546914e77a951aec2251c7fc7f536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OBJMODE bits in the ST1 register.  <a href="group___c_p_u.html#gaea5546914e77a951aec2251c7fc7f536">More...</a><br /></td></tr>
<tr class="separator:gaea5546914e77a951aec2251c7fc7f536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee7215c9d47ce44c69ce1d08386d73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga4ee7215c9d47ce44c69ce1d08386d73e">CPU_ST1_MOM1MAP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga4ee7215c9d47ce44c69ce1d08386d73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the MOM1MAP bits in the ST1 register.  <a href="group___c_p_u.html#ga4ee7215c9d47ce44c69ce1d08386d73e">More...</a><br /></td></tr>
<tr class="separator:ga4ee7215c9d47ce44c69ce1d08386d73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e13e619bdcee166c45738ece1a4862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga58e13e619bdcee166c45738ece1a4862">CPU_ST1_XF_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga58e13e619bdcee166c45738ece1a4862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the XF bits in the ST1 register.  <a href="group___c_p_u.html#ga58e13e619bdcee166c45738ece1a4862">More...</a><br /></td></tr>
<tr class="separator:ga58e13e619bdcee166c45738ece1a4862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a1d71ef6007146edefc96994e8b381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga32a1d71ef6007146edefc96994e8b381">CPU_ST1_ARP_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga32a1d71ef6007146edefc96994e8b381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the ARP bits in the ST1 register.  <a href="group___c_p_u.html#ga32a1d71ef6007146edefc96994e8b381">More...</a><br /></td></tr>
<tr class="separator:ga32a1d71ef6007146edefc96994e8b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad9e0536ffcb04c87cf0fd5250be61146"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___c_p_u.html#struct___c_p_u___obj__">_CPU_Obj_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gad9e0536ffcb04c87cf0fd5250be61146">CPU_Obj</a></td></tr>
<tr class="memdesc:gad9e0536ffcb04c87cf0fd5250be61146"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the central processing unit (CPU) object.  <a href="group___c_p_u.html#gad9e0536ffcb04c87cf0fd5250be61146">More...</a><br /></td></tr>
<tr class="separator:gad9e0536ffcb04c87cf0fd5250be61146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7aea39e1fc3ae8c6497d38402b88e1"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___c_p_u.html#struct___c_p_u___obj__">_CPU_Obj_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a></td></tr>
<tr class="memdesc:ga5e7aea39e1fc3ae8c6497d38402b88e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the central processing unit (CPU) handle.  <a href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">More...</a><br /></td></tr>
<tr class="separator:ga5e7aea39e1fc3ae8c6497d38402b88e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga992710be9c111ab4f8bc0e856e066c4b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga992710be9c111ab4f8bc0e856e066c4b">CPU_ExtIntNumber_e</a> { <a class="el" href="group___c_p_u.html#gga992710be9c111ab4f8bc0e856e066c4ba37903e6169b7705f995f547db5dde878">CPU_ExtIntNumber_1</a> =0, 
<a class="el" href="group___c_p_u.html#gga992710be9c111ab4f8bc0e856e066c4ba2d48d45f622f704da1d79d5c342c7c51">CPU_ExtIntNumber_2</a>, 
<a class="el" href="group___c_p_u.html#gga992710be9c111ab4f8bc0e856e066c4babceb11964424be70f42d83079a093c49">CPU_ExtIntNumber_3</a>
 }</td></tr>
<tr class="memdesc:ga992710be9c111ab4f8bc0e856e066c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the external interrupt numbers.  <a href="group___c_p_u.html#ga992710be9c111ab4f8bc0e856e066c4b">More...</a><br /></td></tr>
<tr class="separator:ga992710be9c111ab4f8bc0e856e066c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27a150299364c9245bf877c7b3d4744"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gac27a150299364c9245bf877c7b3d4744">CPU_IntNumber_e</a> { <br />
&#160;&#160;<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744a78562e10191fb2cca4f88b9b45667315">CPU_IntNumber_1</a> =(1 &lt;&lt; 0), 
<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744aea4d2ae76a6a2599f4cc4e7d310c01ef">CPU_IntNumber_2</a> =(1 &lt;&lt; 1), 
<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744a8ce4e0630ecc1e0a32d509956c7acc54">CPU_IntNumber_3</a> =(1 &lt;&lt; 2), 
<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744ab9a1755f42594c165b3c1561c7f17d1b">CPU_IntNumber_4</a> =(1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744afa78f6e9160b505f7d140b1e40bf0fa4">CPU_IntNumber_5</a> =(1 &lt;&lt; 4), 
<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744a12fd71fbc02cfaa6c688eaad5ccce694">CPU_IntNumber_6</a> =(1 &lt;&lt; 5), 
<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744a59432d0e21b08afd09d5a4d79a88ae62">CPU_IntNumber_7</a> =(1 &lt;&lt; 6), 
<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744ad19df04247e60d9381061b9e054baf3d">CPU_IntNumber_8</a> =(1 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744a353fdbd7d1d84bc79b0fd0a7e9b0aff7">CPU_IntNumber_9</a> =(1 &lt;&lt; 8), 
<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744ae632f214b81dcbfad192c04c76f2a729">CPU_IntNumber_10</a> =(1 &lt;&lt; 9), 
<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744a47a2fbc2ccdb17e03433627b294df4af">CPU_IntNumber_11</a> =(1 &lt;&lt; 10), 
<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744ab96b27d6e589299848e3f81e6d6844c4">CPU_IntNumber_12</a> =(1 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744a491ebe6b2f6f99f3773dd90d96598286">CPU_IntNumber_13</a> =(1 &lt;&lt; 12), 
<a class="el" href="group___c_p_u.html#ggac27a150299364c9245bf877c7b3d4744ac8620f0128f622bbd3c18a77f787a2e9">CPU_IntNumber_14</a> =(1 &lt;&lt; 13)
<br />
 }</td></tr>
<tr class="memdesc:gac27a150299364c9245bf877c7b3d4744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the interrupt numbers.  <a href="group___c_p_u.html#gac27a150299364c9245bf877c7b3d4744">More...</a><br /></td></tr>
<tr class="separator:gac27a150299364c9245bf877c7b3d4744"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga70bc340002226c7af90a36b2abeba817"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga70bc340002226c7af90a36b2abeba817">CPU_clearIntFlags</a> (<a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a> cpuHandle)</td></tr>
<tr class="memdesc:ga70bc340002226c7af90a36b2abeba817"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears all interrupt flags.  <a href="group___c_p_u.html#ga70bc340002226c7af90a36b2abeba817">More...</a><br /></td></tr>
<tr class="separator:ga70bc340002226c7af90a36b2abeba817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a73ba88c83809921b6e37ac37358f02"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga2a73ba88c83809921b6e37ac37358f02">CPU_disableDebugInt</a> (<a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a> cpuHandle)</td></tr>
<tr class="memdesc:ga2a73ba88c83809921b6e37ac37358f02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the debug interrupt.  <a href="group___c_p_u.html#ga2a73ba88c83809921b6e37ac37358f02">More...</a><br /></td></tr>
<tr class="separator:ga2a73ba88c83809921b6e37ac37358f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3739d8a8fd0f6f748ce8b219b3a5c737"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga3739d8a8fd0f6f748ce8b219b3a5c737">CPU_disableGlobalInts</a> (<a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a> cpuHandle)</td></tr>
<tr class="memdesc:ga3739d8a8fd0f6f748ce8b219b3a5c737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables global interrupts.  <a href="group___c_p_u.html#ga3739d8a8fd0f6f748ce8b219b3a5c737">More...</a><br /></td></tr>
<tr class="separator:ga3739d8a8fd0f6f748ce8b219b3a5c737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9efe049461ec5a14aab6976f96cbfd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga6a9efe049461ec5a14aab6976f96cbfd">CPU_disableInt</a> (<a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a> cpuHandle, const <a class="el" href="group___c_p_u.html#gac27a150299364c9245bf877c7b3d4744">CPU_IntNumber_e</a> intNumber)</td></tr>
<tr class="memdesc:ga6a9efe049461ec5a14aab6976f96cbfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables a specified interrupt number.  <a href="group___c_p_u.html#ga6a9efe049461ec5a14aab6976f96cbfd">More...</a><br /></td></tr>
<tr class="separator:ga6a9efe049461ec5a14aab6976f96cbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49797584b32d975dbde7216b99743c3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga49797584b32d975dbde7216b99743c3e">CPU_disableInts</a> (<a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a> cpuHandle)</td></tr>
<tr class="memdesc:ga49797584b32d975dbde7216b99743c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables all interrupts.  <a href="group___c_p_u.html#ga49797584b32d975dbde7216b99743c3e">More...</a><br /></td></tr>
<tr class="separator:ga49797584b32d975dbde7216b99743c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac012ee025e78a6d27f2809502b2c56cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gac012ee025e78a6d27f2809502b2c56cc">CPU_disableProtectedRegisterWrite</a> (<a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a> cpuHandle)</td></tr>
<tr class="memdesc:gac012ee025e78a6d27f2809502b2c56cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables protected register writes.  <a href="group___c_p_u.html#gac012ee025e78a6d27f2809502b2c56cc">More...</a><br /></td></tr>
<tr class="separator:gac012ee025e78a6d27f2809502b2c56cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabae12f2f962467aae22b0328a623586"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaabae12f2f962467aae22b0328a623586">CPU_enableDebugInt</a> (<a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a> cpuHandle)</td></tr>
<tr class="memdesc:gaabae12f2f962467aae22b0328a623586"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the debug interrupt.  <a href="group___c_p_u.html#gaabae12f2f962467aae22b0328a623586">More...</a><br /></td></tr>
<tr class="separator:gaabae12f2f962467aae22b0328a623586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6c501ad2a0f6eecb5ddcec3b25b184"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga1b6c501ad2a0f6eecb5ddcec3b25b184">CPU_enableGlobalInts</a> (<a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a> cpuHandle)</td></tr>
<tr class="memdesc:ga1b6c501ad2a0f6eecb5ddcec3b25b184"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables global interrupts.  <a href="group___c_p_u.html#ga1b6c501ad2a0f6eecb5ddcec3b25b184">More...</a><br /></td></tr>
<tr class="separator:ga1b6c501ad2a0f6eecb5ddcec3b25b184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e88d70a245eeed021c620ee4623e63"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga74e88d70a245eeed021c620ee4623e63">CPU_enableInt</a> (<a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a> cpuHandle, const <a class="el" href="group___c_p_u.html#gac27a150299364c9245bf877c7b3d4744">CPU_IntNumber_e</a> intNumber)</td></tr>
<tr class="memdesc:ga74e88d70a245eeed021c620ee4623e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a specified interrupt number.  <a href="group___c_p_u.html#ga74e88d70a245eeed021c620ee4623e63">More...</a><br /></td></tr>
<tr class="separator:ga74e88d70a245eeed021c620ee4623e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c51bd49ca5f3608beb100218b53d051"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga0c51bd49ca5f3608beb100218b53d051">CPU_enableProtectedRegisterWrite</a> (<a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a> cpuHandle)</td></tr>
<tr class="memdesc:ga0c51bd49ca5f3608beb100218b53d051"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables protected register writes.  <a href="group___c_p_u.html#ga0c51bd49ca5f3608beb100218b53d051">More...</a><br /></td></tr>
<tr class="separator:ga0c51bd49ca5f3608beb100218b53d051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc073489ab7bfe39bf1ab7588b289c29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_p_u.html#ga5e7aea39e1fc3ae8c6497d38402b88e1">CPU_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gadc073489ab7bfe39bf1ab7588b289c29">CPU_init</a> (void *pMemory, const size_t numBytes)</td></tr>
<tr class="memdesc:gadc073489ab7bfe39bf1ab7588b289c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the central processing unit (CPU) object handle.  <a href="group___c_p_u.html#gadc073489ab7bfe39bf1ab7588b289c29">More...</a><br /></td></tr>
<tr class="separator:gadc073489ab7bfe39bf1ab7588b289c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaf529adeb974907e172bb4682d14a669c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_p_u.html#gad9e0536ffcb04c87cf0fd5250be61146">CPU_Obj</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#gaf529adeb974907e172bb4682d14a669c">cpu</a></td></tr>
<tr class="memdesc:gaf529adeb974907e172bb4682d14a669c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the CPU object.  <a href="group___c_p_u.html#gaf529adeb974907e172bb4682d14a669c">More...</a><br /></td></tr>
<tr class="separator:gaf529adeb974907e172bb4682d14a669c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1790c0117f7106f597b3540ba57df515"><td class="memItemLeft" align="right" valign="top">cregister volatile unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga1790c0117f7106f597b3540ba57df515">IFR</a></td></tr>
<tr class="memdesc:ga1790c0117f7106f597b3540ba57df515"><td class="mdescLeft">&#160;</td><td class="mdescRight">External reference to the interrupt flag register (IFR) register.  <a href="group___c_p_u.html#ga1790c0117f7106f597b3540ba57df515">More...</a><br /></td></tr>
<tr class="separator:ga1790c0117f7106f597b3540ba57df515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d912c89db0fb8d197e5856f05ce4907"><td class="memItemLeft" align="right" valign="top">cregister volatile unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u.html#ga8d912c89db0fb8d197e5856f05ce4907">IER</a></td></tr>
<tr class="memdesc:ga8d912c89db0fb8d197e5856f05ce4907"><td class="mdescLeft">&#160;</td><td class="mdescRight">External reference to the interrupt enable register (IER) register.  <a href="group___c_p_u.html#ga8d912c89db0fb8d197e5856f05ce4907">More...</a><br /></td></tr>
<tr class="separator:ga8d912c89db0fb8d197e5856f05ce4907"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Contains public interface to various functions related to the central processing unit (CPU) object. </p>
<p>(C) Copyright 2015, Texas Instruments, Inc. </p>

<p>Definition in file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 8 2015 14:14:54 for MotorWare f2802x Driver API Documentation by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
