0.6
2019.1
May 24 2019
15:06:07
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/parity_checker/parity_checker.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/parity_checker/parity_checker.srcs/sim_1/new/even_parity_checker_tb.v,1744892191,verilog,,,,even_parity_checker_tb,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/parity_checker/parity_checker.srcs/sources_1/new/even_parity_checker.v,1744892153,verilog,,F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/parity_checker/parity_checker.srcs/sim_1/new/even_parity_checker_tb.v,,even_parity_checker,,,,,,,,
