{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765414243524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765414243524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 07:50:43 2025 " "Processing started: Thu Dec 11 07:50:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765414243524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414243524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined -c pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined -c pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414243524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765414243857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765414243857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_reg " "Found entity 1: WB_reg" {  } { { "WB_reg.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/WB_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R8 r8 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R8\" differs only in case from object \"r8\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R9 r9 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R9\" differs only in case from object \"r9\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R10 r10 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R10\" differs only in case from object \"r10\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R11 r11 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R11\" differs only in case from object \"r11\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R12 r12 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R12\" differs only in case from object \"r12\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R13 r13 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R13\" differs only in case from object \"r13\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R14 r14 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R14\" differs only in case from object \"r14\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R15 r15 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R15\" differs only in case from object \"r15\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R16 r16 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R16\" differs only in case from object \"r16\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R17 r17 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R17\" differs only in case from object \"r17\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R18 r18 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R18\" differs only in case from object \"r18\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R19 r19 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R19\" differs only in case from object \"r19\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R20 r20 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R20\" differs only in case from object \"r20\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R21 r21 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R21\" differs only in case from object \"r21\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R22 r22 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R22\" differs only in case from object \"r22\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R23 r23 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R23\" differs only in case from object \"r23\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R24 r24 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R24\" differs only in case from object \"r24\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R25 r25 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R25\" differs only in case from object \"r25\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R26 r26 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R26\" differs only in case from object \"r26\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R27 r27 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R27\" differs only in case from object \"r27\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R28 r28 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R28\" differs only in case from object \"r28\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R29 r29 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R29\" differs only in case from object \"r29\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R30 r30 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R30\" differs only in case from object \"r30\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R31 r31 regfile.sv(9) " "Verilog HDL Declaration information at regfile.sv(9): object \"R31\" differs only in case from object \"r31\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD1 rd1 regfile.sv(6) " "Verilog HDL Declaration information at regfile.sv(6): object \"RD1\" differs only in case from object \"rd1\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD2 rd2 regfile.sv(7) " "Verilog HDL Declaration information at regfile.sv(7): object \"RD2\" differs only in case from object \"rd2\" in the same scope" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 3 3 " "Found 3 design units, including 3 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250684 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1 " "Found entity 2: mux32_1" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250684 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_wd3 " "Found entity 3: decoder_wd3" {  } { { "regfile.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg0_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg0_32bit " "Found entity 1: reg0_32bit" {  } { { "reg0_32bit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/reg0_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32bit " "Found entity 1: reg_32bit" {  } { { "reg_32bit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/reg_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Found entity 1: output_buffer" {  } { { "output_buffer.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/output_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KSA_top " "Found entity 1: KSA_top" {  } { { "KSA_top.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_stage7.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_stage7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KSA_stage7 " "Found entity 1: KSA_stage7" {  } { { "KSA_stage7.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_stage6.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_stage6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KSA_stage6 " "Found entity 1: KSA_stage6" {  } { { "KSA_stage6.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_stage5.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_stage5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KSA_stage5 " "Found entity 1: KSA_stage5" {  } { { "KSA_stage5.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_stage4.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_stage4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KSA_stage4 " "Found entity 1: KSA_stage4" {  } { { "KSA_stage4.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_stage3.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_stage3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KSA_stage3 " "Found entity 1: KSA_stage3" {  } { { "KSA_stage3.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_stage2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_stage2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KSA_stage2 " "Found entity 1: KSA_stage2" {  } { { "KSA_stage2.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa_stage1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa_stage1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KSA_stage1 " "Found entity 1: KSA_stage1" {  } { { "KSA_stage1.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrmem " "Found entity 1: instrmem" {  } { { "instrmem.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/instrmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_buffer " "Found entity 1: input_buffer" {  } { { "input_buffer.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/input_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "immgen.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/immgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_reg " "Found entity 1: IF_reg" {  } { { "IF_reg.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/IF_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_reg " "Found entity 1: ID_reg" {  } { { "ID_reg.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/ID_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grey_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file grey_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grey_cell " "Found entity 1: grey_cell" {  } { { "grey_cell.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/grey_cell.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa32.sv 1 1 " "Found 1 design units, including 1 entities, in source file fa32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA32 " "Found entity 1: FA32" {  } { { "FA32.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/FA32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa1.sv 1 1 " "Found 1 design units, including 1 entities, in source file fa1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA1 " "Found entity 1: FA1" {  } { { "FA1.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/FA1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_reg " "Found entity 1: EX_reg" {  } { { "EX_reg.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/EX_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/dual_port_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dm_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DM_reg " "Found entity 1: DM_reg" {  } { { "DM_reg.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/DM_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250720 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "dff.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/dff.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1765414250723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_wdata_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_wdata_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_wdata_lsu " "Found entity 1: decoder_wdata_lsu" {  } { { "decoder_wdata_lsu.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_wdata_lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_out_sel_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_out_sel_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_out_sel_lsu " "Found entity 1: decoder_out_sel_lsu" {  } { { "decoder_out_sel_lsu.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_out_sel_lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_lsu " "Found entity 1: decoder_lsu" {  } { { "decoder_lsu.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_hex " "Found entity 1: decoder_hex" {  } { { "decoder_hex.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_hex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_byte_en_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_byte_en_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_byte_en_lsu " "Found entity 1: decoder_byte_en_lsu" {  } { { "decoder_byte_en_lsu.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_byte_en_lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_addr_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_addr_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_addr_lsu " "Found entity 1: decoder_addr_lsu" {  } { { "decoder_addr_lsu.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_addr_lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250728 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "datapath.sv(228) " "Verilog HDL Module Instantiation warning at datapath.sv(228): ignored dangling comma in List of Port Connections" {  } { { "datapath.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv" 228 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1765414250728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datagen.sv 1 1 " "Found 1 design units, including 1 entities, in source file datagen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datagen " "Found entity 1: datagen" {  } { { "datagen.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datagen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a Comparator.sv(2) " "Verilog HDL Declaration information at Comparator.sv(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "Comparator.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Comparator.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Comparator.sv(2) " "Verilog HDL Declaration information at Comparator.sv(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Comparator.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Comparator.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G Comparator.sv(42) " "Verilog HDL Declaration information at Comparator.sv(42): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "Comparator.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Comparator.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S Comparator.sv(42) " "Verilog HDL Declaration information at Comparator.sv(42): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "Comparator.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Comparator.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btb_valid_tag_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file btb_valid_tag_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 btb_valid_tag_ram " "Found entity 1: btb_valid_tag_ram" {  } { { "btb_valid_tag_ram.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb_valid_tag_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btb_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file btb_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 btb_ram " "Found entity 1: btb_ram" {  } { { "btb_ram.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btb.sv 1 1 " "Found 1 design units, including 1 entities, in source file btb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 btb " "Found entity 1: btb" {  } { { "btb.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a brc.sv(2) " "Verilog HDL Declaration information at brc.sv(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "brc.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b brc.sv(2) " "Verilog HDL Declaration information at brc.sv(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "brc.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G brc.sv(45) " "Verilog HDL Declaration information at brc.sv(45): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "brc.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S brc.sv(45) " "Verilog HDL Declaration information at brc.sv(45): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "brc.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g brc.sv(124) " "Verilog HDL Declaration information at brc.sv(124): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "brc.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv" 124 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s brc.sv(125) " "Verilog HDL Declaration information at brc.sv(125): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "brc.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g brc.sv(151) " "Verilog HDL Declaration information at brc.sv(151): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "brc.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s brc.sv(152) " "Verilog HDL Declaration information at brc.sv(152): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "brc.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765414250738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brc.sv 3 3 " "Found 3 design units, including 3 entities, in source file brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "brc.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250738 ""} { "Info" "ISGN_ENTITY_NAME" "2 cmp4_bit " "Found entity 2: cmp4_bit" {  } { { "brc.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250738 ""} { "Info" "ISGN_ENTITY_NAME" "3 cmp2_bit " "Found entity 3: cmp2_bit" {  } { { "brc.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file black_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 black_cell " "Found entity 1: black_cell" {  } { { "black_cell.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/black_cell.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.sv 7 7 " "Found 7 design units, including 7 entities, in source file barrel_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Barrel_shifter " "Found entity 1: Barrel_shifter" {  } { { "Barrel_shifter.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250743 ""} { "Info" "ISGN_ENTITY_NAME" "2 sr1 " "Found entity 2: sr1" {  } { { "Barrel_shifter.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250743 ""} { "Info" "ISGN_ENTITY_NAME" "3 sr2 " "Found entity 3: sr2" {  } { { "Barrel_shifter.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250743 ""} { "Info" "ISGN_ENTITY_NAME" "4 sr4 " "Found entity 4: sr4" {  } { { "Barrel_shifter.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250743 ""} { "Info" "ISGN_ENTITY_NAME" "5 sr8 " "Found entity 5: sr8" {  } { { "Barrel_shifter.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250743 ""} { "Info" "ISGN_ENTITY_NAME" "6 sr16 " "Found entity 6: sr16" {  } { { "Barrel_shifter.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250743 ""} { "Info" "ISGN_ENTITY_NAME" "7 reverse " "Found entity 7: reverse" {  } { { "Barrel_shifter.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined " "Found entity 1: pipelined" {  } { { "pipelined.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/pipelined.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765414250743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "equal_EX_DM1 hazard_unit.sv(23) " "Verilog HDL Implicit Net warning at hazard_unit.sv(23): created implicit net for \"equal_EX_DM1\"" {  } { { "hazard_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/hazard_unit.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "equal_EX_DM2 hazard_unit.sv(24) " "Verilog HDL Implicit Net warning at hazard_unit.sv(24): created implicit net for \"equal_EX_DM2\"" {  } { { "hazard_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/hazard_unit.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_alu_op_EX datapath.sv(280) " "Verilog HDL Implicit Net warning at datapath.sv(280): created implicit net for \"i_alu_op_EX\"" {  } { { "datapath.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_update_btb_en control_unit.sv(339) " "Verilog HDL Implicit Net warning at control_unit.sv(339): created implicit net for \"o_update_btb_en\"" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 339 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined " "Elaborating entity \"pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765414250773 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_mispred pipelined.sv(7) " "Output port \"o_mispred\" at pipelined.sv(7) has no driver" {  } { { "pipelined.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/pipelined.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765414250775 "|pipelined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:dut_control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:dut_control_unit\"" {  } { { "pipelined.sv" "dut_control_unit" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/pipelined.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250775 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_update_btb_en control_unit.sv(339) " "Verilog HDL or VHDL warning at control_unit.sv(339): object \"o_update_btb_en\" assigned a value but never read" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "br_less control_unit.sv(18) " "Verilog HDL or VHDL warning at control_unit.sv(18): object \"br_less\" assigned a value but never read" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "br_equal control_unit.sv(18) " "Verilog HDL or VHDL warning at control_unit.sv(18): object \"br_equal\" assigned a value but never read" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUIPC control_unit.sv(28) " "Verilog HDL or VHDL warning at control_unit.sv(28): object \"AUIPC\" assigned a value but never read" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LUI control_unit.sv(29) " "Verilog HDL or VHDL warning at control_unit.sv(29): object \"LUI\" assigned a value but never read" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JAL control_unit.sv(37) " "Verilog HDL or VHDL warning at control_unit.sv(37): object \"JAL\" assigned a value but never read" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(122) " "Verilog HDL assignment warning at control_unit.sv(122): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(126) " "Verilog HDL assignment warning at control_unit.sv(126): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(130) " "Verilog HDL assignment warning at control_unit.sv(130): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(134) " "Verilog HDL assignment warning at control_unit.sv(134): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(138) " "Verilog HDL assignment warning at control_unit.sv(138): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(152) " "Verilog HDL assignment warning at control_unit.sv(152): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(201) " "Verilog HDL assignment warning at control_unit.sv(201): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(215) " "Verilog HDL assignment warning at control_unit.sv(215): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(229) " "Verilog HDL assignment warning at control_unit.sv(229): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(243) " "Verilog HDL assignment warning at control_unit.sv(243): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(256) " "Verilog HDL assignment warning at control_unit.sv(256): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(288) " "Verilog HDL assignment warning at control_unit.sv(288): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 control_unit.sv(331) " "Verilog HDL assignment warning at control_unit.sv(331): truncated value with size 3 to match size of target (2)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_rd_wren control_unit.sv(110) " "Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable \"o_rd_wren\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_imm_sel control_unit.sv(110) " "Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable \"o_imm_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_br_un control_unit.sv(110) " "Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable \"o_br_un\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_opa_sel control_unit.sv(110) " "Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable \"o_opa_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_opb_sel control_unit.sv(110) " "Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable \"o_opb_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_alu_op control_unit.sv(110) " "Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable \"o_alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_mem_wren control_unit.sv(110) " "Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable \"o_mem_wren\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_wb_sel control_unit.sv(110) " "Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable \"o_wb_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_data_sel control_unit.sv(110) " "Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable \"o_data_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_sl_sel control_unit.sv(110) " "Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable \"o_sl_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_insn_vld control_unit.sv(110) " "Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable \"o_insn_vld\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_insn_vld control_unit.sv(142) " "Inferred latch for \"o_insn_vld\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sl_sel\[0\] control_unit.sv(142) " "Inferred latch for \"o_sl_sel\[0\]\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sl_sel\[1\] control_unit.sv(142) " "Inferred latch for \"o_sl_sel\[1\]\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data_sel control_unit.sv(142) " "Inferred latch for \"o_data_sel\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wb_sel\[0\] control_unit.sv(142) " "Inferred latch for \"o_wb_sel\[0\]\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wb_sel\[1\] control_unit.sv(142) " "Inferred latch for \"o_wb_sel\[1\]\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_mem_wren control_unit.sv(142) " "Inferred latch for \"o_mem_wren\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alu_op\[0\] control_unit.sv(142) " "Inferred latch for \"o_alu_op\[0\]\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alu_op\[1\] control_unit.sv(142) " "Inferred latch for \"o_alu_op\[1\]\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alu_op\[2\] control_unit.sv(142) " "Inferred latch for \"o_alu_op\[2\]\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alu_op\[3\] control_unit.sv(142) " "Inferred latch for \"o_alu_op\[3\]\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_opb_sel control_unit.sv(142) " "Inferred latch for \"o_opb_sel\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_opa_sel control_unit.sv(142) " "Inferred latch for \"o_opa_sel\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_br_un control_unit.sv(142) " "Inferred latch for \"o_br_un\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm_sel\[0\] control_unit.sv(142) " "Inferred latch for \"o_imm_sel\[0\]\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm_sel\[1\] control_unit.sv(142) " "Inferred latch for \"o_imm_sel\[1\]\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_imm_sel\[2\] control_unit.sv(142) " "Inferred latch for \"o_imm_sel\[2\]\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rd_wren control_unit.sv(142) " "Inferred latch for \"o_rd_wren\" at control_unit.sv(142)" {  } { { "control_unit.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|control_unit:dut_control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dut_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:dut_datapath\"" {  } { { "pipelined.sv" "dut_datapath" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/pipelined.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_funct7_ID datapath.sv(24) " "Output port \"o_funct7_ID\" at datapath.sv(24) has no driver" {  } { { "datapath.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|datapath:dut_datapath"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_debug_pc_next_EX datapath.sv(41) " "Output port \"o_debug_pc_next_EX\" at datapath.sv(41) has no driver" {  } { { "datapath.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 "|pipelined|datapath:dut_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA32 datapath:dut_datapath\|FA32:dut_pc_plus4 " "Elaborating entity \"FA32\" for hierarchy \"datapath:dut_datapath\|FA32:dut_pc_plus4\"" {  } { { "datapath.sv" "dut_pc_plus4" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA1 datapath:dut_datapath\|FA32:dut_pc_plus4\|FA1:dut0 " "Elaborating entity \"FA1\" for hierarchy \"datapath:dut_datapath\|FA32:dut_pc_plus4\|FA1:dut0\"" {  } { { "FA32.sv" "dut0" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/FA32.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 datapath:dut_datapath\|mux2_1:dut_normal_pc " "Elaborating entity \"mux2_1\" for hierarchy \"datapath:dut_datapath\|mux2_1:dut_normal_pc\"" {  } { { "datapath.sv" "dut_normal_pc" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btb datapath:dut_datapath\|btb:dut_btb " "Elaborating entity \"btb\" for hierarchy \"datapath:dut_datapath\|btb:dut_btb\"" {  } { { "datapath.sv" "dut_btb" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid2 btb.sv(23) " "Verilog HDL or VHDL warning at btb.sv(23): object \"valid2\" assigned a value but never read" {  } { { "btb.sv" "" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765414250797 "|pipelined|datapath:dut_datapath|btb:dut_btb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btb_ram datapath:dut_datapath\|btb:dut_btb\|btb_ram:dut_target " "Elaborating entity \"btb_ram\" for hierarchy \"datapath:dut_datapath\|btb:dut_btb\|btb_ram:dut_target\"" {  } { { "btb.sv" "dut_target" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250797 ""}
{ "Error" "EVRFX_CANT_OPEN_FILE" "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/ " "Can't open VHDL or Verilog HDL file \"E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/\"" {  } {  } 0 10002 "Can't open VHDL or Verilog HDL file \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250797 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datapath:dut_datapath\|btb:dut_btb\|btb_ram:dut_target " "Can't elaborate user hierarchy \"datapath:dut_datapath\|btb:dut_btb\|btb_ram:dut_target\"" {  } { { "btb.sv" "dut_target" { Text "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb.sv" 42 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765414250804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/output_files/pipelined.map.smsg " "Generated suppressed messages file E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/output_files/pipelined.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414250877 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765414251000 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 11 07:50:51 2025 " "Processing ended: Thu Dec 11 07:50:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765414251000 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765414251000 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765414251000 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765414251000 ""}
