

================================================================
== Vivado HLS Report for 'fir_filter_a'
================================================================
* Date:           Tue Dec 22 12:35:16 2020

* Version:        2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)
* Project:        d_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.446|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      3|       -|       -|    -|
|Expression       |        -|     58|       0|    1573|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       3|    -|
|Register         |        -|      -|    2392|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     61|    2392|    1576|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      6|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |d_conv_mac_muladddEe_U7  |d_conv_mac_muladddEe  | i0 + i1 * i2 |
    |d_conv_mul_mul_16bkb_U5  |d_conv_mul_mul_16bkb  |    i0 * i1   |
    |d_conv_mul_mul_16cud_U6  |d_conv_mul_mul_16cud  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_32_fu_149_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_33_fu_165_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_34_fu_181_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_35_fu_197_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_36_fu_213_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_37_fu_229_p2            |     *    |      2|  0|  21|          32|           7|
    |mul_ln700_38_fu_245_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_39_fu_261_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_40_fu_277_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_41_fu_293_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_42_fu_309_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_43_fu_325_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_44_fu_341_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_45_fu_357_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_46_fu_373_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_47_fu_389_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_48_fu_405_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_49_fu_421_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_50_fu_437_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_51_fu_453_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_52_fu_469_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_53_fu_485_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_54_fu_501_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_55_fu_517_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_56_fu_533_p2            |     *    |      2|  0|  21|          32|           7|
    |mul_ln700_57_fu_549_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_58_fu_565_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_59_fu_581_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_fu_133_p2               |     *    |      2|  0|  21|          32|          10|
    |add_ln700_31_fu_628_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_32_fu_632_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_33_fu_638_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_34_fu_642_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_35_fu_714_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_36_fu_718_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_37_fu_646_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_38_fu_650_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_39_fu_654_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_40_fu_660_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_41_fu_664_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_42_fu_668_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_43_fu_723_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_44_fu_727_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_45_fu_674_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_46_fu_678_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_47_fu_682_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_48_fu_688_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_49_fu_692_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_50_fu_733_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_51_fu_737_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_52_fu_696_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_53_fu_700_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_54_fu_704_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_55_fu_710_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_57_fu_745_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_58_fu_750_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_59_fu_755_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_624_p2               |     +    |      0|  0|  32|          32|          32|
    |y_V                               |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     58|  0|1573|        1891|        1291|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   3|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   3|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln700_32_reg_944        |  32|   0|   32|          0|
    |add_ln700_33_reg_949        |  32|   0|   32|          0|
    |add_ln700_34_reg_954        |  32|   0|   32|          0|
    |add_ln700_39_reg_959        |  32|   0|   32|          0|
    |add_ln700_42_reg_964        |  32|   0|   32|          0|
    |add_ln700_44_reg_999        |  32|   0|   32|          0|
    |add_ln700_47_reg_969        |  32|   0|   32|          0|
    |add_ln700_48_reg_974        |  32|   0|   32|          0|
    |add_ln700_49_reg_979        |  31|   0|   32|          1|
    |add_ln700_51_reg_1004       |  32|   0|   32|          0|
    |add_ln700_54_reg_984        |  32|   0|   32|          0|
    |add_ln700_55_reg_989        |  32|   0|   32|          0|
    |add_ln700_56_reg_994        |  26|   0|   26|          0|
    |add_ln700_58_reg_1009       |  32|   0|   32|          0|
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |mul_ln700_32_reg_789        |  32|   0|   32|          0|
    |mul_ln700_33_reg_794        |  32|   0|   32|          0|
    |mul_ln700_34_reg_799        |  31|   0|   32|          1|
    |mul_ln700_35_reg_804        |  32|   0|   32|          0|
    |mul_ln700_36_reg_809        |  32|   0|   32|          0|
    |mul_ln700_37_reg_814        |  32|   0|   32|          0|
    |mul_ln700_38_reg_819        |  30|   0|   32|          2|
    |mul_ln700_39_reg_824        |  31|   0|   32|          1|
    |mul_ln700_40_reg_829        |  30|   0|   32|          2|
    |mul_ln700_41_reg_834        |  32|   0|   32|          0|
    |mul_ln700_42_reg_839        |  30|   0|   32|          2|
    |mul_ln700_43_reg_844        |  32|   0|   32|          0|
    |mul_ln700_44_reg_849        |  32|   0|   32|          0|
    |mul_ln700_45_reg_854        |  32|   0|   32|          0|
    |mul_ln700_46_reg_859        |  32|   0|   32|          0|
    |mul_ln700_47_reg_864        |  32|   0|   32|          0|
    |mul_ln700_48_reg_869        |  32|   0|   32|          0|
    |mul_ln700_49_reg_874        |  32|   0|   32|          0|
    |mul_ln700_50_reg_879        |  32|   0|   32|          0|
    |mul_ln700_51_reg_884        |  30|   0|   32|          2|
    |mul_ln700_52_reg_889        |  32|   0|   32|          0|
    |mul_ln700_53_reg_894        |  30|   0|   32|          2|
    |mul_ln700_54_reg_899        |  31|   0|   32|          1|
    |mul_ln700_55_reg_904        |  30|   0|   32|          2|
    |mul_ln700_56_reg_909        |  32|   0|   32|          0|
    |mul_ln700_57_reg_914        |  32|   0|   32|          0|
    |mul_ln700_58_reg_919        |  32|   0|   32|          0|
    |mul_ln700_59_reg_924        |  31|   0|   32|          1|
    |mul_ln700_62_reg_939        |  26|   0|   26|          0|
    |mul_ln700_reg_784           |  32|   0|   32|          0|
    |sext_ln180_reg_929          |  32|   0|   32|          0|
    |shift_reg_V_0               |  16|   0|   16|          0|
    |shift_reg_V_0_load_reg_934  |  16|   0|   16|          0|
    |shift_reg_V_1               |  16|   0|   16|          0|
    |shift_reg_V_10              |  32|   0|   32|          0|
    |shift_reg_V_11              |  32|   0|   32|          0|
    |shift_reg_V_12              |  32|   0|   32|          0|
    |shift_reg_V_13              |  32|   0|   32|          0|
    |shift_reg_V_14              |  32|   0|   32|          0|
    |shift_reg_V_15              |  32|   0|   32|          0|
    |shift_reg_V_16              |  32|   0|   32|          0|
    |shift_reg_V_17              |  32|   0|   32|          0|
    |shift_reg_V_18              |  32|   0|   32|          0|
    |shift_reg_V_19              |  32|   0|   32|          0|
    |shift_reg_V_2               |  32|   0|   32|          0|
    |shift_reg_V_20              |  32|   0|   32|          0|
    |shift_reg_V_21              |  32|   0|   32|          0|
    |shift_reg_V_22              |  32|   0|   32|          0|
    |shift_reg_V_23              |  32|   0|   32|          0|
    |shift_reg_V_24              |  32|   0|   32|          0|
    |shift_reg_V_25              |  32|   0|   32|          0|
    |shift_reg_V_26              |  32|   0|   32|          0|
    |shift_reg_V_27              |  32|   0|   32|          0|
    |shift_reg_V_28              |  32|   0|   32|          0|
    |shift_reg_V_29              |  32|   0|   32|          0|
    |shift_reg_V_3               |  32|   0|   32|          0|
    |shift_reg_V_30              |  32|   0|   32|          0|
    |shift_reg_V_4               |  32|   0|   32|          0|
    |shift_reg_V_5               |  32|   0|   32|          0|
    |shift_reg_V_6               |  32|   0|   32|          0|
    |shift_reg_V_7               |  32|   0|   32|          0|
    |shift_reg_V_8               |  32|   0|   32|          0|
    |shift_reg_V_9               |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |2392|   0| 2409|         17|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|extLd_loc_channel  |  in |   16|   ap_none  | extLd_loc_channel |    scalar    |
|y_V                | out |   32|   ap_vld   |        y_V        |    pointer   |
|y_V_ap_vld         | out |    1|   ap_vld   |        y_V        |    pointer   |
+-------------------+-----+-----+------------+-------------------+--------------+

