// Seed: 2345232827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  tri0 id_6 = 1;
  always @(*) begin : LABEL_0
    if (id_6) begin : LABEL_0
      id_5 = 1'h0;
      disable id_7;
      if (1'h0) for (id_7 = 1; id_7; id_1 = 1) $display(1'h0, id_5);
      else id_3 = id_2;
      id_1 = id_5;
    end else begin : LABEL_0
      if (id_6) begin : LABEL_0
        force id_1.id_6 = 1'b0 == id_2 <= id_2;
      end
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3  = 1'd0;
  assign id_11 = "";
  module_0 modCall_1 (
      id_4,
      id_17,
      id_18,
      id_2,
      id_4
  );
endmodule
