#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Aug 20 23:19:59 2024
# Process ID: 24476
# Current directory: F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.runs/synth_1
# Command line: vivado.exe -log SpaceWire_light_AXI.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SpaceWire_light_AXI.tcl
# Log file: F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.runs/synth_1/SpaceWire_light_AXI.vds
# Journal file: F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.runs/synth_1\vivado.jou
# Running On        :DESKTOP-MEH5DGT
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 5 3600 6-Core Processor              
# CPU Frequency     :3593 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17100 MB
# Swap memory       :3758 MB
# Total Virtual     :20858 MB
# Available Virtual :4228 MB
#-----------------------------------------------------------
source SpaceWire_light_AXI.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 576.590 ; gain = 237.770
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2024.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/utils_1/imports/synth_1/SpaceWire_light_AXI.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/utils_1/imports/synth_1/SpaceWire_light_AXI.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SpaceWire_light_AXI -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14144
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.859 ; gain = 450.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SpaceWire_light_AXI' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI.vhd:78]
	Parameter SYSFREQ bound to: 100000000.000000 - type: double 
	Parameter TXCLKFREQ bound to: 200000000.000000 - type: double 
	Parameter RXIMPL bound to: 1 - type: integer 
	Parameter TXIMPL bound to: 1 - type: integer 
	Parameter RXCHUNK bound to: 1 - type: integer 
	Parameter RXFIFOSIZE_BITS bound to: 11 - type: integer 
	Parameter TXFIFOSIZE_BITS bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'SpwStream' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:104' bound to instance 'spw_if' of component 'SpwStream' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI.vhd:129]
INFO: [Synth 8-638] synthesizing module 'SpwStream' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:162]
	Parameter SYSFREQ bound to: 100000000.000000 - type: double 
	Parameter TXCLKFREQ bound to: 200000000.000000 - type: double 
	Parameter RXIMPL bound to: 1 - type: integer 
	Parameter TXIMPL bound to: 1 - type: integer 
	Parameter RXCHUNK bound to: 1 - type: integer 
	Parameter RXFIFOSIZE_BITS bound to: 11 - type: integer 
	Parameter TXFIFOSIZE_BITS bound to: 11 - type: integer 
	Parameter RESET_TIME bound to: 640 - type: integer 
INFO: [Synth 8-3491] module 'SpwLink' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwLink.vhd:78' bound to instance 'LINK_INST' of component 'SpwLink' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:351]
INFO: [Synth 8-638] synthesizing module 'SpwLink' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwLink.vhd:98]
	Parameter RESET_TIME bound to: 640 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SpwLink' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwLink.vhd:98]
	Parameter DISCONNECT_TIME bound to: 84 - type: integer 
	Parameter RXCHUNK bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SpwRecv' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecv.vhd:85' bound to instance 'RECV_INST' of component 'SpwRecv' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:355]
INFO: [Synth 8-638] synthesizing module 'SpwRecv' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecv.vhd:105]
	Parameter DISCONNECT_TIME bound to: 84 - type: integer 
	Parameter RXCHUNK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SpwRecv' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecv.vhd:105]
INFO: [Synth 8-3491] module 'SpwXmit_fast' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:217' bound to instance 'XMIT_FAST_INST' of component 'SpwXmit_fast' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:359]
INFO: [Synth 8-638] synthesizing module 'SpwXmit_fast' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:250]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCTXSYSFLIP0' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:307]
INFO: [Synth 8-638] synthesizing module 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'SyncDff' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:89]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCTXSYSFLIP1' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:310]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCTXTXEN' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:313]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCTXTXDIVSAFE' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:316]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSTXFLIP0' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:319]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSTXFLIP1' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:322]
INFO: [Synth 8-256] done synthesizing module 'SpwXmit_fast' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SpwXmit_fast.vhd:250]
INFO: [Synth 8-3491] module 'SpwRecovClk' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecovClk.vhd:65' bound to instance 'RECOV_CLK_INST' of component 'SpwRecovClk' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:362]
INFO: [Synth 8-638] synthesizing module 'SpwRecovClk' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecovClk.vhd:77]
INFO: [Synth 8-3491] module 'CLKDriver' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:99' bound to instance 'RXCLKBUF' of component 'CLKDriver' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecovClk.vhd:85]
INFO: [Synth 8-638] synthesizing module 'CLKDriver' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'CLKDriver' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'SpwRecovClk' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecovClk.vhd:77]
	Parameter ABITS bound to: 11 - type: integer 
	Parameter DBITS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'SpwRam' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRam.vhd:69' bound to instance 'RXMEM' of component 'SpwRam' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:365]
INFO: [Synth 8-638] synthesizing module 'SpwRam' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRam.vhd:92]
	Parameter ABITS bound to: 11 - type: integer 
	Parameter DBITS bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SpwRam' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRam.vhd:92]
	Parameter ABITS bound to: 11 - type: integer 
	Parameter DBITS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'SpwRam' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRam.vhd:69' bound to instance 'TXMEM' of component 'SpwRam' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:370]
	Parameter RXCHUNK bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SpwRecvFront' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:92' bound to instance 'RECVFRONT_INST' of component 'SpwRecvFront' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:375]
INFO: [Synth 8-638] synthesizing module 'SpwRecvFront' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:117]
	Parameter RXCHUNK bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:231]
INFO: [Synth 8-638] synthesizing module 'Driver' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'Driver' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:135]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:232]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:231]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:232]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:231]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:232]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverR' of component 'Driver' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:231]
INFO: [Synth 8-3491] module 'Driver' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/Definitions/ModuleMap_pkg.vhd:125' bound to instance 'DriverF' of component 'Driver' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:232]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSHEADPTR0' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:239]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSHEADPTR1' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:242]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSHEADPTR2' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:245]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT0' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:248]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT1' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:251]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT2' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:254]
INFO: [Synth 8-3491] module 'SyncDff' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwXmit_fast/SyncDff.vhd:73' bound to instance 'SYNCSYSBITCNT3' of component 'SyncDff' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:257]
	Parameter RESET_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SpwReset' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwReset.vhd:61' bound to instance 'RXRSTLOGIC' of component 'SpwReset' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:260]
INFO: [Synth 8-638] synthesizing module 'SpwReset' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwReset.vhd:76]
	Parameter RESET_LATENCY bound to: 1 - type: integer 
WARNING: [Synth 8-11358] null range expression ignored [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwReset.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'SpwReset' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwReset.vhd:76]
	Parameter ABITS bound to: 3 - type: integer 
	Parameter DBITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SpwRam' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRam.vhd:69' bound to instance 'FIFOMEM' of component 'SpwRam' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:264]
INFO: [Synth 8-638] synthesizing module 'SpwRam__parameterized2' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRam.vhd:92]
	Parameter ABITS bound to: 3 - type: integer 
	Parameter DBITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SpwRam__parameterized2' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRam.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'SpwRecvFront' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:117]
	Parameter RESET_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SpwReset' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwReset.vhd:61' bound to instance 'TXRSTLOGIC' of component 'SpwReset' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:380]
	Parameter RESET_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SpwReset' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwReset.vhd:61' bound to instance 'SYSRSTLOGIC' of component 'SpwReset' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'SpwStream' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwStream.vhd:162]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister.vhd:5' bound to instance 'SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst' of component 'SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI.vhd:174]
INFO: [Synth 8-638] synthesizing module 'SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister.vhd:86]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream' declared at 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream.vhd:5' bound to instance 'SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst' of component 'SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI.vhd:204]
INFO: [Synth 8-638] synthesizing module 'SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream' [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream.vhd:38]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'SpaceWire_light_AXI' (0#1) [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element res_seq_reg[penderresc] was removed.  [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecv.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element resrx_seq_reg[wr_cnt] was removed.  [F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.srcs/sources_1/SpwStream/SpwRecvFront/SpwRecvFrontXor.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister.vhd:164]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister.vhd:215]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister.vhd:216]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister.vhd:218]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister.vhd:219]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister.vhd:309]
WARNING: [Synth 8-6014] Unused sequential element write_pointer_reg was removed.  [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[0].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-3848] Net spw_do in module/entity SpaceWire_light_AXI does not have driver. [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI.vhd:34]
WARNING: [Synth 8-3848] Net spw_so in module/entity SpaceWire_light_AXI does not have driver. [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI.vhd:35]
WARNING: [Synth 8-3848] Net irq in module/entity SpaceWire_light_AXI does not have driver. [F:/Xilinx/ZynqProjects/SpaceWire_IPs/SpaceWire_light_AXI_0_1/hdl/SpaceWire_light_AXI.vhd:74]
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[7] in module SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[6] in module SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[5] in module SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[4] in module SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[3] in module SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[2] in module SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[1] in module SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[0] in module SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[14] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[13] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[12] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[11] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[10] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[9] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[8] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[7] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[6] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[5] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[4] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[3] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[2] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[1] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[0] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[4] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[3] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[2] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[1] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[0] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister is either unconnected or has no load
WARNING: [Synth 8-7129] Port RCLK in module SpwRam__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRST_N in module SpwRam__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPW_SI in module SpwRecvFront is either unconnected or has no load
WARNING: [Synth 8-7129] Port RCLK in module SpwRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRST_N in module SpwRam is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_do in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_so in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_core_clk in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_txfclk in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_core_rst in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_di in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_si in module SpaceWire_light_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-802] inferred FSM for state register 'state_seq_reg[state]' in module 'SpwLink'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            s_errorreset |                           000001 |                              000
             s_errorwait |                           100000 |                              001
                 s_ready |                           010000 |                              010
               s_started |                           001000 |                              011
            s_connecting |                           000100 |                              100
                   s_run |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_seq_reg[state]' using encoding 'one-hot' in module 'SpwLink'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 3     
	   3 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4100  
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 119   
+---Muxes : 
	   4 Input   12 Bit        Muxes := 10    
	   2 Input   11 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 12    
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 8     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 104   
	   6 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port spw_do in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_so in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_core_clk in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_txfclk in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_core_rst in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_di in module SpaceWire_light_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port spw_si in module SpaceWire_light_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     1|
|3     |LUT4  |     1|
|4     |LUT5  |     2|
|5     |LUT6  |     9|
|6     |FDRE  |    11|
|7     |FDSE  |     1|
|8     |IBUF  |    11|
|9     |OBUF  |    42|
|10    |OBUFT |     3|
+------+------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------+----------------------------------------------------------+------+
|      |Instance                                                         |Module                                                    |Cells |
+------+-----------------------------------------------------------------+----------------------------------------------------------+------+
|1     |top                                                              |                                                          |    83|
|2     |  SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister_inst |SpaceWire_light_AXI_slave_lite_v0_1_S_AXI_ControlRegister |    21|
|3     |  SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream_inst        |SpaceWire_light_AXI_slave_stream_v0_1_S_AXI_Stream        |     4|
+------+-----------------------------------------------------------------+----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1694.234 ; gain = 1101.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1694.234 ; gain = 1101.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1694.234 ; gain = 1101.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1694.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1694.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e3902ae5
INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1694.234 ; gain = 1108.191
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1694.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/ZynqProjects/SpaceWire_IPs/edit_SpaceWire_light_AXI_v0_1.runs/synth_1/SpaceWire_light_AXI.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file SpaceWire_light_AXI_utilization_synth.rpt -pb SpaceWire_light_AXI_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 20 23:21:11 2024...
