\section{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___a_r_m___d_r_i_v_e_r___i2_c}{\+\_\+\+A\+R\+M\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+I2C}} \\*Access structure of the I2C Driver }{\pageref{struct___a_r_m___d_r_i_v_e_r___i2_c}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___a_r_m___d_r_i_v_e_r___s_p_i}{\+\_\+\+A\+R\+M\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+S\+PI}} \\*Access structure of the S\+PI Driver }{\pageref{struct___a_r_m___d_r_i_v_e_r___s_p_i}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n}{\+\_\+\+A\+R\+M\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+V\+E\+R\+S\+I\+ON}} \\*Driver Version }{\pageref{struct___a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___a_r_m___i2_c___c_a_p_a_b_i_l_i_t_i_e_s}{\+\_\+\+A\+R\+M\+\_\+\+I2\+C\+\_\+\+C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}} \\*I2C Driver Capabilities }{\pageref{struct___a_r_m___i2_c___c_a_p_a_b_i_l_i_t_i_e_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___a_r_m___i2_c___s_t_a_t_u_s}{\+\_\+\+A\+R\+M\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+US}} \\*I2C Status }{\pageref{struct___a_r_m___i2_c___s_t_a_t_u_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s}{\+\_\+\+A\+R\+M\+\_\+\+S\+P\+I\+\_\+\+C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES}} \\*S\+PI Driver Capabilities }{\pageref{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___a_r_m___s_p_i___s_t_a_t_u_s}{\+\_\+\+A\+R\+M\+\_\+\+S\+P\+I\+\_\+\+S\+T\+A\+T\+US}} \\*S\+PI Status }{\pageref{struct___a_r_m___s_p_i___s_t_a_t_u_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__debug__console__state__struct}{\+\_\+debug\+\_\+console\+\_\+state\+\_\+struct}} }{\pageref{struct__debug__console__state__struct}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__dma__channel__link__config}{\+\_\+dma\+\_\+channel\+\_\+link\+\_\+config}} \\*D\+MA transfer configuration structure }{\pageref{struct__dma__channel__link__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__dma__handle}{\+\_\+dma\+\_\+handle}} \\*D\+MA D\+MA handle structure }{\pageref{struct__dma__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__dma__transfer__config}{\+\_\+dma\+\_\+transfer\+\_\+config}} \\*D\+MA transfer configuration structure }{\pageref{struct__dma__transfer__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__flash__config}{\+\_\+flash\+\_\+config}} \\*Flash driver state information }{\pageref{struct__flash__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__flash__prefetch__speculation__status}{\+\_\+flash\+\_\+prefetch\+\_\+speculation\+\_\+status}} \\*F\+T\+Fx prefetch speculation status }{\pageref{struct__flash__prefetch__speculation__status}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__flexnvm__config}{\+\_\+flexnvm\+\_\+config}} \\*Flexnvm driver state information }{\pageref{struct__flexnvm__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__ftfx__cache__config}{\+\_\+ftfx\+\_\+cache\+\_\+config}} \\*F\+T\+Fx cache driver state information }{\pageref{struct__ftfx__cache__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__ftfx__config}{\+\_\+ftfx\+\_\+config}} \\*Flash driver state information }{\pageref{struct__ftfx__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__ftfx__ifr__descriptor}{\+\_\+ftfx\+\_\+ifr\+\_\+descriptor}} \\*Flash I\+FR memory descriptor }{\pageref{struct__ftfx__ifr__descriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__ftfx__mem__descriptor}{\+\_\+ftfx\+\_\+mem\+\_\+descriptor}} \\*Flash memory descriptor }{\pageref{struct__ftfx__mem__descriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__ftfx__ops__config}{\+\_\+ftfx\+\_\+ops\+\_\+config}} \\*Active F\+T\+Fx information for the current operation }{\pageref{struct__ftfx__ops__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__ftfx__special__mem}{\+\_\+ftfx\+\_\+special\+\_\+mem}} \\*Ftfx special memory access information }{\pageref{struct__ftfx__special__mem}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__gpio__pin__config}{\+\_\+gpio\+\_\+pin\+\_\+config}} \\*The G\+P\+IO pin configuration structure }{\pageref{struct__gpio__pin__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__hal__uart__config}{\+\_\+hal\+\_\+uart\+\_\+config}} \\*U\+A\+RT configuration structure }{\pageref{struct__hal__uart__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__hal__uart__state}{\+\_\+hal\+\_\+uart\+\_\+state}} \\*Uart state structure }{\pageref{struct__hal__uart__state}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__hal__uart__transfer}{\+\_\+hal\+\_\+uart\+\_\+transfer}} \\*U\+A\+RT transfer structure }{\pageref{struct__hal__uart__transfer}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__i2c__master__config}{\+\_\+i2c\+\_\+master\+\_\+config}} \\*I2C master user configuration }{\pageref{struct__i2c__master__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__i2c__master__dma__handle}{\+\_\+i2c\+\_\+master\+\_\+dma\+\_\+handle}} \\*I2C master D\+MA transfer structure }{\pageref{struct__i2c__master__dma__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__i2c__master__dma__private__handle}{\+\_\+i2c\+\_\+master\+\_\+dma\+\_\+private\+\_\+handle}} }{\pageref{struct__i2c__master__dma__private__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__i2c__master__handle}{\+\_\+i2c\+\_\+master\+\_\+handle}} \\*I2C master handle structure }{\pageref{struct__i2c__master__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__i2c__master__transfer}{\+\_\+i2c\+\_\+master\+\_\+transfer}} \\*I2C master transfer structure }{\pageref{struct__i2c__master__transfer}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__i2c__slave__config}{\+\_\+i2c\+\_\+slave\+\_\+config}} \\*I2C slave user configuration }{\pageref{struct__i2c__slave__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__i2c__slave__handle}{\+\_\+i2c\+\_\+slave\+\_\+handle}} \\*I2C slave handle structure }{\pageref{struct__i2c__slave__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__i2c__slave__transfer}{\+\_\+i2c\+\_\+slave\+\_\+transfer}} \\*I2C slave transfer structure }{\pageref{struct__i2c__slave__transfer}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__lptmr__config}{\+\_\+lptmr\+\_\+config}} \\*L\+P\+T\+MR config structure }{\pageref{struct__lptmr__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__lpuart__config}{\+\_\+lpuart\+\_\+config}} \\*L\+P\+U\+A\+RT configuration structure }{\pageref{struct__lpuart__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__lpuart__handle}{\+\_\+lpuart\+\_\+handle}} \\*L\+P\+U\+A\+RT handle structure }{\pageref{struct__lpuart__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__lpuart__transfer}{\+\_\+lpuart\+\_\+transfer}} \\*L\+P\+U\+A\+RT transfer structure }{\pageref{struct__lpuart__transfer}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__mcglite__config}{\+\_\+mcglite\+\_\+config}} \\*M\+C\+G\+\_\+\+Lite configure structure for mode change }{\pageref{struct__mcglite__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__mem__align__control__block}{\+\_\+mem\+\_\+align\+\_\+control\+\_\+block}} }{\pageref{struct__mem__align__control__block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__osc__config}{\+\_\+osc\+\_\+config}} \\*O\+SC Initialization Configuration Structure }{\pageref{struct__osc__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__oscer__config}{\+\_\+oscer\+\_\+config}} \\*The O\+SC configuration for O\+S\+C\+E\+R\+C\+LK }{\pageref{struct__oscer__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{union__pflash__protection__status}{\+\_\+pflash\+\_\+protection\+\_\+status}} \\*P\+Flash protection status }{\pageref{union__pflash__protection__status}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__pmc__low__volt__detect__config}{\+\_\+pmc\+\_\+low\+\_\+volt\+\_\+detect\+\_\+config}} \\*Low-\/voltage Detect Configuration Structure }{\pageref{struct__pmc__low__volt__detect__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__pmc__low__volt__warning__config}{\+\_\+pmc\+\_\+low\+\_\+volt\+\_\+warning\+\_\+config}} \\*Low-\/voltage Warning Configuration Structure }{\pageref{struct__pmc__low__volt__warning__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__rcm__reset__pin__filter__config}{\+\_\+rcm\+\_\+reset\+\_\+pin\+\_\+filter\+\_\+config}} \\*Reset pin filter configuration }{\pageref{struct__rcm__reset__pin__filter__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__serial__manager__callback__message}{\+\_\+serial\+\_\+manager\+\_\+callback\+\_\+message}} \\*Callback message structure }{\pageref{struct__serial__manager__callback__message}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__serial__manager__config}{\+\_\+serial\+\_\+manager\+\_\+config}} \\*Serial manager config structure }{\pageref{struct__serial__manager__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__serial__manager__handle}{\+\_\+serial\+\_\+manager\+\_\+handle}} }{\pageref{struct__serial__manager__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__serial__manager__send__handle}{\+\_\+serial\+\_\+manager\+\_\+send\+\_\+handle}} }{\pageref{struct__serial__manager__send__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__serial__port__uart__config}{\+\_\+serial\+\_\+port\+\_\+uart\+\_\+config}} \\*Serial port uart config struct }{\pageref{struct__serial__port__uart__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__serial__uart__state}{\+\_\+serial\+\_\+uart\+\_\+state}} }{\pageref{struct__serial__uart__state}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__sim__clock__config}{\+\_\+sim\+\_\+clock\+\_\+config}} \\*S\+IM configuration structure for clock setting }{\pageref{struct__sim__clock__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__spi__dma__handle}{\+\_\+spi\+\_\+dma\+\_\+handle}} \\*S\+PI D\+MA transfer handle, users should not touch the content of the handle }{\pageref{struct__spi__dma__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__spi__dma__private__handle}{\+\_\+spi\+\_\+dma\+\_\+private\+\_\+handle}} }{\pageref{struct__spi__dma__private__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__spi__master__config}{\+\_\+spi\+\_\+master\+\_\+config}} \\*S\+PI master user configure structure }{\pageref{struct__spi__master__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__spi__master__handle}{\+\_\+spi\+\_\+master\+\_\+handle}} \\*S\+PI transfer handle structure }{\pageref{struct__spi__master__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__spi__slave__config}{\+\_\+spi\+\_\+slave\+\_\+config}} \\*S\+PI slave user configure structure }{\pageref{struct__spi__slave__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__spi__transfer}{\+\_\+spi\+\_\+transfer}} \\*S\+PI transfer structure }{\pageref{struct__spi__transfer}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__t_font}{\+\_\+t\+Font}} }{\pageref{struct__t_font}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__tpm__chnl__pwm__signal__param}{\+\_\+tpm\+\_\+chnl\+\_\+pwm\+\_\+signal\+\_\+param}} \\*Options to configure a T\+PM channel\textquotesingle{}s P\+WM signal }{\pageref{struct__tpm__chnl__pwm__signal__param}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__tpm__config}{\+\_\+tpm\+\_\+config}} \\*T\+PM config structure }{\pageref{struct__tpm__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__uart__config}{\+\_\+uart\+\_\+config}} \\*U\+A\+RT configuration structure }{\pageref{struct__uart__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__uart__handle}{\+\_\+uart\+\_\+handle}} \\*U\+A\+RT handle structure }{\pageref{struct__uart__handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__uart__transfer}{\+\_\+uart\+\_\+transfer}} \\*U\+A\+RT transfer structure }{\pageref{struct__uart__transfer}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___type}{A\+D\+C\+\_\+\+Type}} }{\pageref{struct_a_d_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_s_r___type}{A\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (A\+P\+SR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__f32}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q15}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q31}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__bilinear__interp__instance__q7}{arm\+\_\+bilinear\+\_\+interp\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q15 bilinear interpolation function }{\pageref{structarm__bilinear__interp__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cas__df1__32x64__ins__q31}{arm\+\_\+biquad\+\_\+cas\+\_\+df1\+\_\+32x64\+\_\+ins\+\_\+q31}} \\*Instance structure for the high precision Q31 Biquad cascade filter }{\pageref{structarm__biquad__cas__df1__32x64__ins__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__df2_t__instance__f32}{arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__df2_t__instance__f64}{arm\+\_\+biquad\+\_\+cascade\+\_\+df2\+T\+\_\+instance\+\_\+f64}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__df2_t__instance__f64}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__cascade__stereo__df2_t__instance__f32}{arm\+\_\+biquad\+\_\+cascade\+\_\+stereo\+\_\+df2\+T\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point transposed direct form II Biquad cascade filter }{\pageref{structarm__biquad__cascade__stereo__df2_t__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__f32}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+f32}} \\*Instance structure for the floating-\/point Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__q15}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q15}} \\*Instance structure for the Q15 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__biquad__casd__df1__inst__q31}{arm\+\_\+biquad\+\_\+casd\+\_\+df1\+\_\+inst\+\_\+q31}} \\*Instance structure for the Q31 Biquad cascade filter }{\pageref{structarm__biquad__casd__df1__inst__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__f32}{arm\+\_\+cfft\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__q15}{arm\+\_\+cfft\+\_\+instance\+\_\+q15}} \\*Instance structure for the fixed-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__instance__q31}{arm\+\_\+cfft\+\_\+instance\+\_\+q31}} \\*Instance structure for the fixed-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__f32}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix2__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__q15}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix2__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix2__instance__q31}{arm\+\_\+cfft\+\_\+radix2\+\_\+instance\+\_\+q31}} \\*Instance structure for the Radix-\/2 Q31 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix2__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__f32}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix4__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__q15}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix4__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__cfft__radix4__instance__q31}{arm\+\_\+cfft\+\_\+radix4\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 C\+F\+F\+T/\+C\+I\+F\+FT function }{\pageref{structarm__cfft__radix4__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__f32}{arm\+\_\+dct4\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point D\+C\+T4/\+I\+D\+C\+T4 function }{\pageref{structarm__dct4__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__q15}{arm\+\_\+dct4\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 D\+C\+T4/\+I\+D\+C\+T4 function }{\pageref{structarm__dct4__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__dct4__instance__q31}{arm\+\_\+dct4\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 D\+C\+T4/\+I\+D\+C\+T4 function }{\pageref{structarm__dct4__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__f32}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+f32}} \\*Instance structure for floating-\/point F\+IR decimator }{\pageref{structarm__fir__decimate__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__q15}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 F\+IR decimator }{\pageref{structarm__fir__decimate__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__decimate__instance__q31}{arm\+\_\+fir\+\_\+decimate\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 F\+IR decimator }{\pageref{structarm__fir__decimate__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__f32}{arm\+\_\+fir\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point F\+IR filter }{\pageref{structarm__fir__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q15}{arm\+\_\+fir\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 F\+IR filter }{\pageref{structarm__fir__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q31}{arm\+\_\+fir\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 F\+IR filter }{\pageref{structarm__fir__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__instance__q7}{arm\+\_\+fir\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q7 F\+IR filter }{\pageref{structarm__fir__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__f32}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point F\+IR interpolator }{\pageref{structarm__fir__interpolate__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__q15}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 F\+IR interpolator }{\pageref{structarm__fir__interpolate__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__interpolate__instance__q31}{arm\+\_\+fir\+\_\+interpolate\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 F\+IR interpolator }{\pageref{structarm__fir__interpolate__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__f32}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point F\+IR lattice filter }{\pageref{structarm__fir__lattice__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__q15}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 F\+IR lattice filter }{\pageref{structarm__fir__lattice__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__lattice__instance__q31}{arm\+\_\+fir\+\_\+lattice\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 F\+IR lattice filter }{\pageref{structarm__fir__lattice__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__f32}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q15}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q31}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__fir__sparse__instance__q7}{arm\+\_\+fir\+\_\+sparse\+\_\+instance\+\_\+q7}} \\*Instance structure for the Q7 sparse F\+IR filter }{\pageref{structarm__fir__sparse__instance__q7}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__f32}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point I\+IR lattice filter }{\pageref{structarm__iir__lattice__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__q15}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 I\+IR lattice filter }{\pageref{structarm__iir__lattice__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__iir__lattice__instance__q31}{arm\+\_\+iir\+\_\+lattice\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 I\+IR lattice filter }{\pageref{structarm__iir__lattice__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__linear__interp__instance__f32}{arm\+\_\+linear\+\_\+interp\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point Linear Interpolate function }{\pageref{structarm__linear__interp__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__f32}{arm\+\_\+lms\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point L\+MS filter }{\pageref{structarm__lms__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__q15}{arm\+\_\+lms\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 L\+MS filter }{\pageref{structarm__lms__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__instance__q31}{arm\+\_\+lms\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 L\+MS filter }{\pageref{structarm__lms__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__f32}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point normalized L\+MS filter }{\pageref{structarm__lms__norm__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__q15}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 normalized L\+MS filter }{\pageref{structarm__lms__norm__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__lms__norm__instance__q31}{arm\+\_\+lms\+\_\+norm\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 normalized L\+MS filter }{\pageref{structarm__lms__norm__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__f32}{arm\+\_\+matrix\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__f64}{arm\+\_\+matrix\+\_\+instance\+\_\+f64}} \\*Instance structure for the floating-\/point matrix structure }{\pageref{structarm__matrix__instance__f64}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__q15}{arm\+\_\+matrix\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 matrix structure }{\pageref{structarm__matrix__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__matrix__instance__q31}{arm\+\_\+matrix\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 matrix structure }{\pageref{structarm__matrix__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Region\+\_\+t}} }{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__f32}{arm\+\_\+pid\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point P\+ID Control }{\pageref{structarm__pid__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__q15}{arm\+\_\+pid\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 P\+ID Control }{\pageref{structarm__pid__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__pid__instance__q31}{arm\+\_\+pid\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 P\+ID Control }{\pageref{structarm__pid__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__fast__instance__f32}{arm\+\_\+rfft\+\_\+fast\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__fast__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__f32}{arm\+\_\+rfft\+\_\+instance\+\_\+f32}} \\*Instance structure for the floating-\/point R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__instance__f32}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__q15}{arm\+\_\+rfft\+\_\+instance\+\_\+q15}} \\*Instance structure for the Q15 R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__instance__q15}}{}
\item\contentsline{section}{\mbox{\hyperlink{structarm__rfft__instance__q31}{arm\+\_\+rfft\+\_\+instance\+\_\+q31}} \\*Instance structure for the Q31 R\+F\+F\+T/\+R\+I\+F\+FT function }{\pageref{structarm__rfft__instance__q31}}{}
\item\contentsline{section}{\mbox{\hyperlink{structc_f_o_n_t}{c\+F\+O\+NT}} }{\pageref{structc_f_o_n_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_h___c_n}{C\+H\+\_\+\+CN}} }{\pageref{struct_c_h___c_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_m_p___type}{C\+M\+P\+\_\+\+Type}} }{\pageref{struct_c_m_p___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{C\+O\+N\+T\+R\+O\+L\+\_\+\+Type}} \\*Union type to access the Control Registers (C\+O\+N\+T\+R\+OL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_a_c___type}{D\+A\+C\+\_\+\+Type}} }{\pageref{struct_d_a_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___type}{D\+M\+A\+\_\+\+Type}} }{\pageref{struct_d_m_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a_m_u_x___type}{D\+M\+A\+M\+U\+X\+\_\+\+Type}} }{\pageref{struct_d_m_a_m_u_x___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_w_t___type}{D\+W\+T\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (D\+WT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_g_p_i_o___type}{F\+G\+P\+I\+O\+\_\+\+Type}} }{\pageref{struct_f_g_p_i_o___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_e_x_i_o___type}{F\+L\+E\+X\+I\+O\+\_\+\+Type}} }{\pageref{struct_f_l_e_x_i_o___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_p_u___type}{F\+P\+U\+\_\+\+Type}} \\*Structure type to access the Floating Point Unit (F\+PU) }{\pageref{struct_f_p_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_t_f_a___type}{F\+T\+F\+A\+\_\+\+Type}} }{\pageref{struct_f_t_f_a___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___type}{G\+P\+I\+O\+\_\+\+Type}} }{\pageref{struct_g_p_i_o___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___type}{I2\+C\+\_\+\+Type}} }{\pageref{struct_i2_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_p_s_r___type}{I\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (I\+P\+SR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_t_m___type}{I\+T\+M\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (I\+TM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_c_d___type}{L\+C\+D\+\_\+\+Type}} }{\pageref{struct_l_c_d___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlist__element__tag}{list\+\_\+element\+\_\+tag}} \\*The list element }{\pageref{structlist__element__tag}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlist__label}{list\+\_\+label}} \\*The list structure }{\pageref{structlist__label}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_l_w_u___type}{L\+L\+W\+U\+\_\+\+Type}} }{\pageref{struct_l_l_w_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_p_t_m_r___type}{L\+P\+T\+M\+R\+\_\+\+Type}} }{\pageref{struct_l_p_t_m_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_p_u_a_r_t___type}{L\+P\+U\+A\+R\+T\+\_\+\+Type}} }{\pageref{struct_l_p_u_a_r_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_c_g___type}{M\+C\+G\+\_\+\+Type}} }{\pageref{struct_m_c_g___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_c_m___type}{M\+C\+M\+\_\+\+Type}} }{\pageref{struct_m_c_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_t_b___type}{M\+T\+B\+\_\+\+Type}} }{\pageref{struct_m_t_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_t_b_d_w_t___type}{M\+T\+B\+D\+W\+T\+\_\+\+Type}} }{\pageref{struct_m_t_b_d_w_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_ndef_record__t}{Ndef\+Record\+\_\+t}} }{\pageref{struct_ndef_record__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v___type}{N\+V\+\_\+\+Type}} }{\pageref{struct_n_v___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___type}{N\+V\+I\+C\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_nxp_nci___rf_intf__info___a_p_p__t}{Nxp\+Nci\+\_\+\+Rf\+Intf\+\_\+info\+\_\+\+A\+P\+P\+\_\+t}} }{\pageref{struct_nxp_nci___rf_intf__info___a_p_p__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_nxp_nci___rf_intf__info___b_p_p__t}{Nxp\+Nci\+\_\+\+Rf\+Intf\+\_\+info\+\_\+\+B\+P\+P\+\_\+t}} }{\pageref{struct_nxp_nci___rf_intf__info___b_p_p__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_nxp_nci___rf_intf__info___f_p_p__t}{Nxp\+Nci\+\_\+\+Rf\+Intf\+\_\+info\+\_\+\+F\+P\+P\+\_\+t}} }{\pageref{struct_nxp_nci___rf_intf__info___f_p_p__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_nxp_nci___rf_intf___info__t}{Nxp\+Nci\+\_\+\+Rf\+Intf\+\_\+\+Info\+\_\+t}} }{\pageref{union_nxp_nci___rf_intf___info__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_nxp_nci___rf_intf__info___v_p_p__t}{Nxp\+Nci\+\_\+\+Rf\+Intf\+\_\+info\+\_\+\+V\+P\+P\+\_\+t}} }{\pageref{struct_nxp_nci___rf_intf__info___v_p_p__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_nxp_nci___rf_intf__t}{Nxp\+Nci\+\_\+\+Rf\+Intf\+\_\+t}} }{\pageref{struct_nxp_nci___rf_intf__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_o_s_c___type}{O\+S\+C\+\_\+\+Type}} }{\pageref{struct_o_s_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_a_i_n_t}{P\+A\+I\+NT}} }{\pageref{struct_p_a_i_n_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_a_i_n_t___t_i_m_e}{P\+A\+I\+N\+T\+\_\+\+T\+I\+ME}} }{\pageref{struct_p_a_i_n_t___t_i_m_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_i_t___type}{P\+I\+T\+\_\+\+Type}} }{\pageref{struct_p_i_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_m_c___type}{P\+M\+C\+\_\+\+Type}} }{\pageref{struct_p_m_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}} }{\pageref{struct_p_o_r_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_m___type}{R\+C\+M\+\_\+\+Type}} }{\pageref{struct_r_c_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_f_s_y_s___type}{R\+F\+S\+Y\+S\+\_\+\+Type}} }{\pageref{struct_r_f_s_y_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_o_m___type}{R\+O\+M\+\_\+\+Type}} }{\pageref{struct_r_o_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___type}{R\+T\+C\+\_\+\+Type}} }{\pageref{struct_r_t_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___type}{S\+C\+B\+\_\+\+Type}} \\*Structure type to access the System Control Block (S\+CB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_cn_s_c_b___type}{S\+Cn\+S\+C\+B\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the S\+CB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsf__device__info__t}{sf\+\_\+device\+\_\+info\+\_\+t}} \\*This structure contains information about the S\+I\+G\+F\+OX device }{\pageref{structsf__device__info__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsf__drv__data__t}{sf\+\_\+drv\+\_\+data\+\_\+t}} \\*This data structure is used by the S\+I\+G\+F\+OX driver (it is the first parameter of most S\+I\+G\+F\+OX functions) }{\pageref{structsf__drv__data__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsf__gpio__config__t}{sf\+\_\+gpio\+\_\+config\+\_\+t}} \\*Structure for G\+P\+IO configuration }{\pageref{structsf__gpio__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsf__gpio__sel__t}{sf\+\_\+gpio\+\_\+sel\+\_\+t}} \\*Structure for G\+P\+IO selection }{\pageref{structsf__gpio__sel__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsf__msg__payload__t}{sf\+\_\+msg\+\_\+payload\+\_\+t}} \\*This structure represents the payload of S\+PI frames }{\pageref{structsf__msg__payload__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsf__spi__config__t}{sf\+\_\+spi\+\_\+config\+\_\+t}} \\*Structure for S\+PI configuration }{\pageref{structsf__spi__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsf__user__config__t}{sf\+\_\+user\+\_\+config\+\_\+t}} \\*This structure is used by the user to initialize the S\+I\+G\+F\+OX device. It contains a configuration of the S\+I\+G\+F\+OX device only (no S\+PI, etc. configuration) }{\pageref{structsf__user__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_i_m___type}{S\+I\+M\+\_\+\+Type}} }{\pageref{struct_s_i_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_m_c___type}{S\+M\+C\+\_\+\+Type}} }{\pageref{struct_s_m_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structspi__aml__master__config__t}{spi\+\_\+aml\+\_\+master\+\_\+config\+\_\+t}} \\*A\+ML S\+PI master parameters available for superior drivers (pointers) }{\pageref{structspi__aml__master__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structspi__aml__slave__config__t}{spi\+\_\+aml\+\_\+slave\+\_\+config\+\_\+t}} \\*A\+ML S\+PI slave parameters available for superior drivers (pointers) }{\pageref{structspi__aml__slave__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structspi__aml__transfer__t}{spi\+\_\+aml\+\_\+transfer\+\_\+t}} \\*S\+PI transfer structure }{\pageref{structspi__aml__transfer__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___type}{S\+P\+I\+\_\+\+Type}} }{\pageref{struct_s_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr__aml__config__t}{tmr\+\_\+aml\+\_\+config\+\_\+t}} \\*A\+ML timer parameters available for superior drivers (pointers) }{\pageref{structtmr__aml__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr__aml__outcmp__ch__t}{tmr\+\_\+aml\+\_\+outcmp\+\_\+ch\+\_\+t}} \\*A\+ML timer channel parameters for output compare }{\pageref{structtmr__aml__outcmp__ch__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr__aml__pwm__ch__t}{tmr\+\_\+aml\+\_\+pwm\+\_\+ch\+\_\+t}} \\*A\+ML timer channel parameters for P\+WM mode }{\pageref{structtmr__aml__pwm__ch__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr__data__t}{tmr\+\_\+data\+\_\+t}} \\*Device data structure needed by A\+ML driver in K\+S\+DK }{\pageref{structtmr__data__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr__sdk__config__t}{tmr\+\_\+sdk\+\_\+config\+\_\+t}} \\*Initial configuration of the T\+PM device for K\+S\+DK }{\pageref{structtmr__sdk__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr__sdk__incpt__ch__t}{tmr\+\_\+sdk\+\_\+incpt\+\_\+ch\+\_\+t}} \\*Configuration of a channel for input capture mode. It contains input parameters of Setup\+Input\+Capture function of T\+PM device for K\+S\+DK }{\pageref{structtmr__sdk__incpt__ch__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr__sdk__incpt__t}{tmr\+\_\+sdk\+\_\+incpt\+\_\+t}} \\*Input capture mode configuration of T\+PM channels for K\+S\+DK }{\pageref{structtmr__sdk__incpt__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr__sdk__outcmp__ch__t}{tmr\+\_\+sdk\+\_\+outcmp\+\_\+ch\+\_\+t}} \\*Configuration of a channel for output compare mode. It contains input parameters of Setup\+Output\+Compare function of T\+PM device for K\+S\+DK }{\pageref{structtmr__sdk__outcmp__ch__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr__sdk__outcmp__t}{tmr\+\_\+sdk\+\_\+outcmp\+\_\+t}} \\*Output compare mode configuration of T\+PM channels for K\+S\+DK }{\pageref{structtmr__sdk__outcmp__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtmr__sdk__pwm__t}{tmr\+\_\+sdk\+\_\+pwm\+\_\+t}} \\*P\+WM mode configuration for T\+PM device for K\+S\+DK }{\pageref{structtmr__sdk__pwm__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_p_i___type}{T\+P\+I\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (T\+PI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_p_m___type}{T\+P\+M\+\_\+\+Type}} }{\pageref{struct_t_p_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t___type}{U\+A\+R\+T\+\_\+\+Type}} }{\pageref{struct_u_a_r_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___type}{U\+S\+B\+\_\+\+Type}} }{\pageref{struct_u_s_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_v_r_e_f___type}{V\+R\+E\+F\+\_\+\+Type}} }{\pageref{struct_v_r_e_f___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionx_p_s_r___type}{x\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+P\+SR) }{\pageref{unionx_p_s_r___type}}{}
\end{DoxyCompactList}
