## Advanced Physical Design Using OpenLANE/Sky130

![Advanced-Physical-Design-using-OpenLANE_Sky130_1](https://user-images.githubusercontent.com/86367130/123914575-2b087700-d99d-11eb-819f-feb44e307b87.png)

# Table of Contents

1.[Inception of open-source EDA,Open LANE and Sky130 PDK](#first-day1)

 + How to Talk to Computers
     + [Introducion to QFN-48 Package, chips, pads, core, die and IPs](#defines)
     + [Introduction to RISC-V](#defines)
     + [From Sotware Applicatins to Hardware](#defines)
 
 + SOC Design and Open LANE
     + [Inroduction to all components of open-source digital asic design](#defines)
     + [Simplified RTL2GDS Flow](#defines)
     + [Introduction to Open LANE and Strive Chipsets](#defines)
     + [Introduction to Open LANE Detailed ASIC Design Flow](#defines)

+ Get famiier to Open Source EDA Tools
    + [Open LANE Directory Structure in Detail](#defines)
    + [Design Preparation Step](#defines)
    + [Review Files After Design Prep and RUN Synthesis](#defines)
    + [Open LANE Project Git Link Description](#defines)
    + [Seps to characterize Synthesis Results](#defines)
    

# <a name="first-day1"></a>Inception of open-source EDA,Open LANE and Sky130 PDK
















































































