{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 20:42:03 2021 " "Info: Processing started: Tue Mar 09 20:42:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memories -c memories --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memories -c memories --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_cdu " "Info: Assuming node \"clk_cdu\" is an undefined clock" {  } { { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_cdu" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_cdu memory memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"clk_cdu\" Internal fmax is restricted to 200.0 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X23_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_k0a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/db/altsyncram_k0a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X23_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X23_Y4; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_k0a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/db/altsyncram_k0a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.399 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_cdu\" to destination memory is 2.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.635 ns) 2.399 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X23_Y4 0 " "Info: 3: + IC(0.653 ns) + CELL(0.635 ns) = 2.399 ns; Loc. = M4K_X23_Y4; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_k0a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/db/altsyncram_k0a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.624 ns ( 67.69 % ) " "Info: Total cell delay = 1.624 ns ( 67.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.775 ns ( 32.31 % ) " "Info: Total interconnect delay = 0.775 ns ( 32.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.399 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.653ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.424 ns - Longest memory " "Info: - Longest clock path from clock \"clk_cdu\" to source memory is 2.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.660 ns) 2.424 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X23_Y4 1 " "Info: 3: + IC(0.653 ns) + CELL(0.660 ns) = 2.424 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_k0a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/db/altsyncram_k0a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 68.03 % ) " "Info: Total cell delay = 1.649 ns ( 68.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.775 ns ( 31.97 % ) " "Info: Total interconnect delay = 0.775 ns ( 31.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.653ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.399 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.653ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.653ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_k0a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/db/altsyncram_k0a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_k0a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/db/altsyncram_k0a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.399 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.399 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.653ns } { 0.000ns 0.989ns 0.000ns 0.635ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.122ns 0.653ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_k0a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/db/altsyncram_k0a1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sw_pc_ar:inst1\|pc\[5\] inputd\[5\] clk_cdu 6.294 ns register " "Info: tsu for register \"sw_pc_ar:inst1\|pc\[5\]\" (data pin = \"inputd\[5\]\", clock pin = \"clk_cdu\") is 6.294 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.695 ns + Longest pin register " "Info: + Longest pin to register delay is 8.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns inputd\[5\] 1 PIN PIN_129 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_129; Fanout = 1; PIN Node = 'inputd\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[5] } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 152 200 368 168 "inputd\[7..0\]" "" } { 312 160 224 328 "inputd\[7..0\]" "" } { 144 368 448 160 "inputd\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.907 ns) + CELL(0.275 ns) 7.022 ns sw_pc_ar:inst1\|bus_Reg\[5\]~14 2 COMB LCCOMB_X25_Y4_N28 1 " "Info: 2: + IC(5.907 ns) + CELL(0.275 ns) = 7.022 ns; Loc. = LCCOMB_X25_Y4_N28; Fanout = 1; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[5\]~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.182 ns" { inputd[5] sw_pc_ar:inst1|bus_Reg[5]~14 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 7.692 ns sw_pc_ar:inst1\|bus_Reg\[5\]~15 3 COMB LCCOMB_X25_Y4_N6 3 " "Info: 3: + IC(0.250 ns) + CELL(0.420 ns) = 7.692 ns; Loc. = LCCOMB_X25_Y4_N6; Fanout = 3; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[5\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { sw_pc_ar:inst1|bus_Reg[5]~14 sw_pc_ar:inst1|bus_Reg[5]~15 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.366 ns) 8.695 ns sw_pc_ar:inst1\|pc\[5\] 4 REG LCFF_X25_Y4_N23 3 " "Info: 4: + IC(0.637 ns) + CELL(0.366 ns) = 8.695 ns; Loc. = LCFF_X25_Y4_N23; Fanout = 3; REG Node = 'sw_pc_ar:inst1\|pc\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { sw_pc_ar:inst1|bus_Reg[5]~15 sw_pc_ar:inst1|pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.901 ns ( 21.86 % ) " "Info: Total cell delay = 1.901 ns ( 21.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.794 ns ( 78.14 % ) " "Info: Total interconnect delay = 6.794 ns ( 78.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.695 ns" { inputd[5] sw_pc_ar:inst1|bus_Reg[5]~14 sw_pc_ar:inst1|bus_Reg[5]~15 sw_pc_ar:inst1|pc[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.695 ns" { inputd[5] {} inputd[5]~combout {} sw_pc_ar:inst1|bus_Reg[5]~14 {} sw_pc_ar:inst1|bus_Reg[5]~15 {} sw_pc_ar:inst1|pc[5] {} } { 0.000ns 0.000ns 5.907ns 0.250ns 0.637ns } { 0.000ns 0.840ns 0.275ns 0.420ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.365 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_cdu\" to destination register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.537 ns) 2.365 ns sw_pc_ar:inst1\|pc\[5\] 3 REG LCFF_X25_Y4_N23 3 " "Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X25_Y4_N23; Fanout = 3; REG Node = 'sw_pc_ar:inst1\|pc\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk_cdu~clkctrl sw_pc_ar:inst1|pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.52 % ) " "Info: Total cell delay = 1.526 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.839 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|pc[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|pc[5] {} } { 0.000ns 0.000ns 0.122ns 0.717ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.695 ns" { inputd[5] sw_pc_ar:inst1|bus_Reg[5]~14 sw_pc_ar:inst1|bus_Reg[5]~15 sw_pc_ar:inst1|pc[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.695 ns" { inputd[5] {} inputd[5]~combout {} sw_pc_ar:inst1|bus_Reg[5]~14 {} sw_pc_ar:inst1|bus_Reg[5]~15 {} sw_pc_ar:inst1|pc[5] {} } { 0.000ns 0.000ns 5.907ns 0.250ns 0.637ns } { 0.000ns 0.840ns 0.275ns 0.420ns 0.366ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|pc[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|pc[5] {} } { 0.000ns 0.000ns 0.122ns 0.717ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_cdu d\[4\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_we_reg 11.277 ns memory " "Info: tco from clock \"clk_cdu\" to destination pin \"d\[4\]\" through memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_we_reg\" is 11.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.425 ns + Longest memory " "Info: + Longest clock path from clock \"clk_cdu\" to source memory is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.661 ns) 2.425 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X23_Y4 8 " "Info: 3: + IC(0.653 ns) + CELL(0.661 ns) = 2.425 ns; Loc. = M4K_X23_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_k0a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/db/altsyncram_k0a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 68.04 % ) " "Info: Total cell delay = 1.650 ns ( 68.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.775 ns ( 31.96 % ) " "Info: Total interconnect delay = 0.775 ns ( 31.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.122ns 0.653ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_k0a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/db/altsyncram_k0a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.643 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_k0a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/db/altsyncram_k0a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|q_a\[4\] 2 MEM M4K_X23_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_k0a1:auto_generated\|q_a\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_k0a1.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/db/altsyncram_k0a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 3.855 ns lpm_ram_io:inst\|datatri\[4\]~13 3 COMB LCCOMB_X22_Y6_N28 1 " "Info: 3: + IC(0.712 ns) + CELL(0.150 ns) = 3.855 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|datatri\[4\]~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|q_a[4] lpm_ram_io:inst|datatri[4]~13 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.136 ns) + CELL(2.652 ns) 8.643 ns d\[4\] 4 PIN PIN_26 0 " "Info: 4: + IC(2.136 ns) + CELL(2.652 ns) = 8.643 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'd\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.788 ns" { lpm_ram_io:inst|datatri[4]~13 d[4] } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 136 704 880 152 "d\[7..0\]" "" } { 232 384 440 252 "d\[7..0\]" "" } { 232 792 864 248 "d\[7..0\]" "" } { 128 608 704 144 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.795 ns ( 67.05 % ) " "Info: Total cell delay = 5.795 ns ( 67.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.848 ns ( 32.95 % ) " "Info: Total interconnect delay = 2.848 ns ( 32.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.643 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|q_a[4] lpm_ram_io:inst|datatri[4]~13 d[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.643 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|q_a[4] {} lpm_ram_io:inst|datatri[4]~13 {} d[4] {} } { 0.000ns 0.000ns 0.712ns 2.136ns } { 0.000ns 2.993ns 0.150ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.122ns 0.653ns } { 0.000ns 0.989ns 0.000ns 0.661ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.643 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|q_a[4] lpm_ram_io:inst|datatri[4]~13 d[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.643 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_k0a1:auto_generated|q_a[4] {} lpm_ram_io:inst|datatri[4]~13 {} d[4] {} } { 0.000ns 0.000ns 0.712ns 2.136ns } { 0.000ns 2.993ns 0.150ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[4\] d\[4\] 13.030 ns Longest " "Info: Longest tpd from source pin \"d\[4\]\" to destination pin \"d\[4\]\" is 13.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[4\] 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'd\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 136 704 880 152 "d\[7..0\]" "" } { 232 384 440 252 "d\[7..0\]" "" } { 232 792 864 248 "d\[7..0\]" "" } { 128 608 704 144 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns d~3 2 COMB IOC_X0_Y5_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X0_Y5_N2; Fanout = 2; COMB Node = 'd~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { d[4] d~3 } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 136 704 880 152 "d\[7..0\]" "" } { 232 384 440 252 "d\[7..0\]" "" } { 232 792 864 248 "d\[7..0\]" "" } { 128 608 704 144 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.708 ns) + CELL(0.438 ns) 7.008 ns sw_pc_ar:inst1\|bus_Reg\[4\]~17 3 COMB LCCOMB_X25_Y4_N10 3 " "Info: 3: + IC(5.708 ns) + CELL(0.438 ns) = 7.008 ns; Loc. = LCCOMB_X25_Y4_N10; Fanout = 3; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[4\]~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { d~3 sw_pc_ar:inst1|bus_Reg[4]~17 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.271 ns) 8.242 ns lpm_ram_io:inst\|datatri\[4\]~13 4 COMB LCCOMB_X22_Y6_N28 1 " "Info: 4: + IC(0.963 ns) + CELL(0.271 ns) = 8.242 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|datatri\[4\]~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { sw_pc_ar:inst1|bus_Reg[4]~17 lpm_ram_io:inst|datatri[4]~13 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.136 ns) + CELL(2.652 ns) 13.030 ns d\[4\] 5 PIN PIN_26 0 " "Info: 5: + IC(2.136 ns) + CELL(2.652 ns) = 13.030 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'd\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.788 ns" { lpm_ram_io:inst|datatri[4]~13 d[4] } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 136 704 880 152 "d\[7..0\]" "" } { 232 384 440 252 "d\[7..0\]" "" } { 232 792 864 248 "d\[7..0\]" "" } { 128 608 704 144 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.223 ns ( 32.41 % ) " "Info: Total cell delay = 4.223 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.807 ns ( 67.59 % ) " "Info: Total interconnect delay = 8.807 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.030 ns" { d[4] d~3 sw_pc_ar:inst1|bus_Reg[4]~17 lpm_ram_io:inst|datatri[4]~13 d[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.030 ns" { d[4] {} d~3 {} sw_pc_ar:inst1|bus_Reg[4]~17 {} lpm_ram_io:inst|datatri[4]~13 {} d[4] {} } { 0.000ns 0.000ns 5.708ns 0.963ns 2.136ns } { 0.000ns 0.862ns 0.438ns 0.271ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sw_pc_ar:inst1\|ar\[3\] inputd\[3\] clk_cdu -0.129 ns register " "Info: th for register \"sw_pc_ar:inst1\|ar\[3\]\" (data pin = \"inputd\[3\]\", clock pin = \"clk_cdu\") is -0.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.365 ns + Longest register " "Info: + Longest clock path from clock \"clk_cdu\" to destination register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.537 ns) 2.365 ns sw_pc_ar:inst1\|ar\[3\] 3 REG LCFF_X25_Y4_N31 1 " "Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X25_Y4_N31; Fanout = 1; REG Node = 'sw_pc_ar:inst1\|ar\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk_cdu~clkctrl sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.52 % ) " "Info: Total cell delay = 1.526 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.839 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|ar[3] {} } { 0.000ns 0.000ns 0.122ns 0.717ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.760 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns inputd\[3\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'inputd\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[3] } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 152 200 368 168 "inputd\[7..0\]" "" } { 312 160 224 328 "inputd\[7..0\]" "" } { 144 368 448 160 "inputd\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.275 ns) 2.174 ns sw_pc_ar:inst1\|bus_Reg\[3\]~18 2 COMB LCCOMB_X25_Y4_N4 1 " "Info: 2: + IC(0.900 ns) + CELL(0.275 ns) = 2.174 ns; Loc. = LCCOMB_X25_Y4_N4; Fanout = 1; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[3\]~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { inputd[3] sw_pc_ar:inst1|bus_Reg[3]~18 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.245 ns) 2.676 ns sw_pc_ar:inst1\|bus_Reg\[3\]~19 3 COMB LCCOMB_X25_Y4_N30 3 " "Info: 3: + IC(0.257 ns) + CELL(0.245 ns) = 2.676 ns; Loc. = LCCOMB_X25_Y4_N30; Fanout = 3; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[3\]~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { sw_pc_ar:inst1|bus_Reg[3]~18 sw_pc_ar:inst1|bus_Reg[3]~19 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.760 ns sw_pc_ar:inst1\|ar\[3\] 4 REG LCFF_X25_Y4_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.760 ns; Loc. = LCFF_X25_Y4_N31; Fanout = 1; REG Node = 'sw_pc_ar:inst1\|ar\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sw_pc_ar:inst1|bus_Reg[3]~19 sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.603 ns ( 58.08 % ) " "Info: Total cell delay = 1.603 ns ( 58.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 41.92 % ) " "Info: Total interconnect delay = 1.157 ns ( 41.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { inputd[3] sw_pc_ar:inst1|bus_Reg[3]~18 sw_pc_ar:inst1|bus_Reg[3]~19 sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { inputd[3] {} inputd[3]~combout {} sw_pc_ar:inst1|bus_Reg[3]~18 {} sw_pc_ar:inst1|bus_Reg[3]~19 {} sw_pc_ar:inst1|ar[3] {} } { 0.000ns 0.000ns 0.900ns 0.257ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|ar[3] {} } { 0.000ns 0.000ns 0.122ns 0.717ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { inputd[3] sw_pc_ar:inst1|bus_Reg[3]~18 sw_pc_ar:inst1|bus_Reg[3]~19 sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.760 ns" { inputd[3] {} inputd[3]~combout {} sw_pc_ar:inst1|bus_Reg[3]~18 {} sw_pc_ar:inst1|bus_Reg[3]~19 {} sw_pc_ar:inst1|ar[3] {} } { 0.000ns 0.000ns 0.900ns 0.257ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.245ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 20:42:04 2021 " "Info: Processing ended: Tue Mar 09 20:42:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
