// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmMos6502.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------
using System.Runtime.CompilerServices;

namespace AsmMos6502;

partial class Mos6502Assembler
{
    /// <summary>
    /// Add with carry. ADC instruction (0x6d) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ADC(ushort address) => AddInstruction(Mos6502InstructionFactory.ADC(address));
    
    /// <summary>
    /// Add with carry. ADC instruction (0x7d) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ADC(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.ADC(address, x));
    
    /// <summary>
    /// Add with carry. ADC instruction (0x79) with addressing mode AbsoluteY.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ADC(ushort address, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.ADC(address, y));
    
    /// <summary>
    /// Add with carry. ADC instruction (0x69) with addressing mode Immediate.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ADC_Imm(byte immediate) => AddInstruction(Mos6502InstructionFactory.ADC_Imm(immediate));
    
    /// <summary>
    /// Add with carry. ADC instruction (0x61) with addressing mode IndirectX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ADC(Mos6502IndirectX indirect) => AddInstruction(Mos6502InstructionFactory.ADC(indirect));
    
    /// <summary>
    /// Add with carry. ADC instruction (0x71) with addressing mode IndirectY.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ADC(Mos6502IndirectY indirect, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.ADC(indirect, y));
    
    /// <summary>
    /// Add with carry. ADC instruction (0x65) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ADC(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.ADC(zeroPage));
    
    /// <summary>
    /// Add with carry. ADC instruction (0x75) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ADC(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.ADC(zeroPage, x));
    
    /// <summary>
    /// Logical AND. AND instruction (0x2d) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler AND(ushort address) => AddInstruction(Mos6502InstructionFactory.AND(address));
    
    /// <summary>
    /// Logical AND. AND instruction (0x3d) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler AND(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.AND(address, x));
    
    /// <summary>
    /// Logical AND. AND instruction (0x39) with addressing mode AbsoluteY.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler AND(ushort address, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.AND(address, y));
    
    /// <summary>
    /// Logical AND. AND instruction (0x29) with addressing mode Immediate.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler AND_Imm(byte immediate) => AddInstruction(Mos6502InstructionFactory.AND_Imm(immediate));
    
    /// <summary>
    /// Logical AND. AND instruction (0x21) with addressing mode IndirectX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler AND(Mos6502IndirectX indirect) => AddInstruction(Mos6502InstructionFactory.AND(indirect));
    
    /// <summary>
    /// Logical AND. AND instruction (0x31) with addressing mode IndirectY.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler AND(Mos6502IndirectY indirect, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.AND(indirect, y));
    
    /// <summary>
    /// Logical AND. AND instruction (0x25) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler AND(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.AND(zeroPage));
    
    /// <summary>
    /// Logical AND. AND instruction (0x35) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler AND(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.AND(zeroPage, x));
    
    /// <summary>
    /// Arithmetic shift left. ASL instruction (0x0e) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ASL(ushort address) => AddInstruction(Mos6502InstructionFactory.ASL(address));
    
    /// <summary>
    /// Arithmetic shift left. ASL instruction (0x1e) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 7, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ASL(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.ASL(address, x));
    
    /// <summary>
    /// Arithmetic shift left. ASL instruction (0x0a) with addressing mode Accumulator.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ASL(Mos6502RegisterA accumulator = Mos6502RegisterA.A) => AddInstruction(Mos6502InstructionFactory.ASL(accumulator));
    
    /// <summary>
    /// Arithmetic shift left. ASL instruction (0x06) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ASL(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.ASL(zeroPage));
    
    /// <summary>
    /// Arithmetic shift left. ASL instruction (0x16) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ASL(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.ASL(zeroPage, x));
    
    /// <summary>
    /// Branch if carry clear. BCC instruction (0x90) with addressing mode Relative.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler BCC(sbyte relativeAddress) => AddInstruction(Mos6502InstructionFactory.BCC(relativeAddress));
    
    /// <summary>
    /// Branch if carry set. BCS instruction (0xb0) with addressing mode Relative.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler BCS(sbyte relativeAddress) => AddInstruction(Mos6502InstructionFactory.BCS(relativeAddress));
    
    /// <summary>
    /// Branch if equal. BEQ instruction (0xf0) with addressing mode Relative.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler BEQ(sbyte relativeAddress) => AddInstruction(Mos6502InstructionFactory.BEQ(relativeAddress));
    
    /// <summary>
    /// Bit test. BIT instruction (0x2c) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler BIT(ushort address) => AddInstruction(Mos6502InstructionFactory.BIT(address));
    
    /// <summary>
    /// Bit test. BIT instruction (0x24) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler BIT(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.BIT(zeroPage));
    
    /// <summary>
    /// Branch if minus. BMI instruction (0x30) with addressing mode Relative.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler BMI(sbyte relativeAddress) => AddInstruction(Mos6502InstructionFactory.BMI(relativeAddress));
    
    /// <summary>
    /// Branch if not equal. BNE instruction (0xd0) with addressing mode Relative.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler BNE(sbyte relativeAddress) => AddInstruction(Mos6502InstructionFactory.BNE(relativeAddress));
    
    /// <summary>
    /// Branch if positive. BPL instruction (0x10) with addressing mode Relative.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler BPL(sbyte relativeAddress) => AddInstruction(Mos6502InstructionFactory.BPL(relativeAddress));
    
    /// <summary>
    /// Break / Software Interrupt. BRK instruction (0x00) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 7, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler BRK() => AddInstruction(Mos6502InstructionFactory.BRK());
    
    /// <summary>
    /// Branch if overflow clear. BVC instruction (0x50) with addressing mode Relative.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler BVC(sbyte relativeAddress) => AddInstruction(Mos6502InstructionFactory.BVC(relativeAddress));
    
    /// <summary>
    /// Branch if overflow set. BVS instruction (0x70) with addressing mode Relative.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler BVS(sbyte relativeAddress) => AddInstruction(Mos6502InstructionFactory.BVS(relativeAddress));
    
    /// <summary>
    /// Clear carry. CLC instruction (0x18) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CLC() => AddInstruction(Mos6502InstructionFactory.CLC());
    
    /// <summary>
    /// Clear decimal mode. CLD instruction (0xd8) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CLD() => AddInstruction(Mos6502InstructionFactory.CLD());
    
    /// <summary>
    /// Clear interrupt disable. CLI instruction (0x58) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CLI() => AddInstruction(Mos6502InstructionFactory.CLI());
    
    /// <summary>
    /// Clear overflow flag. CLV instruction (0xb8) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CLV() => AddInstruction(Mos6502InstructionFactory.CLV());
    
    /// <summary>
    /// Compare. CMP instruction (0xcd) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CMP(ushort address) => AddInstruction(Mos6502InstructionFactory.CMP(address));
    
    /// <summary>
    /// Compare. CMP instruction (0xdd) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CMP(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.CMP(address, x));
    
    /// <summary>
    /// Compare. CMP instruction (0xd9) with addressing mode AbsoluteY.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CMP(ushort address, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.CMP(address, y));
    
    /// <summary>
    /// Compare. CMP instruction (0xc9) with addressing mode Immediate.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CMP_Imm(byte immediate) => AddInstruction(Mos6502InstructionFactory.CMP_Imm(immediate));
    
    /// <summary>
    /// Compare. CMP instruction (0xc1) with addressing mode IndirectX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CMP(Mos6502IndirectX indirect) => AddInstruction(Mos6502InstructionFactory.CMP(indirect));
    
    /// <summary>
    /// Compare. CMP instruction (0xd1) with addressing mode IndirectY.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CMP(Mos6502IndirectY indirect, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.CMP(indirect, y));
    
    /// <summary>
    /// Compare. CMP instruction (0xc5) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CMP(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.CMP(zeroPage));
    
    /// <summary>
    /// Compare. CMP instruction (0xd5) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CMP(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.CMP(zeroPage, x));
    
    /// <summary>
    /// Compare X register. CPX instruction (0xec) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CPX(ushort address) => AddInstruction(Mos6502InstructionFactory.CPX(address));
    
    /// <summary>
    /// Compare X register. CPX instruction (0xe0) with addressing mode Immediate.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CPX_Imm(byte immediate) => AddInstruction(Mos6502InstructionFactory.CPX_Imm(immediate));
    
    /// <summary>
    /// Compare X register. CPX instruction (0xe4) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CPX(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.CPX(zeroPage));
    
    /// <summary>
    /// Compare Y register. CPY instruction (0xcc) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CPY(ushort address) => AddInstruction(Mos6502InstructionFactory.CPY(address));
    
    /// <summary>
    /// Compare Y register. CPY instruction (0xc0) with addressing mode Immediate.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CPY_Imm(byte immediate) => AddInstruction(Mos6502InstructionFactory.CPY_Imm(immediate));
    
    /// <summary>
    /// Compare Y register. CPY instruction (0xc4) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler CPY(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.CPY(zeroPage));
    
    /// <summary>
    /// Decrement memory. DEC instruction (0xce) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler DEC(ushort address) => AddInstruction(Mos6502InstructionFactory.DEC(address));
    
    /// <summary>
    /// Decrement memory. DEC instruction (0xde) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 7, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler DEC(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.DEC(address, x));
    
    /// <summary>
    /// Decrement memory. DEC instruction (0xc6) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler DEC(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.DEC(zeroPage));
    
    /// <summary>
    /// Decrement memory. DEC instruction (0xd6) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler DEC(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.DEC(zeroPage, x));
    
    /// <summary>
    /// Decrement X register. DEX instruction (0xca) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler DEX() => AddInstruction(Mos6502InstructionFactory.DEX());
    
    /// <summary>
    /// Decrement Y register. DEY instruction (0x88) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler DEY() => AddInstruction(Mos6502InstructionFactory.DEY());
    
    /// <summary>
    /// Logical Exclusive OR (XOR). EOR instruction (0x4d) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler EOR(ushort address) => AddInstruction(Mos6502InstructionFactory.EOR(address));
    
    /// <summary>
    /// Logical Exclusive OR (XOR). EOR instruction (0x5d) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler EOR(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.EOR(address, x));
    
    /// <summary>
    /// Logical Exclusive OR (XOR). EOR instruction (0x59) with addressing mode AbsoluteY.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler EOR(ushort address, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.EOR(address, y));
    
    /// <summary>
    /// Logical Exclusive OR (XOR). EOR instruction (0x49) with addressing mode Immediate.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler EOR_Imm(byte immediate) => AddInstruction(Mos6502InstructionFactory.EOR_Imm(immediate));
    
    /// <summary>
    /// Logical Exclusive OR (XOR). EOR instruction (0x41) with addressing mode IndirectX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler EOR(Mos6502IndirectX indirect) => AddInstruction(Mos6502InstructionFactory.EOR(indirect));
    
    /// <summary>
    /// Logical Exclusive OR (XOR). EOR instruction (0x51) with addressing mode IndirectY.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler EOR(Mos6502IndirectY indirect, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.EOR(indirect, y));
    
    /// <summary>
    /// Logical Exclusive OR (XOR). EOR instruction (0x45) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler EOR(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.EOR(zeroPage));
    
    /// <summary>
    /// Logical Exclusive OR (XOR). EOR instruction (0x55) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler EOR(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.EOR(zeroPage, x));
    
    /// <summary>
    /// Increment memory. INC instruction (0xee) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler INC(ushort address) => AddInstruction(Mos6502InstructionFactory.INC(address));
    
    /// <summary>
    /// Increment memory. INC instruction (0xfe) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 7, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler INC(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.INC(address, x));
    
    /// <summary>
    /// Increment memory. INC instruction (0xe6) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler INC(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.INC(zeroPage));
    
    /// <summary>
    /// Increment memory. INC instruction (0xf6) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler INC(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.INC(zeroPage, x));
    
    /// <summary>
    /// Increment X register. INX instruction (0xe8) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler INX() => AddInstruction(Mos6502InstructionFactory.INX());
    
    /// <summary>
    /// Increment Y register. INY instruction (0xc8) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler INY() => AddInstruction(Mos6502InstructionFactory.INY());
    
    /// <summary>
    /// Unconditional Jump. JMP instruction (0x4c) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler JMP(ushort address) => AddInstruction(Mos6502InstructionFactory.JMP(address));
    
    /// <summary>
    /// Unconditional Jump. JMP instruction (0x6c) with addressing mode Indirect.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler JMP(Mos6502Indirect indirect) => AddInstruction(Mos6502InstructionFactory.JMP(indirect));
    
    /// <summary>
    /// Jump to subroutine. JSR instruction (0x20) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler JSR(ushort address) => AddInstruction(Mos6502InstructionFactory.JSR(address));
    
    /// <summary>
    /// Load accumulator. LDA instruction (0xad) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDA(ushort address) => AddInstruction(Mos6502InstructionFactory.LDA(address));
    
    /// <summary>
    /// Load accumulator. LDA instruction (0xbd) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDA(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.LDA(address, x));
    
    /// <summary>
    /// Load accumulator. LDA instruction (0xb9) with addressing mode AbsoluteY.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDA(ushort address, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.LDA(address, y));
    
    /// <summary>
    /// Load accumulator. LDA instruction (0xa9) with addressing mode Immediate.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDA_Imm(byte immediate) => AddInstruction(Mos6502InstructionFactory.LDA_Imm(immediate));
    
    /// <summary>
    /// Load accumulator. LDA instruction (0xa1) with addressing mode IndirectX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDA(Mos6502IndirectX indirect) => AddInstruction(Mos6502InstructionFactory.LDA(indirect));
    
    /// <summary>
    /// Load accumulator. LDA instruction (0xb1) with addressing mode IndirectY.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDA(Mos6502IndirectY indirect, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.LDA(indirect, y));
    
    /// <summary>
    /// Load accumulator. LDA instruction (0xa5) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDA(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.LDA(zeroPage));
    
    /// <summary>
    /// Load accumulator. LDA instruction (0xb5) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDA(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.LDA(zeroPage, x));
    
    /// <summary>
    /// Load X register. LDX instruction (0xae) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDX(ushort address) => AddInstruction(Mos6502InstructionFactory.LDX(address));
    
    /// <summary>
    /// Load X register. LDX instruction (0xbe) with addressing mode AbsoluteY.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDX(ushort address, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.LDX(address, y));
    
    /// <summary>
    /// Load X register. LDX instruction (0xa2) with addressing mode Immediate.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDX_Imm(byte immediate) => AddInstruction(Mos6502InstructionFactory.LDX_Imm(immediate));
    
    /// <summary>
    /// Load X register. LDX instruction (0xa6) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDX(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.LDX(zeroPage));
    
    /// <summary>
    /// Load X register. LDX instruction (0xb6) with addressing mode ZeroPageY.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDX(byte zeroPage, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.LDX(zeroPage, y));
    
    /// <summary>
    /// Load Y register. LDY instruction (0xac) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDY(ushort address) => AddInstruction(Mos6502InstructionFactory.LDY(address));
    
    /// <summary>
    /// Load Y register. LDY instruction (0xbc) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDY(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.LDY(address, x));
    
    /// <summary>
    /// Load Y register. LDY instruction (0xa0) with addressing mode Immediate.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDY_Imm(byte immediate) => AddInstruction(Mos6502InstructionFactory.LDY_Imm(immediate));
    
    /// <summary>
    /// Load Y register. LDY instruction (0xa4) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDY(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.LDY(zeroPage));
    
    /// <summary>
    /// Load Y register. LDY instruction (0xb4) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LDY(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.LDY(zeroPage, x));
    
    /// <summary>
    /// Logical shift right. LSR instruction (0x4e) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LSR(ushort address) => AddInstruction(Mos6502InstructionFactory.LSR(address));
    
    /// <summary>
    /// Logical shift right. LSR instruction (0x5e) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 7, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LSR(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.LSR(address, x));
    
    /// <summary>
    /// Logical shift right. LSR instruction (0x4a) with addressing mode Accumulator.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LSR(Mos6502RegisterA accumulator = Mos6502RegisterA.A) => AddInstruction(Mos6502InstructionFactory.LSR(accumulator));
    
    /// <summary>
    /// Logical shift right. LSR instruction (0x46) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LSR(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.LSR(zeroPage));
    
    /// <summary>
    /// Logical shift right. LSR instruction (0x56) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler LSR(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.LSR(zeroPage, x));
    
    /// <summary>
    /// No operation. NOP instruction (0xea) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler NOP() => AddInstruction(Mos6502InstructionFactory.NOP());
    
    /// <summary>
    /// Logical Inclusive OR. ORA instruction (0x0d) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ORA(ushort address) => AddInstruction(Mos6502InstructionFactory.ORA(address));
    
    /// <summary>
    /// Logical Inclusive OR. ORA instruction (0x1d) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ORA(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.ORA(address, x));
    
    /// <summary>
    /// Logical Inclusive OR. ORA instruction (0x19) with addressing mode AbsoluteY.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ORA(ushort address, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.ORA(address, y));
    
    /// <summary>
    /// Logical Inclusive OR. ORA instruction (0x09) with addressing mode Immediate.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ORA_Imm(byte immediate) => AddInstruction(Mos6502InstructionFactory.ORA_Imm(immediate));
    
    /// <summary>
    /// Logical Inclusive OR. ORA instruction (0x01) with addressing mode IndirectX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ORA(Mos6502IndirectX indirect) => AddInstruction(Mos6502InstructionFactory.ORA(indirect));
    
    /// <summary>
    /// Logical Inclusive OR. ORA instruction (0x11) with addressing mode IndirectY.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ORA(Mos6502IndirectY indirect, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.ORA(indirect, y));
    
    /// <summary>
    /// Logical Inclusive OR. ORA instruction (0x05) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ORA(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.ORA(zeroPage));
    
    /// <summary>
    /// Logical Inclusive OR. ORA instruction (0x15) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ORA(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.ORA(zeroPage, x));
    
    /// <summary>
    /// Push accumulator. PHA instruction (0x48) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler PHA() => AddInstruction(Mos6502InstructionFactory.PHA());
    
    /// <summary>
    /// Push processor status. PHP instruction (0x08) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler PHP() => AddInstruction(Mos6502InstructionFactory.PHP());
    
    /// <summary>
    /// Pull accumulator. PLA instruction (0x68) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler PLA() => AddInstruction(Mos6502InstructionFactory.PLA());
    
    /// <summary>
    /// Pull processor status. PLP instruction (0x28) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler PLP() => AddInstruction(Mos6502InstructionFactory.PLP());
    
    /// <summary>
    /// Rotate left. ROL instruction (0x2e) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ROL(ushort address) => AddInstruction(Mos6502InstructionFactory.ROL(address));
    
    /// <summary>
    /// Rotate left. ROL instruction (0x3e) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 7, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ROL(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.ROL(address, x));
    
    /// <summary>
    /// Rotate left. ROL instruction (0x2a) with addressing mode Accumulator.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ROL(Mos6502RegisterA accumulator = Mos6502RegisterA.A) => AddInstruction(Mos6502InstructionFactory.ROL(accumulator));
    
    /// <summary>
    /// Rotate left. ROL instruction (0x26) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ROL(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.ROL(zeroPage));
    
    /// <summary>
    /// Rotate left. ROL instruction (0x36) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ROL(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.ROL(zeroPage, x));
    
    /// <summary>
    /// Rotate right. ROR instruction (0x6e) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ROR(ushort address) => AddInstruction(Mos6502InstructionFactory.ROR(address));
    
    /// <summary>
    /// Rotate right. ROR instruction (0x7e) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 7, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ROR(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.ROR(address, x));
    
    /// <summary>
    /// Rotate right. ROR instruction (0x6a) with addressing mode Accumulator.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ROR(Mos6502RegisterA accumulator = Mos6502RegisterA.A) => AddInstruction(Mos6502InstructionFactory.ROR(accumulator));
    
    /// <summary>
    /// Rotate right. ROR instruction (0x66) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ROR(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.ROR(zeroPage));
    
    /// <summary>
    /// Rotate right. ROR instruction (0x76) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler ROR(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.ROR(zeroPage, x));
    
    /// <summary>
    /// Return from interrupt. RTI instruction (0x40) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler RTI() => AddInstruction(Mos6502InstructionFactory.RTI());
    
    /// <summary>
    /// Return from subroutine. RTS instruction (0x60) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler RTS() => AddInstruction(Mos6502InstructionFactory.RTS());
    
    /// <summary>
    /// Subtract with carry. SBC instruction (0xed) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler SBC(ushort address) => AddInstruction(Mos6502InstructionFactory.SBC(address));
    
    /// <summary>
    /// Subtract with carry. SBC instruction (0xfd) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler SBC(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.SBC(address, x));
    
    /// <summary>
    /// Subtract with carry. SBC instruction (0xf9) with addressing mode AbsoluteY.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler SBC(ushort address, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.SBC(address, y));
    
    /// <summary>
    /// Subtract with carry. SBC instruction (0xe9) with addressing mode Immediate.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler SBC_Imm(byte immediate) => AddInstruction(Mos6502InstructionFactory.SBC_Imm(immediate));
    
    /// <summary>
    /// Subtract with carry. SBC instruction (0xe1) with addressing mode IndirectX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler SBC(Mos6502IndirectX indirect) => AddInstruction(Mos6502InstructionFactory.SBC(indirect));
    
    /// <summary>
    /// Subtract with carry. SBC instruction (0xf1) with addressing mode IndirectY.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler SBC(Mos6502IndirectY indirect, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.SBC(indirect, y));
    
    /// <summary>
    /// Subtract with carry. SBC instruction (0xe5) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler SBC(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.SBC(zeroPage));
    
    /// <summary>
    /// Subtract with carry. SBC instruction (0xf5) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler SBC(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.SBC(zeroPage, x));
    
    /// <summary>
    /// Set carry. SEC instruction (0x38) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler SEC() => AddInstruction(Mos6502InstructionFactory.SEC());
    
    /// <summary>
    /// Set decimal flag. SED instruction (0xf8) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler SED() => AddInstruction(Mos6502InstructionFactory.SED());
    
    /// <summary>
    /// Set interrupt disable. SEI instruction (0x78) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler SEI() => AddInstruction(Mos6502InstructionFactory.SEI());
    
    /// <summary>
    /// Store accumulator. STA instruction (0x8d) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STA(ushort address) => AddInstruction(Mos6502InstructionFactory.STA(address));
    
    /// <summary>
    /// Store accumulator. STA instruction (0x9d) with addressing mode AbsoluteX.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STA(ushort address, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.STA(address, x));
    
    /// <summary>
    /// Store accumulator. STA instruction (0x99) with addressing mode AbsoluteY.
    /// </summary>
    /// <remarks>Cycles: 5, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STA(ushort address, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.STA(address, y));
    
    /// <summary>
    /// Store accumulator. STA instruction (0x81) with addressing mode IndirectX.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STA(Mos6502IndirectX indirect) => AddInstruction(Mos6502InstructionFactory.STA(indirect));
    
    /// <summary>
    /// Store accumulator. STA instruction (0x91) with addressing mode IndirectY.
    /// </summary>
    /// <remarks>Cycles: 6, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STA(Mos6502IndirectY indirect, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.STA(indirect, y));
    
    /// <summary>
    /// Store accumulator. STA instruction (0x85) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STA(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.STA(zeroPage));
    
    /// <summary>
    /// Store accumulator. STA instruction (0x95) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STA(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.STA(zeroPage, x));
    
    /// <summary>
    /// Store X register. STX instruction (0x8e) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STX(ushort address) => AddInstruction(Mos6502InstructionFactory.STX(address));
    
    /// <summary>
    /// Store X register. STX instruction (0x86) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STX(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.STX(zeroPage));
    
    /// <summary>
    /// Store X register. STX instruction (0x96) with addressing mode ZeroPageY.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STX(byte zeroPage, Mos6502RegisterY y) => AddInstruction(Mos6502InstructionFactory.STX(zeroPage, y));
    
    /// <summary>
    /// Store Y register. STY instruction (0x8c) with addressing mode Absolute.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 3 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STY(ushort address) => AddInstruction(Mos6502InstructionFactory.STY(address));
    
    /// <summary>
    /// Store Y register. STY instruction (0x84) with addressing mode ZeroPage.
    /// </summary>
    /// <remarks>Cycles: 3, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STY(byte zeroPage) => AddInstruction(Mos6502InstructionFactory.STY(zeroPage));
    
    /// <summary>
    /// Store Y register. STY instruction (0x94) with addressing mode ZeroPageX.
    /// </summary>
    /// <remarks>Cycles: 4, Size: 2 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler STY(byte zeroPage, Mos6502RegisterX x) => AddInstruction(Mos6502InstructionFactory.STY(zeroPage, x));
    
    /// <summary>
    /// Transfer acc to X. TAX instruction (0xaa) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler TAX() => AddInstruction(Mos6502InstructionFactory.TAX());
    
    /// <summary>
    /// Transfer acc to Y. TAY instruction (0xa8) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler TAY() => AddInstruction(Mos6502InstructionFactory.TAY());
    
    /// <summary>
    /// Transfer stack pointer to X. TSX instruction (0xba) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler TSX() => AddInstruction(Mos6502InstructionFactory.TSX());
    
    /// <summary>
    /// Transfer X to acc. TXA instruction (0x8a) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler TXA() => AddInstruction(Mos6502InstructionFactory.TXA());
    
    /// <summary>
    /// . TXS instruction (0x9a) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler TXS() => AddInstruction(Mos6502InstructionFactory.TXS());
    
    /// <summary>
    /// Transfer Y to acc. TYA instruction (0x98) with addressing mode Implied.
    /// </summary>
    /// <remarks>Cycles: 2, Size: 1 bytes</remarks>
    [MethodImpl(MethodImplOptions.AggressiveInlining)]
    public Mos6502Assembler TYA() => AddInstruction(Mos6502InstructionFactory.TYA());
    
}
